//! **************************************************************************
// Written by: Map O.87xd on Wed Sep 09 18:07:36 2015
//! **************************************************************************

SCHEMATIC START;
COMP "refclk_A_n" LOCATE = SITE "M3" LEVEL 1;
COMP "refclk_A_p" LOCATE = SITE "M4" LEVEL 1;
COMP "refclk_B_n" LOCATE = SITE "C3" LEVEL 1;
COMP "refclk_B_p" LOCATE = SITE "C4" LEVEL 1;
COMP "refclk_C_n" LOCATE = SITE "C16" LEVEL 1;
COMP "refclk_C_p" LOCATE = SITE "D16" LEVEL 1;
COMP "refclk_D_n" LOCATE = SITE "C27" LEVEL 1;
COMP "refclk_D_p" LOCATE = SITE "D27" LEVEL 1;
COMP "CLK" LOCATE = SITE "AN25" LEVEL 1;
COMP "MDC" LOCATE = SITE "AK23" LEVEL 1;
COMP "PHY_RST_N" LOCATE = SITE "AR20" LEVEL 1;
COMP "MDIO" LOCATE = SITE "AL20" LEVEL 1;
COMP "RESET" LOCATE = SITE "AL24" LEVEL 1;
COMP "RS232_Uart_1_sout" LOCATE = SITE "BB21" LEVEL 1;
COMP "RS232_Uart_1_sin" LOCATE = SITE "BB23" LEVEL 1;
COMP
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        LOCATE = SITE "GTX_DUAL_X1Y7" LEVEL 1;
COMP
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        LOCATE = SITE "GTX_DUAL_X1Y6" LEVEL 1;
COMP
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        LOCATE = SITE "GTX_DUAL_X1Y9" LEVEL 1;
COMP
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        LOCATE = SITE "GTX_DUAL_X1Y8" LEVEL 1;
COMP
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        LOCATE = SITE "GTX_DUAL_X1Y11" LEVEL 1;
COMP
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        LOCATE = SITE "GTX_DUAL_X1Y10" LEVEL 1;
COMP
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i"
        LOCATE = SITE "GTX_DUAL_X0Y10" LEVEL 1;
COMP
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i"
        LOCATE = SITE "GTX_DUAL_X0Y11" LEVEL 1;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_pins<62> = BEL
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0" PINNAME
        CLKAL;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_pins<63> = BEL
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0" PINNAME
        CLKAU;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_pins<64> = BEL
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0" PINNAME
        CLKBL;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_pins<65> = BEL
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0" PINNAME
        CLKBU;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_pins<62> = BEL
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1" PINNAME
        CLKAL;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_pins<63> = BEL
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1" PINNAME
        CLKAU;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_pins<64> = BEL
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1" PINNAME
        CLKBL;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_pins<65> = BEL
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1" PINNAME
        CLKBU;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_pins<62> = BEL
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2" PINNAME
        CLKAL;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_pins<63> = BEL
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2" PINNAME
        CLKAU;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_pins<64> = BEL
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2" PINNAME
        CLKBL;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_pins<65> = BEL
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2" PINNAME
        CLKBU;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_pins<62> = BEL
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3" PINNAME
        CLKAL;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_pins<63> = BEL
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3" PINNAME
        CLKAU;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_pins<64> = BEL
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3" PINNAME
        CLKBL;
PIN microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_pins<65> = BEL
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3" PINNAME
        CLKBU;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<8>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i"
        PINNAME DCLK;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<8>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i"
        PINNAME DCLK;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<8>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME DCLK;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<8>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME DCLK;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<8>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME DCLK;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<8>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME DCLK;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<8>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME DCLK;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<8>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME DCLK;
TIMEGRP clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_pins<62>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_pins<63>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_pins<64>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_pins<65>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_pins<62>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_pins<63>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_pins<64>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_pins<65>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_pins<62>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_pins<63>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_pins<64>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_pins<65>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_pins<62>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_pins<63>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_pins<64>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_0_pins<65>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_pins<62>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_pins<63>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_pins<64>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_pins<65>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_pins<62>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_pins<63>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_pins<64>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_pins<65>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_pins<62>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_pins<63>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_pins<64>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_pins<65>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_pins<62>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_pins<63>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_pins<64>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_1_pins<65>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_pins<62>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_pins<63>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_pins<64>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_pins<65>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_pins<62>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_pins<63>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_pins<64>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_pins<65>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_pins<62>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_pins<63>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_pins<64>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_pins<65>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_pins<62>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_pins<63>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_pins<64>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_2_pins<65>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_pins<62>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_pins<63>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_pins<64>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_pins<65>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_pins<62>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_pins<63>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_pins<64>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_pins<65>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_pins<62>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_pins<63>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_pins<64>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_pins<65>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_pins<62>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_pins<63>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_pins<64>"
        PIN
        "microblaze_0_bram_block/microblaze_0_bram_block/ramb36_3_pins<65>"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/GT_DADDR_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/GT_DADDR_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/GT_DADDR_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/gt_do_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/gt_do_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/gt_do_r_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/gt_do_r_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/gt_do_r_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/gt_do_r_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/gt_do_r_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/gt_do_r_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/gt_do_r_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/gt_do_r_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/gt_do_r_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/gt_do_r_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/gt_do_r_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/gt_do_r_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/gt_do_r_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/gt_do_r_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_wr_wreg_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_wr_wreg_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_wr_wreg_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_wr_wreg_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_wr_wreg_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_wr_wreg_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_wr_wreg_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_wr_wreg_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_wr_wreg_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_wr_wreg_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_wr_wreg_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_wr_wreg_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_wr_wreg_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_wr_wreg_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/GT_DADDR_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/gt_do_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/gt_do_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/gt_do_r_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/gt_do_r_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/gt_do_r_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/gt_do_r_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/gt_do_r_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/gt_do_r_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/gt_do_r_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/gt_do_r_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/gt_do_r_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/gt_do_r_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/gt_do_r_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/gt_do_r_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/gt_do_r_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/gt_do_r_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_wr_wreg_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_wr_wreg_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_wr_wreg_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_wr_wreg_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_wr_wreg_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_wr_wreg_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_wr_wreg_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_wr_wreg_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_wr_wreg_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_wr_wreg_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_wr_wreg_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_wr_wreg_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_wr_wreg_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_wr_wreg_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_read"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_write"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/drp_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/drp_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/db_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_read"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_write"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/db_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/gt_drdy_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_req"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_wr_wreg_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_wr_wreg_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_drp_done"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/start_drp_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/revert_drp_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/GT_DEN"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/start_drp_r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/revert_drp_r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/drp_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/drp_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/drp_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/db_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/reset_dclk_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/reset_dclk_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/gt_drdy_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_req"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_wr_wreg_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_wr_wreg_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_drp_done"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/start_drp_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/revert_drp_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/GT_DEN"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/start_drp_r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/revert_drp_r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/db_state_FSM_FFd2"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<8>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<8>"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/GT_DADDR_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/GT_DADDR_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/GT_DADDR_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/gt_do_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/gt_do_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/gt_do_r_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/gt_do_r_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/gt_do_r_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/gt_do_r_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/gt_do_r_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/gt_do_r_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/gt_do_r_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/gt_do_r_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/gt_do_r_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/gt_do_r_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/gt_do_r_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/gt_do_r_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/gt_do_r_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/gt_do_r_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_wr_wreg_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_wr_wreg_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_wr_wreg_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_wr_wreg_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_wr_wreg_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_wr_wreg_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_wr_wreg_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_wr_wreg_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_wr_wreg_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_wr_wreg_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_wr_wreg_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_wr_wreg_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_wr_wreg_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_wr_wreg_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/GT_DADDR_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/gt_do_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/gt_do_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/gt_do_r_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/gt_do_r_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/gt_do_r_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/gt_do_r_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/gt_do_r_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/gt_do_r_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/gt_do_r_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/gt_do_r_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/gt_do_r_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/gt_do_r_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/gt_do_r_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/gt_do_r_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/gt_do_r_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/gt_do_r_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_wr_wreg_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_wr_wreg_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_wr_wreg_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_wr_wreg_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_wr_wreg_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_wr_wreg_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_wr_wreg_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_wr_wreg_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_wr_wreg_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_wr_wreg_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_wr_wreg_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_wr_wreg_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_wr_wreg_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_wr_wreg_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_read"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_write"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/drp_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/drp_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/db_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_read"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_write"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/db_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/gt_drdy_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_req"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_wr_wreg_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_wr_wreg_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_drp_done"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/start_drp_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/revert_drp_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/GT_DEN"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/start_drp_r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/revert_drp_r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/drp_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/drp_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/drp_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/db_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/reset_dclk_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/reset_dclk_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/gt_drdy_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_req"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_wr_wreg_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_wr_wreg_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_drp_done"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/start_drp_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/revert_drp_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/GT_DEN"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/start_drp_r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/revert_drp_r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/db_state_FSM_FFd2"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<8>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<8>"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/GT_DADDR_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/GT_DADDR_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/GT_DADDR_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/gt_do_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/gt_do_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/gt_do_r_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/gt_do_r_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/gt_do_r_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/gt_do_r_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/gt_do_r_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/gt_do_r_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/gt_do_r_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/gt_do_r_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/gt_do_r_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/gt_do_r_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/gt_do_r_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/gt_do_r_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/gt_do_r_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/gt_do_r_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_wr_wreg_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_wr_wreg_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_wr_wreg_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_wr_wreg_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_wr_wreg_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_wr_wreg_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_wr_wreg_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_wr_wreg_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_wr_wreg_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_wr_wreg_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_wr_wreg_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_wr_wreg_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_wr_wreg_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_wr_wreg_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/GT_DADDR_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/gt_do_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/gt_do_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/gt_do_r_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/gt_do_r_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/gt_do_r_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/gt_do_r_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/gt_do_r_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/gt_do_r_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/gt_do_r_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/gt_do_r_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/gt_do_r_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/gt_do_r_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/gt_do_r_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/gt_do_r_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/gt_do_r_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/gt_do_r_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_wr_wreg_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_wr_wreg_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_wr_wreg_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_wr_wreg_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_wr_wreg_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_wr_wreg_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_wr_wreg_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_wr_wreg_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_wr_wreg_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_wr_wreg_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_wr_wreg_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_wr_wreg_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_wr_wreg_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_wr_wreg_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_read"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_write"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/drp_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/drp_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/db_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_read"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_write"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/db_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/gt_drdy_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_req"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_wr_wreg_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_wr_wreg_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_drp_done"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/start_drp_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/revert_drp_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/GT_DEN"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/start_drp_r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/revert_drp_r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/drp_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/drp_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/drp_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/db_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/reset_dclk_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/reset_dclk_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/gt_drdy_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_req"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_wr_wreg_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_wr_wreg_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_drp_done"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/start_drp_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/revert_drp_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/GT_DEN"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/start_drp_r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/revert_drp_r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/db_state_FSM_FFd2"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<8>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<8>"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/GT_DADDR_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/GT_DADDR_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/GT_DADDR_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/gt_do_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/gt_do_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/gt_do_r_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/gt_do_r_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/gt_do_r_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/gt_do_r_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/gt_do_r_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/gt_do_r_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/gt_do_r_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/gt_do_r_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/gt_do_r_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/gt_do_r_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/gt_do_r_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/gt_do_r_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/gt_do_r_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/gt_do_r_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_wr_wreg_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_wr_wreg_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_wr_wreg_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_wr_wreg_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_wr_wreg_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_wr_wreg_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_wr_wreg_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_wr_wreg_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_wr_wreg_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_wr_wreg_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_wr_wreg_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_wr_wreg_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_wr_wreg_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_wr_wreg_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/GT_DADDR_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/gt_do_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/gt_do_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/gt_do_r_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/gt_do_r_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/gt_do_r_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/gt_do_r_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/gt_do_r_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/gt_do_r_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/gt_do_r_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/gt_do_r_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/gt_do_r_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/gt_do_r_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/gt_do_r_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/gt_do_r_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/gt_do_r_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/gt_do_r_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_wr_wreg_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_wr_wreg_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_wr_wreg_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_wr_wreg_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_wr_wreg_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_wr_wreg_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_wr_wreg_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_wr_wreg_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_wr_wreg_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_wr_wreg_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_wr_wreg_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_wr_wreg_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_wr_wreg_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_wr_wreg_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_read"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_write"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/drp_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/drp_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/db_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_read"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_write"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/db_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/gt_drdy_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_req"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_wr_wreg_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_wr_wreg_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_drp_done"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/start_drp_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/revert_drp_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/GT_DEN"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/start_drp_r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/revert_drp_r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/drp_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/drp_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/drp_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/xd_state_FSM_FFd14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/db_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/reset_dclk_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/reset_dclk_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/gt_drdy_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_req"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_wr_wreg_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_wr_wreg_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_drp_done"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/start_drp_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/revert_drp_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/GT_DEN"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/start_drp_r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/revert_drp_r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/drp_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/xd_state_FSM_FFd14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/db_state_FSM_FFd2"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<8>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<8>"
        BEL "microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I" BEL
        "microblaze_0_ilmb/microblaze_0_ilmb/POR_SRL_I/SRL16E" BEL
        "microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/lmb_addrstrobe_i"
        BEL "microblaze_0_i_bram_ctrl/microblaze_0_i_bram_ctrl/Sl_Ready_i" BEL
        "microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I" BEL
        "microblaze_0_dlmb/microblaze_0_dlmb/POR_SRL_I/SRL16E" BEL
        "microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_addrstrobe_i"
        BEL "microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/Sl_Ready_i" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_is_div_instr_I_0"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_valid_0" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_valid_0" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Access"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_reservation_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/if_missed_fetch_already_tested_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/mem_access_completed"
        BEL "microblaze_0/microblaze_0/reset_temp" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_gpr_write_i_0" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_31" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_30" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_29" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_28" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_27" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_26" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_25" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_24" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_23" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_22" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_21" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_20" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_19" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_18" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_17" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_16" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_15" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_14" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_13" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_12" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_11" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_10" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_9" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_8" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_7" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_6" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_5" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_4" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_3" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_2" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_1" BEL
        "microblaze_0/microblaze_0/wb_dlmb_valid_read_data_0" BEL
        "microblaze_0/microblaze_0/sync_reset" BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Data_Strobe"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/active_access_d1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_ARVALID_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_AWVALID_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/active_access"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/WB_DAXI_Read_Data_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_AXI.DAXI_Interface_I1/M_AXI_DP_WVALID_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/ex_missed_fetch_on_branch_ended_hold_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/force_Val1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/force_Val2_N"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/use_Reg_Neg_S"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/use_Reg_Neg_DI"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/force1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/force2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/ex_op1_cmp_eq_n_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/ex_jump_q_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_42"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_41"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_40"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_39"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_38"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_37"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_36"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_35"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_34"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_33"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_32"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_0_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_42"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_41"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_40"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_39"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_38"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_37"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_36"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_35"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_34"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_33"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_32"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_1_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_42"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_41"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_40"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_39"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_38"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_37"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_36"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_35"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_34"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_33"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_32"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer_2_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[1].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[2].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[3].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[4].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[5].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[6].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[7].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[8].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[10].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[11].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[13].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[14].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[16].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[17].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[18].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[19].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[20].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[22].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[23].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[24].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[25].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[26].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[27].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[28].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[29].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[30].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[31].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[32].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[33].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[34].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[35].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[36].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[37].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[38].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[39].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[40].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[41].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[42].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.Last_Sel_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.OF_Valid_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/if_pc_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_0_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_1_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/PC_Buffer_2_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[0].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[1].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[2].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[3].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[4].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[5].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[6].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[7].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[8].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[9].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[10].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[11].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[12].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[13].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[14].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[15].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[16].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[17].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[18].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[19].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[20].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[21].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[22].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[23].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[24].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[25].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[26].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[27].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[28].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[29].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[30].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA_Buffers_Mux.Instruction_Prefetch_Mux[31].Gen_Instr_DFF"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA_2.ex_reverse_mem_access_inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA_2.ex_is_lwx_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA_2.ex_doublet_access_i_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA_2.ex_byte_access_i_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA_2.ex_is_load_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA_2.ex_load_store_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_gpr_write_addr_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_gpr_write_addr_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/wb_gpr_write_addr_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_gpr_write_addr_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_gpr_write_addr_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_gpr_write_addr_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_gpr_write_addr_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_gpr_write_addr_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_gpr_write_addr_1"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/EX_Left_Shift_0"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/EX_Shift_Op_0" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/EX_Shift_Op_1" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/EX_FPU_Op_22" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/WB_Doublet_Access_0"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/WB_Byte_Access_0"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/mem_gpr_write_0"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_which_branch_8"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_which_branch_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_which_branch_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/of_read_imm_reg_ii_0"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_jump_nodelay_0"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_sel_alu_i_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_branch_with_delayslot_0"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/EX_Unsigned_Op_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_is_multi_or_load_instr_0"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_MSR_set_decode"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_MSR_clear_decode"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_enable_sext_shift_i"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/EX_CMP_Op_0" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_load_shift_carry_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_is_multi_instr2_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_is_bs_instr_I_0"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_0" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/EX_ALU_Op_1" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/EX_Use_Carry_0" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_opcode_0" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_opcode_1" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_opcode_2" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_opcode_3" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_opcode_4" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_opcode_5" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/EX_Pattern_Cmp_Sel_0"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_enable_alu_i"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_gpr_write_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_alu_sel_logic_i"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_load_alu_carry_0"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/ex_set_bip_0" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/EX_Sext_Op_0" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/EX_Sext_Op_1" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_mfsmsr_i_0" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/ex_move_to_MSR_instr_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_load_store_access_0"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Write"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_Sel_MEM_Res_I_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_is_msr_instr_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/mem_is_multi_or_load_instr_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Addr_31"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/wb_PipeRun_i_0"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/if_missed_fetch_0"
        BEL "microblaze_0/microblaze_0/Performance.Decode_I/wb_valid_0" BEL
        "microblaze_0/microblaze_0/Performance.Decode_I/if_fetch_in_progress_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[28].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[29].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bits[30].Using_FDR.MSR_I"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[28].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[29].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bits[30].Using_FDR.MSR_ex_I"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[0].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[1].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[2].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[3].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[4].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[5].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[6].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[7].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[8].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[9].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[10].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[11].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[12].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[13].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[14].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[15].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[16].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[17].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[18].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[19].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[20].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[21].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[22].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[23].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[24].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[25].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[26].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op3_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/imm_reg_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_11"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_sel_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_sel_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Doublet_Access_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Byte_Access_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_reverse_byteorder"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_14"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_12"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_13"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_15"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_20"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_16"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_21"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_22"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_2"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_17"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_3"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_18"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_23"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_4"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_19"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_24"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_30"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_5"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_25"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_6"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_26"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_31"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_left_shift_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_7"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_27"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_8"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_28"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_9"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_29"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_shift16_8_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_shift16_8_0"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_void_bit"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_10"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Barrel_Shifter_I/mem_mux3_11"
        BEL "clock_generator_0/clock_generator_0/PLL0_CLKOUT0_BUFG_INST" BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/s_ready_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/m_valid_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_accel.b_accel/areset_d1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_accel.b_accel/s_ready_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_b_accel.b_accel/m_valid_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/s_ready_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/s_ready_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/s_ready_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/reset_wait"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_3"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_4"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_5"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_6"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_7"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_8"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_9"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_10"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_11"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_12"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_13"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_14"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_15"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_16"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_17"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_18"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_19"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_20"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_21"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_22"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_23"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_24"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_25"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_26"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_27"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_28"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_29"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_30"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_31"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_32"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_33"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_r_accel.r_accel/storage_data1_34"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/storage_data1_5"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/storage_data1_6"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/storage_data1_7"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/storage_data1_8"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/storage_data1_9"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/storage_data1_10"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/storage_data1_11"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/storage_data1_12"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/storage_data1_13"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/storage_data1_14"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/storage_data1_15"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/storage_data1_16"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/storage_data1_17"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/storage_data1_18"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/storage_data1_19"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/storage_data1_20"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/m_valid_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_w_decel.w_decel/state_FSM_FFd1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_30"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_31"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_32"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_33"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_34"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_35"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_36"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_37"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_38"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_39"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_40"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_46"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_47"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_48"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_49"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_50"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_51"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_52"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_53"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_54"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_55"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_56"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_57"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_58"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_59"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_60"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/storage_data1_61"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/m_valid_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_write_ch.gen_aw_decel.aw_decel/state_FSM_FFd1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_30"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_31"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_32"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_33"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_34"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_35"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_36"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_37"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_38"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_39"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_40"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_46"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_47"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_48"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_49"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_50"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_51"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_52"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_53"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_54"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_55"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_56"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_57"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_58"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_59"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_60"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/storage_data1_61"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/areset_d1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/m_valid_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_conv_read_ch.gen_ar_decel.ar_decel/state_FSM_FFd1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_reset_resync_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_reset_resync_1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_reset_resync_2"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_reset_pipe_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_reset_pipe_1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_reset_pipe_2"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/slow_div2_d1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/sample"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/accel_reset_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/accel_reset_1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[12].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[2].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[7].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[8].ram32m_i_RAMD"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMA_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMA"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMB_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMB"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMC_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMC"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD_D1"
        BEL
        "microblaze_0/microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i_RAMD";
TIMEGRP clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = BEL
        "reset_0/reset_0/EXT_LPF/asr_lpf_0" BEL
        "reset_0/reset_0/EXT_LPF/Mshreg_asr_lpf_0" BEL
        "reset_0/reset_0/EXT_LPF/exr_d1" BEL "reset_0/reset_0/EXT_LPF/lpf_int"
        BEL "reset_0/reset_0/SEQ/bsr_dec_1" BEL
        "reset_0/reset_0/Peripheral_aresetn_0" BEL
        "reset_0/reset_0/Interconnect_aresetn_0" BEL
        "reset_0/reset_0/Bus_Struct_Reset_0" BEL "reset_0/reset_0/MB_Reset"
        BEL "reset_0/reset_0/EXT_LPF/exr_lpf_3" BEL
        "reset_0/reset_0/EXT_LPF/asr_lpf_3" BEL
        "reset_0/reset_0/EXT_LPF/exr_lpf_2" BEL
        "reset_0/reset_0/EXT_LPF/asr_lpf_2" BEL
        "reset_0/reset_0/EXT_LPF/exr_lpf_1" BEL
        "reset_0/reset_0/EXT_LPF/asr_lpf_1" BEL
        "reset_0/reset_0/EXT_LPF/exr_lpf_0" BEL
        "reset_0/reset_0/EXT_LPF/lpf_asr" BEL
        "reset_0/reset_0/EXT_LPF/lpf_exr" BEL
        "reset_0/reset_0/SEQ/SEQ_COUNTER/q_int_5" BEL
        "reset_0/reset_0/SEQ/SEQ_COUNTER/q_int_4" BEL
        "reset_0/reset_0/SEQ/SEQ_COUNTER/q_int_3" BEL
        "reset_0/reset_0/SEQ/SEQ_COUNTER/q_int_2" BEL
        "reset_0/reset_0/SEQ/SEQ_COUNTER/q_int_1" BEL
        "reset_0/reset_0/SEQ/SEQ_COUNTER/q_int_0" BEL
        "reset_0/reset_0/SEQ/seq_cnt_en" BEL "reset_0/reset_0/SEQ/pr" BEL
        "reset_0/reset_0/SEQ/bsr" BEL "reset_0/reset_0/SEQ/Core" BEL
        "reset_0/reset_0/SEQ/core_dec_2" BEL "reset_0/reset_0/SEQ/core_dec_0"
        BEL "reset_0/reset_0/SEQ/from_sys" BEL "reset_0/reset_0/SEQ/seq_clr"
        BEL "reset_0/reset_0/SEQ/bsr_dec_2" BEL
        "reset_0/reset_0/SEQ/bsr_dec_0" BEL "reset_0/reset_0/SEQ/pr_dec_2" BEL
        "reset_0/reset_0/SEQ/pr_dec_0" BEL
        "reset_0/reset_0/EXT_LPF/POR_SRL_I/SRL16E" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/bus2ip_addr_i_10" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/bus2ip_addr_i_9" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/bus2ip_addr_i_8" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/bus2ip_addr_i_2" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/bus2ip_addr_i_3" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/bus2ip_addr_i_4" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/bus2ip_addr_i_5" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/bus2ip_addr_i_6" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/bus2ip_addr_i_7" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_12" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_8" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_4" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/rvalid" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_req_i" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/ld_cnt_en_reg" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/ld_cnt_data_reg_2"
        BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/ld_cnt_data_reg_0"
        BEL "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_clause_i" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_data_out_10" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_data_out_11" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_data_out_13" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_data_out_12" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_op_i_0" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_op_i_1" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_data_out_14" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/reg_access" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_phy_addr_0" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_phy_addr_1" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_phy_addr_2" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_phy_addr_3" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_phy_addr_4" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_data_out_15" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_reg_addr_0" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_reg_addr_1" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_reg_addr_2" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_reg_addr_3" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_reg_addr_4" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_wr_data_reg_0" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_wr_data_reg_1" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_wr_data_reg_2" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_wr_data_reg_3" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_wr_data_reg_4" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_wr_data_reg_5" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_wr_data_reg_6" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_wr_data_reg_7" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_wr_data_reg_8" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_wr_data_reg_9" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_wr_data_reg_10" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_wr_data_reg_11" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_wr_data_reg_12" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_wr_data_reg_13" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_wr_data_reg_14" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_wr_data_reg_15" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_en_i" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_data_out_0" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_data_out_1" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_data_out_2" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_data_out_5" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_data_out_3" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_data_out_4" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_data_out_8" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_data_out_6" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_data_out_7" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_data_out_9" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/mdio_clk_i" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/clk_cnt_0" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/clk_cnt_1" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/clk_cnt_2" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/clk_cnt_3" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/mdio_state_FSM_FFd8"
        BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/mdio_state_FSM_FFd9"
        BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/mdio_state_FSM_FFd10"
        BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/mdio_state_FSM_FFd4"
        BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/mdio_state_FSM_FFd12"
        BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/mdio_state_FSM_FFd11"
        BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/mdio_state_FSM_FFd13"
        BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/mdio_state_FSM_FFd6"
        BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/mdio_state_FSM_FFd5"
        BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/mdio_state_FSM_FFd7"
        BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/mdio_state_FSM_FFd3"
        BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/mdio_state_FSM_FFd2"
        BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/mdio_state_FSM_FFd1"
        BEL "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/clk_cnt_5" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/clk_cnt_4" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/clk_cnt_3" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/clk_cnt_2" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/clk_cnt_1" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/clk_cnt_0" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_14" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_13" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_15" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_11" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_10" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_9" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_7" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_6" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_5" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_2" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_1" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_3" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/MDIO_RD_DATA_0" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/mdio_in_reg2" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/PHY_MDIO_T" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/PHY_MDIO_O" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/ld_cnt_data_reg_4"
        BEL "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/mdio_clk_reg" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/mdio_en_reg" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/mdio_idle" BEL
        "nf10_mdio_0/nf10_mdio_0/MDIO/MDIO_GEN.MDIO_IF_I/mdio_in_reg1" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/awready_i" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/arready_i" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/read_req" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/write_req" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/S_AXI_RDATA_0" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/S_AXI_RDATA_1" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/S_AXI_RDATA_2" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/S_AXI_RDATA_3" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/S_AXI_RDATA_4" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/S_AXI_RDATA_5" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/S_AXI_RDATA_6" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/S_AXI_RDATA_7" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/S_AXI_RDATA_8" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/S_AXI_RDATA_9" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/S_AXI_RDATA_10" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/S_AXI_RDATA_11" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/S_AXI_RDATA_12" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/S_AXI_RDATA_13" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/S_AXI_RDATA_14" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/S_AXI_RDATA_15" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/bvalid" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/read_req_d1" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/S_AXI_RVALID" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/read_burst_cntr_0" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/read_burst_cntr_1" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/read_burst_cntr_2" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/read_burst_cntr_3" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/read_burst_cntr_4" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/read_burst_cntr_5" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/read_burst_cntr_6" BEL
        "nf10_mdio_0/nf10_mdio_0/I_AXI_NATIVE_IPIF/read_burst_cntr_7" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/err_count_r_2_0" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/tx_count_r_2_1" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/tx_count_r_2_0" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/rx_count_r_2_8" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/rx_count_r_2_5" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/rx_count_r_2_4" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/rx_count_r_2_1" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/rx_count_r_2_0" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/counter_2" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/counter_1" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/counter_0" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/err_count_r_0" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/tx_count_r_1" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/tx_count_r_0" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/rx_count_r_8" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/rx_count_r_5" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/rx_count_r_4" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/rx_count_r_1" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/rx_count_r_0" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/read_state_1" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/read_state_0" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/write_state_1" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/write_state_0" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/read_addr_1" BEL
        "nf10_axis_gen_check_1/nf10_axis_gen_check_1/regs/read_addr_0" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/err_count_r_2_0" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/tx_count_r_2_1" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/tx_count_r_2_0" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/rx_count_r_2_8" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/rx_count_r_2_5" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/rx_count_r_2_4" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/rx_count_r_2_1" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/rx_count_r_2_0" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/counter_2" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/counter_1" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/counter_0" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/err_count_r_0" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/tx_count_r_1" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/tx_count_r_0" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/rx_count_r_8" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/rx_count_r_5" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/rx_count_r_4" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/rx_count_r_1" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/rx_count_r_0" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/read_state_1" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/read_state_0" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/write_state_1" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/write_state_0" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/read_addr_1" BEL
        "nf10_axis_gen_check_0/nf10_axis_gen_check_0/regs/read_addr_0" BEL
        "clock_generator_0/clock_generator_0/PLL0_CLKOUT1_BUFG_INST" BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_6"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_5"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_4"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_0"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_1"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_2"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_3"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/wdt_Reset_Status_Reg"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/wdt_State_Reg"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/wdt_Bitin_1d"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/Current_State_0"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/WDT_Current_State_FSM_FFd2"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_8"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_9"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_10"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_11"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_12"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_13"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_14"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_15"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_16"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_17"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_18"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_19"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_20"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_21"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_22"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_23"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_24"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_25"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_26"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_27"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_28"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_29"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_30"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_31"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/eWDT1_Reg"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/wdt_State_Preset"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/eWDT2_Reg"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/WDT_Current_State_FSM_FFd1"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_7"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_8"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_9"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_10"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_11"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_12"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_13"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_14"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_15"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_16"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_17"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_18"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_19"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_20"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_21"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_22"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_23"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_24"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_25"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_26"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_27"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_28"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_29"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_30"
        BEL
        "axi_timebase_wdt_0/axi_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_31"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/fifoaddr_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot_5"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot_5"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[5].reg_slice_mi/r_pipe/storage_data2_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[5].reg_slice_mi/r_pipe/storage_data1_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.splitter_aw_mi/m_ready_d_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/slow_div2"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_decerr_slave.decerr_slave_inst/s_axi_rlast_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_decerr_slave.decerr_slave_inst/s_axi_awready_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_decerr_slave.decerr_slave_inst/s_axi_bvalid_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_decerr_slave.decerr_slave_inst/s_axi_wready_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[5].reg_slice_mi/r_pipe/s_ready_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/s_ready_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/s_ready_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/m_valid_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/s_ready_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/m_valid_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/s_ready_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/m_valid_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/s_ready_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/m_valid_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_control.accept_cnt_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_control.accept_cnt_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/m_valid_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/s_ready_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/m_valid_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/b_pipe/s_ready_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/b_pipe/m_valid_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/b_pipe/s_ready_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/m_valid_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/b_pipe/s_ready_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/b_pipe/m_valid_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/b_pipe/s_ready_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[5].reg_slice_mi/b_pipe/s_ready_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[5].reg_slice_mi/b_pipe/m_valid_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/w_issuance_cnt_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/r_issuance_cnt_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/w_issuance_cnt_8"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/w_issuance_cnt_16"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/r_issuance_cnt_8"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/w_issuance_cnt_24"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/r_issuance_cnt_16"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/w_issuance_cnt_32"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/r_issuance_cnt_24"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/r_issuance_cnt_40"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/r_issuance_cnt_32"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/w_issuance_cnt_40"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_decerr_slave.decerr_slave_inst/s_axi_arready_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_ready_i"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/read_active"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/write_active"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_axilite.axilite_conv_inst/busy"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/read_active"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/write_active"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/mi_protocol_conv_bank/gen_protocol_slot[1].gen_axilite.axilite_conv_inst/busy"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/read_active"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/write_active"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/mi_protocol_conv_bank/gen_protocol_slot[2].gen_axilite.axilite_conv_inst/busy"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/read_active"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/write_active"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/mi_protocol_conv_bank/gen_protocol_slot[3].gen_axilite.axilite_conv_inst/busy"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/read_active"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/write_active"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/mi_protocol_conv_bank/gen_protocol_slot[4].gen_axilite.axilite_conv_inst/busy"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_decerr_slave.decerr_slave_inst/write_cs_FSM_FFd2"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_decerr_slave.decerr_slave_inst/write_cs_FSM_FFd1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_2"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_3"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_4"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_5"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_2"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_3"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_4"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_5"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_6"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_7"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_8"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_9"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_10"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_mesg_i_11"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/s_ready_i_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_2"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_3"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_5"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_2"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_3"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_4"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_5"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_6"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_7"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_8"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_9"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_11"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[5].reg_slice_mi/r_pipe/state_FSM_FFd1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[5].reg_slice_mi/r_pipe/state_FSM_FFd2"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/storage_data1_3"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/storage_data1_4"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/storage_data1_5"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/storage_data1_6"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/storage_data1_7"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/storage_data1_8"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/storage_data1_9"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/storage_data1_10"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_3"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_4"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_5"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_6"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_7"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_8"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_9"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_10"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_11"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_12"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_13"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_14"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_15"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_16"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_17"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_18"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_19"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_20"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_21"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_22"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_23"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_24"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_25"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_26"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_27"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_28"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_29"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_30"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_31"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_32"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_33"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[3].reg_slice_mi/r_pipe/storage_data1_34"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/storage_data1_3"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/storage_data1_4"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/storage_data1_7"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/storage_data1_8"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/storage_data1_11"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[2].reg_slice_mi/r_pipe/storage_data1_12"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_3"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_4"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_7"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_8"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_11"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data1_12"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_3"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_4"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_5"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_6"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_7"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_8"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_9"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_10"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_11"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_12"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_13"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_14"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_15"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_16"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_17"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/r_pipe/storage_data1_18"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_5"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_4"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_3"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_2"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_2"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_3"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/state_FSM_FFd1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/state_FSM_FFd2"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_5"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_4"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_3"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_2"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/areset_d_1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].reg_slice_mi/b_pipe/areset_d_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_resync_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_resync_1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_resync_2"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_resync_2"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_reset_pipe_2"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_pipe_0"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_pipe_1"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_reset_pipe_2"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_8"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_7"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_6"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_5"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_4"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_3"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_FSM_FFd2"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_0"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/clr_Status" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/enable_interrupts" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/reset_TX_FIFO" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/reset_RX_FIFO" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/status_reg_2" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/status_reg_1" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/Mshreg_sample_Point_0"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_8" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_8"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_7" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_7"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_5" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_4" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_4"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_3" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_3"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_2" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/rx_1" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D2" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/running_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/RX_D1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_0_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_1_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_2_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_3_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_4_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_6_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_7_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].FDS_I"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/Mshreg_div16_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data"
        BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/TX" BEL
        "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read"
        BEL "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start"
        BEL "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_0"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_1"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_2"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_3"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_4"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_5"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_6"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_7"
        BEL
        "RS232_Uart_1/RS232_Uart_1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_srls[0].srl_inst"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_srls[0].srl_inst"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_srls[0].srl_inst"
        BEL
        "axi_interconnect_memory_mapped_lite_0/axi_interconnect_memory_mapped_lite_0/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/gen_srls[0].srl_inst";
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue1_pins<82>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue1"
        PINNAME RDCLKL;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue1_pins<84>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue1"
        PINNAME RDRCLKL;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue1_pins<110>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue1"
        PINNAME WRCLKL;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue2_pins<82>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue2"
        PINNAME RDCLKL;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue2_pins<84>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue2"
        PINNAME RDRCLKL;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue2_pins<110>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue2"
        PINNAME WRCLKL;
PIN nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<150> = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo" PINNAME
        WRCLKL;
PIN nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<151> = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo" PINNAME
        WRCLKU;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue1_pins<87>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue1"
        PINNAME RDCLKU;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue1_pins<89>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue1"
        PINNAME RDRCLKU;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue1_pins<120>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue1"
        PINNAME WRCLKU;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue2_pins<88>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue2"
        PINNAME RDCLKL;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue2_pins<90>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue2"
        PINNAME RDRCLKL;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue2_pins<122>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue2"
        PINNAME WRCLKL;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue1_pins<82>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue1"
        PINNAME RDCLKL;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue1_pins<84>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue1"
        PINNAME RDRCLKL;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue1_pins<110>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue1"
        PINNAME WRCLKL;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue2_pins<82>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue2"
        PINNAME RDCLKL;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue2_pins<84>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue2"
        PINNAME RDRCLKL;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue2_pins<110>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue2"
        PINNAME WRCLKL;
PIN nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<146> = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo" PINNAME
        RDCLKL;
PIN nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<147> = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo" PINNAME
        RDCLKU;
PIN nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<149> = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo" PINNAME
        RDRCLKL;
PIN nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<150> = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo" PINNAME
        RDRCLKU;
PIN nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<150> = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo" PINNAME
        WRCLKL;
PIN nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<151> = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo" PINNAME
        WRCLKU;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue1_pins<87>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue1"
        PINNAME RDCLKU;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue1_pins<89>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue1"
        PINNAME RDRCLKU;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue1_pins<120>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue1"
        PINNAME WRCLKU;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue2_pins<88>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue2"
        PINNAME RDCLKL;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue2_pins<90>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue2"
        PINNAME RDRCLKL;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue2_pins<122>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue2"
        PINNAME WRCLKL;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue1_pins<82>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue1"
        PINNAME RDCLKL;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue1_pins<84>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue1"
        PINNAME RDRCLKL;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue1_pins<110>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue1"
        PINNAME WRCLKL;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue2_pins<82>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue2"
        PINNAME RDCLKL;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue2_pins<84>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue2"
        PINNAME RDRCLKL;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue2_pins<110>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue2"
        PINNAME WRCLKL;
PIN nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<146> = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo" PINNAME
        RDCLKL;
PIN nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<147> = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo" PINNAME
        RDCLKU;
PIN nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<149> = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo" PINNAME
        RDRCLKL;
PIN nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<150> = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo" PINNAME
        RDRCLKU;
PIN nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<150> = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo" PINNAME
        WRCLKL;
PIN nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<151> = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo" PINNAME
        WRCLKU;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue1_pins<82>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue1"
        PINNAME RDCLKL;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue1_pins<84>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue1"
        PINNAME RDRCLKL;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue1_pins<110>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue1"
        PINNAME WRCLKL;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue2_pins<82>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue2"
        PINNAME RDCLKL;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue2_pins<84>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue2"
        PINNAME RDRCLKL;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue2_pins<110>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue2"
        PINNAME WRCLKL;
PIN nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<150> = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo" PINNAME
        WRCLKL;
PIN nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<151> = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo" PINNAME
        WRCLKU;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue3_pins<30>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue3"
        PINNAME CLKAL;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue3_pins<31>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue3"
        PINNAME CLKBL;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue3_pins<38>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue3"
        PINNAME REGCLKAL;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue3_pins<39>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue3"
        PINNAME REGCLKBL;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue3_pins<30>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue3"
        PINNAME CLKAL;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue3_pins<31>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue3"
        PINNAME CLKBL;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue3_pins<38>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue3"
        PINNAME REGCLKAL;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue3_pins<39>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue3"
        PINNAME REGCLKBL;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue3_pins<30>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue3"
        PINNAME CLKAL;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue3_pins<31>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue3"
        PINNAME CLKBL;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue3_pins<38>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue3"
        PINNAME REGCLKAL;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue3_pins<39>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue3"
        PINNAME REGCLKBL;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue3_pins<30>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue3"
        PINNAME CLKAL;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue3_pins<31>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue3"
        PINNAME CLKBL;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue3_pins<38>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue3"
        PINNAME REGCLKAL;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue3_pins<39>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue3"
        PINNAME REGCLKBL;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue3_pins<30>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue3"
        PINNAME CLKAL;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue3_pins<31>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue3"
        PINNAME CLKBL;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue3_pins<38>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue3"
        PINNAME REGCLKAL;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue3_pins<39>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue3"
        PINNAME REGCLKBL;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue3_pins<30>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue3"
        PINNAME CLKAL;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue3_pins<31>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue3"
        PINNAME CLKBL;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue3_pins<38>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue3"
        PINNAME REGCLKAL;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue3_pins<39>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue3"
        PINNAME REGCLKBL;
TIMEGRP clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue1_pins<82>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue1_pins<84>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue1_pins<110>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue1_pins<82>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue1_pins<84>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue1_pins<110>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue2_pins<82>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue2_pins<84>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue2_pins<110>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue2_pins<82>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue2_pins<84>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue2_pins<110>"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/info_fifo_wr_en"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/wptr_full/wptr_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/wptr_full/wptr_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/wptr_full/wptr_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/wptr_full/wptr_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/wptr_full/wptr_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/wptr_full/wptr_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/wptr_full/wptr_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/wptr_full/wptr_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/wptr_full/wptr_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/wptr_full/wptr_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/wptr_full/wfull"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/wptr_full/wbin_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/wptr_full/wbin_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/wptr_full/wbin_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/wptr_full/wbin_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/wptr_full/wbin_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/wptr_full/wbin_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/wptr_full/wbin_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/wptr_full/wbin_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/wptr_full/wbin_8"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<150>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<151>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<150>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<151>"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo_valid"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_valid"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_valid"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/rd_ptr_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/rd_ptr_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/rd_ptr_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/rd_ptr_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/rd_ptr_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/rd_ptr_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/rd_ptr_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/rd_ptr_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/depth_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/depth_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/depth_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/depth_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/depth_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/depth_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/depth_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/depth_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/depth_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo_valid"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_valid"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_valid"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_32"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_33"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_34"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_37"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_38"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_39"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_40"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_41"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_42"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_43"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_44"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_45"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_46"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_47"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_48"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_49"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_50"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_51"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_52"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_53"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_54"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_55"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_56"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_57"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_58"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_59"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_60"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_61"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_62"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_63"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_64"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_65"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_66"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_67"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_68"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_69"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_70"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_71"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/dout_72"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_32"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_33"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_34"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_37"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_38"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_39"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_40"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_41"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_42"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_43"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_44"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_45"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_46"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_47"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_48"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_49"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_50"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_51"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_52"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_53"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_54"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_55"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_56"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_57"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_58"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_59"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_60"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_61"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_62"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_63"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_64"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_65"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_66"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_67"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_68"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_69"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_70"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_71"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/middle_dout_72"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/s_axis_tready"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/first_time"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/MASTER_WIDER.counter_-1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/MASTER_WIDER.counter_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/metadata_state"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue1_pins<87>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue1_pins<89>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue1_pins<120>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue1_pins<87>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue1_pins<89>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue1_pins<120>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue2_pins<88>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue2_pins<90>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue2_pins<122>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue2_pins<88>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue2_pins<90>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue2_pins<122>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue1_pins<82>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue1_pins<84>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue1_pins<110>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue1_pins<82>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue1_pins<84>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue1_pins<110>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue2_pins<82>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue2_pins<84>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue2_pins<110>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue2_pins<82>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue2_pins<84>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue2_pins<110>"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/info_fifo_wr_en"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/err_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/err_state_FSM_FFd1"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<146>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<147>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<149>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<150>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<146>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<147>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<149>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<150>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<146>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<147>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<149>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<150>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<146>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<147>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<149>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<150>"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/rptr_empty/rbin_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/rptr_empty/rbin_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/rptr_empty/rbin_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/rptr_empty/rbin_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/rptr_empty/rbin_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/rptr_empty/rbin_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/rptr_empty/rbin_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/rptr_empty/rbin_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/rptr_empty/rbin_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_w2r/rq2_wptr_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_w2r/rq2_wptr_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_w2r/rq2_wptr_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_w2r/rq2_wptr_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_w2r/rq2_wptr_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_w2r/rq2_wptr_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_w2r/rq2_wptr_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_w2r/rq2_wptr_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_w2r/rq2_wptr_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_w2r/rq2_wptr_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_w2r/rq1_wptr_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_w2r/rq1_wptr_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_w2r/rq1_wptr_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_w2r/rq1_wptr_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_w2r/rq1_wptr_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_w2r/rq1_wptr_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_w2r/rq1_wptr_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_w2r/rq1_wptr_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_w2r/rq1_wptr_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_w2r/rq1_wptr_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/rptr_empty/rempty"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/rptr_empty/rptr_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/rptr_empty/rptr_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/rptr_empty/rptr_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/rptr_empty/rptr_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/rptr_empty/rptr_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/rptr_empty/rptr_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/rptr_empty/rptr_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/rptr_empty/rptr_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/rptr_empty/rptr_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/rptr_empty/rptr_0"
        BEL "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_63" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_62" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_61" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_60" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_59" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_58" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_57" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_56" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_55" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_54" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_53" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_52" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_51" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_50" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_49" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_48" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_47" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_46" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_45" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_44" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_43" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_42" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_41" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_40" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_39" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_38" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_37" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_36" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_35" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_34" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_33" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_32" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_31" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_30" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_29" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_28" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_27" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_26" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_25" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_24" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_23" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_22" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_21" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_20" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_19" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_18" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_17" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_16" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_15" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_14" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_13" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_12" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_11" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_10" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_9" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_8" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_7" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_6" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_5" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_4" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_3" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_2" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_1" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tdata_0" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tstrb_7" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tstrb_6" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tstrb_5" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tstrb_4" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tstrb_3" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tstrb_2" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tstrb_1" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/tstrb_0" BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/wptr_full/wptr_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/wptr_full/wptr_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/wptr_full/wptr_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/wptr_full/wptr_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/wptr_full/wptr_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/wptr_full/wptr_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/wptr_full/wptr_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/wptr_full/wptr_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/wptr_full/wptr_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/wptr_full/wptr_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/wptr_full/wfull"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/wptr_full/wbin_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/wptr_full/wbin_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/wptr_full/wbin_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/wptr_full/wbin_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/wptr_full/wbin_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/wptr_full/wbin_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/wptr_full/wbin_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/wptr_full/wbin_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/wptr_full/wbin_8"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<150>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<151>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<150>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<151>"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/DEFAULT_VALUE_DISABLE.info_fifo/fifo_valid"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/DEFAULT_VALUE_DISABLE.info_fifo/middle_valid"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/DEFAULT_VALUE_DISABLE.info_fifo/dout_valid"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/wr_ptr_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/wr_ptr_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/wr_ptr_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/wr_ptr_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/wr_ptr_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/wr_ptr_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/wr_ptr_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/wr_ptr_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/rd_ptr_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/rd_ptr_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/rd_ptr_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/rd_ptr_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/rd_ptr_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/rd_ptr_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/rd_ptr_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/rd_ptr_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/depth_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/depth_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/depth_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/depth_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/depth_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/depth_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/depth_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/depth_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/depth_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo_valid"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_valid"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_valid"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_64"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_65"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_66"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_67"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_68"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_69"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_70"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_71"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/dout_72"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_64"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_65"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_66"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_67"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_68"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_69"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_70"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_71"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/middle_dout_72"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/s_axis_tready"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/first_time"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/MASTER_WIDER.counter_-1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/MASTER_WIDER.counter_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/metadata_state"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo_valid"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_valid"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_valid"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/wr_ptr_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/wr_ptr_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/wr_ptr_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/wr_ptr_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/wr_ptr_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/wr_ptr_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/wr_ptr_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/wr_ptr_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/rd_ptr_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/rd_ptr_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/rd_ptr_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/rd_ptr_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/rd_ptr_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/rd_ptr_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/rd_ptr_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/rd_ptr_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/depth_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/depth_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/depth_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/depth_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/depth_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/depth_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/depth_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/depth_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/depth_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo_valid"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_valid"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_valid"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_64"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_65"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_66"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_67"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_68"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_69"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_70"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_71"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/dout_72"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_64"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_65"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_66"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_67"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_68"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_69"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_70"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_71"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/middle_dout_72"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/s_axis_tready"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/first_time"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/MASTER_WIDER.counter_-1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/MASTER_WIDER.counter_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/metadata_state"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue1_pins<87>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue1_pins<89>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue1_pins<120>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue1_pins<87>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue1_pins<89>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue1_pins<120>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue2_pins<88>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue2_pins<90>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue2_pins<122>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue2_pins<88>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue2_pins<90>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue2_pins<122>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue1_pins<82>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue1_pins<84>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue1_pins<110>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue1_pins<82>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue1_pins<84>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue1_pins<110>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue2_pins<82>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue2_pins<84>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue2_pins<110>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue2_pins<82>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue2_pins<84>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue2_pins<110>"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/info_fifo_wr_en"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/err_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/err_state_FSM_FFd1"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<146>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<147>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<149>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<150>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<146>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<147>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<149>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<150>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<146>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<147>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<149>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<150>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<146>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<147>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<149>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<150>"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/rptr_empty/rbin_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/rptr_empty/rbin_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/rptr_empty/rbin_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/rptr_empty/rbin_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/rptr_empty/rbin_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/rptr_empty/rbin_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/rptr_empty/rbin_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/rptr_empty/rbin_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/rptr_empty/rbin_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_w2r/rq2_wptr_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_w2r/rq2_wptr_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_w2r/rq2_wptr_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_w2r/rq2_wptr_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_w2r/rq2_wptr_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_w2r/rq2_wptr_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_w2r/rq2_wptr_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_w2r/rq2_wptr_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_w2r/rq2_wptr_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_w2r/rq2_wptr_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_w2r/rq1_wptr_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_w2r/rq1_wptr_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_w2r/rq1_wptr_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_w2r/rq1_wptr_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_w2r/rq1_wptr_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_w2r/rq1_wptr_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_w2r/rq1_wptr_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_w2r/rq1_wptr_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_w2r/rq1_wptr_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_w2r/rq1_wptr_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/rptr_empty/rempty"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/rptr_empty/rptr_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/rptr_empty/rptr_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/rptr_empty/rptr_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/rptr_empty/rptr_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/rptr_empty/rptr_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/rptr_empty/rptr_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/rptr_empty/rptr_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/rptr_empty/rptr_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/rptr_empty/rptr_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/rptr_empty/rptr_0"
        BEL "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_63" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_62" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_61" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_60" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_59" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_58" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_57" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_56" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_55" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_54" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_53" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_52" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_51" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_50" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_49" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_48" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_47" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_46" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_45" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_44" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_43" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_42" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_41" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_40" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_39" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_38" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_37" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_36" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_35" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_34" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_33" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_32" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_31" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_30" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_29" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_28" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_27" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_26" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_25" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_24" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_23" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_22" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_21" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_20" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_19" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_18" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_17" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_16" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_15" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_14" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_13" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_12" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_11" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_10" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_9" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_8" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_7" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_6" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_5" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_4" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_3" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_2" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_1" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tdata_0" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tstrb_7" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tstrb_6" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tstrb_5" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tstrb_4" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tstrb_3" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tstrb_2" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tstrb_1" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/tstrb_0" BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/wptr_full/wptr_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/wptr_full/wptr_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/wptr_full/wptr_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/wptr_full/wptr_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/wptr_full/wptr_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/wptr_full/wptr_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/wptr_full/wptr_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/wptr_full/wptr_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/wptr_full/wptr_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/wptr_full/wptr_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/wptr_full/wfull"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/wptr_full/wbin_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/wptr_full/wbin_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/wptr_full/wbin_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/wptr_full/wbin_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/wptr_full/wbin_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/wptr_full/wbin_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/wptr_full/wbin_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/wptr_full/wbin_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/wptr_full/wbin_8"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<150>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<151>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<150>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<151>"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/DEFAULT_VALUE_DISABLE.info_fifo/fifo_valid"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/DEFAULT_VALUE_DISABLE.info_fifo/middle_valid"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/DEFAULT_VALUE_DISABLE.info_fifo/dout_valid"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/wr_ptr_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/wr_ptr_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/wr_ptr_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/wr_ptr_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/wr_ptr_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/wr_ptr_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/wr_ptr_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/wr_ptr_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/rd_ptr_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/rd_ptr_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/rd_ptr_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/rd_ptr_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/rd_ptr_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/rd_ptr_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/rd_ptr_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/rd_ptr_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/depth_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/depth_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/depth_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/depth_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/depth_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/depth_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/depth_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/depth_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/depth_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo_valid"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_valid"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_valid"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_64"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_65"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_66"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_67"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_68"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_69"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_70"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_71"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/dout_72"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_64"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_65"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_66"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_67"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_68"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_69"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_70"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_71"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/middle_dout_72"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/s_axis_tready"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/first_time"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/MASTER_WIDER.counter_-1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/MASTER_WIDER.counter_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/metadata_state"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo_valid"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_valid"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_valid"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/wr_ptr_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/wr_ptr_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/wr_ptr_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/wr_ptr_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/wr_ptr_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/wr_ptr_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/wr_ptr_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/wr_ptr_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/rd_ptr_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/rd_ptr_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/rd_ptr_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/rd_ptr_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/rd_ptr_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/rd_ptr_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/rd_ptr_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/rd_ptr_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/depth_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/depth_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/depth_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/depth_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/depth_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/depth_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/depth_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/depth_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/depth_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo_valid"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_valid"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_valid"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_64"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_65"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_66"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_67"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_68"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_69"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_70"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_71"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/dout_72"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_64"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_65"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_66"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_67"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_68"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_69"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_70"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_71"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/middle_dout_72"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/s_axis_tready"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/first_time"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/MASTER_WIDER.counter_-1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/MASTER_WIDER.counter_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/metadata_state"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue1_pins<82>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue1_pins<84>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue1_pins<110>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue1_pins<82>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue1_pins<84>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue1_pins<110>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue2_pins<82>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue2_pins<84>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue2_pins<110>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue2_pins<82>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue2_pins<84>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue2_pins<110>"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/info_fifo_wr_en"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/wptr_full/wptr_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/wptr_full/wptr_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/wptr_full/wptr_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/wptr_full/wptr_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/wptr_full/wptr_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/wptr_full/wptr_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/wptr_full/wptr_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/wptr_full/wptr_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/wptr_full/wptr_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/wptr_full/wptr_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/wptr_full/wfull"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/wptr_full/wbin_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/wptr_full/wbin_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/wptr_full/wbin_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/wptr_full/wbin_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/wptr_full/wbin_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/wptr_full/wbin_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/wptr_full/wbin_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/wptr_full/wbin_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/wptr_full/wbin_8"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<150>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<151>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<150>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<151>"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_r2w/wq2_rptr_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_r2w/wq1_rptr_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo_valid"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/middle_valid"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/dout_valid"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/DEFAULT_VALUE_DISABLE.info_fifo/fifo/depth_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/rd_ptr_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/rd_ptr_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/rd_ptr_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/rd_ptr_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/rd_ptr_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/rd_ptr_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/rd_ptr_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/rd_ptr_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/depth_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/depth_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/depth_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/depth_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/depth_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/depth_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/depth_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/depth_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/depth_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo_valid"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_valid"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_valid"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_32"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_33"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_34"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_37"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_38"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_39"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_40"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_41"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_42"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_43"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_44"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_45"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_46"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_47"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_48"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_49"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_50"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_51"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_52"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_53"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_54"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_55"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_56"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_57"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_58"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_59"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_60"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_61"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_62"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_63"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_64"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_65"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_66"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_67"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_68"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_69"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_70"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_71"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/dout_72"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_32"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_33"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_34"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_37"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_38"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_39"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_40"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_41"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_42"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_43"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_44"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_45"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_46"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_47"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_48"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_49"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_50"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_51"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_52"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_53"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_54"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_55"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_56"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_57"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_58"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_59"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_60"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_61"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_62"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_63"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_64"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_65"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_66"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_67"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_68"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_69"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_70"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_71"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/middle_dout_72"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/s_axis_tready"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/first_time"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/MASTER_WIDER.counter_-1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/MASTER_WIDER.counter_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/metadata_state"
        BEL "clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST" PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue3_pins<30>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue3_pins<31>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue3_pins<38>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue3_pins<39>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue3_pins<30>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue3_pins<31>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue3_pins<38>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/converter_slave/input_fifo/fifo/Mram_queue3_pins<39>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue3_pins<30>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue3_pins<31>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue3_pins<38>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue3_pins<39>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue3_pins<30>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue3_pins<31>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue3_pins<38>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_master/input_fifo/fifo/Mram_queue3_pins<39>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue3_pins<30>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue3_pins<31>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue3_pins<38>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue3_pins<39>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue3_pins<30>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue3_pins<31>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue3_pins<38>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/converter_slave/input_fifo/fifo/Mram_queue3_pins<39>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue3_pins<30>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue3_pins<31>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue3_pins<38>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue3_pins<39>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue3_pins<30>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue3_pins<31>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue3_pins<38>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_master/input_fifo/fifo/Mram_queue3_pins<39>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue3_pins<30>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue3_pins<31>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue3_pins<38>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue3_pins<39>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue3_pins<30>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue3_pins<31>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue3_pins<38>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/converter_slave/input_fifo/fifo/Mram_queue3_pins<39>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue3_pins<30>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue3_pins<31>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue3_pins<38>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue3_pins<39>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue3_pins<30>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue3_pins<31>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue3_pins<38>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/converter_slave/input_fifo/fifo/Mram_queue3_pins<39>";
PIN nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<142> = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo" PINNAME
        RDCLKL;
PIN nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<143> = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo" PINNAME
        RDCLKU;
PIN nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<145> = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo" PINNAME
        RDRCLKL;
PIN nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<146> = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo" PINNAME
        RDRCLKU;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<63>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME RDCLK;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<66>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME RDRCLK;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<61>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME RDCLK;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<64>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME RDRCLK;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<61>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME RDCLK;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<64>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME RDRCLK;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<61>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME RDCLK;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<64>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME RDRCLK;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<433>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK0;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<434>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK1;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<435>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK20;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<436>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK21;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<441>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK0;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<442>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK1;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<443>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK20;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<444>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK21;
PIN nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<154> = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo" PINNAME
        WRCLKL;
PIN nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<155> = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo" PINNAME
        WRCLKU;
PIN nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<142> = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo" PINNAME
        RDCLKL;
PIN nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<143> = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo" PINNAME
        RDCLKU;
PIN nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<145> = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo" PINNAME
        RDRCLKL;
PIN nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<146> = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo" PINNAME
        RDRCLKU;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<63>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME RDCLK;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<66>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME RDRCLK;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<61>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME RDCLK;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<64>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME RDRCLK;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<61>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME RDCLK;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<64>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME RDRCLK;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<61>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME RDCLK;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<64>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME RDRCLK;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<433>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK0;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<434>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK1;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<435>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK20;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<436>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK21;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<441>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK0;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<442>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK1;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<443>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK20;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<444>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK21;
PIN nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<154> = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo" PINNAME
        WRCLKL;
PIN nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<155> = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo" PINNAME
        WRCLKU;
PIN nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<142> = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo" PINNAME
        RDCLKL;
PIN nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<143> = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo" PINNAME
        RDCLKU;
PIN nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<145> = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo" PINNAME
        RDRCLKL;
PIN nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<146> = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo" PINNAME
        RDRCLKU;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<63>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME RDCLK;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<66>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME RDRCLK;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<61>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME RDCLK;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<64>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME RDRCLK;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<61>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME RDCLK;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<64>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME RDRCLK;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<61>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME RDCLK;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<64>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME RDRCLK;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<433>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK0;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<434>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK1;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<435>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK20;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<436>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK21;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<441>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK0;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<442>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK1;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<443>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK20;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<444>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK21;
PIN nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<142> = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo" PINNAME
        RDCLKL;
PIN nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<143> = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo" PINNAME
        RDCLKU;
PIN nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<145> = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo" PINNAME
        RDRCLKL;
PIN nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<146> = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo" PINNAME
        RDRCLKU;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<63>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME RDCLK;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<66>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME RDRCLK;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<61>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME RDCLK;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<64>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME RDRCLK;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<61>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME RDCLK;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<64>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME RDRCLK;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<61>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME RDCLK;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<64>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME RDRCLK;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<433>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK0;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<434>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK1;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<435>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK20;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<436>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK21;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<441>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK0;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<442>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK1;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<443>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK20;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<444>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME TXUSRCLK21;
TIMEGRP clk156_top = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxcdr_reset_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_9"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<142>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<143>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<145>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<146>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<142>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<143>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<145>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<146>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<142>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<143>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<145>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<146>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<142>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<143>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<145>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_fifo_pins<146>"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/rptr_empty/rbin_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/rptr_empty/rbin_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/rptr_empty/rbin_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/rptr_empty/rbin_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/rptr_empty/rbin_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/rptr_empty/rbin_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/rptr_empty/rbin_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/rptr_empty/rbin_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/rptr_empty/rbin_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/rptr_empty/rempty"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/rptr_empty/rptr_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/rptr_empty/rptr_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/rptr_empty/rptr_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/rptr_empty/rptr_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/rptr_empty/rptr_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/rptr_empty/rptr_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/rptr_empty/rptr_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/rptr_empty/rptr_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/rptr_empty/rptr_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/tx_info_fifo/rptr_empty/rptr_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/state_FSM_FFd2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/tx_queue/state_FSM_FFd1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/almost_empty_r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/upper_user_data_status_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/lower_user_data_status_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/almost_empty_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/almost_empty_r3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/wr_err_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/wr_err_r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/user_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/user_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<63>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<66>"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/upper_user_data_status_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/lower_user_data_status_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_align_status_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/wr_err_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/wr_err_r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<61>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<64>"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/upper_user_data_status_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/lower_user_data_status_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_align_status_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/wr_err_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/wr_err_r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<61>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<64>"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/upper_user_data_status_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/lower_user_data_status_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_align_status_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/wr_err_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/wr_err_r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<61>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<64>"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/start_drp_done_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/start_drp"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/set_phase_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/revert_drp_done_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/revert_drp"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/txreset_done_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/resetdone_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/start_drp_done_r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/phase_align_done_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/revert_drp_done_r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/resetdone_r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/en_phase_align_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/TXRESET"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/sync_counter_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/sync_counter_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/sync_counter_r_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/sync_counter_r_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/sync_counter_r_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/sync_counter_r_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/sync_counter_r_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/sync_counter_r_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/sync_counter_r_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/sync_counter_r_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/sync_counter_r_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/sync_counter_r_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/sync_counter_r_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/sync_counter_r_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/wait_before_sync_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/wait_before_sync_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/wait_before_sync_r_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/wait_before_sync_r_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/wait_before_sync_r_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/wait_before_sync_r_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/reset_usrclk_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/reset_usrclk_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/dclk_fsms_rdy_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/start_drp_done_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/start_drp"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/set_phase_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/revert_drp_done_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/revert_drp"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/txreset_done_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/resetdone_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/restart_sync_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/dclk_fsms_rdy_r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/start_drp_done_r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/phase_align_done_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/revert_drp_done_r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/resetdone_r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/restart_sync_r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/en_phase_align_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/TXRESET"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/sync_counter_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/sync_counter_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/sync_counter_r_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/sync_counter_r_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/sync_counter_r_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/sync_counter_r_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/sync_counter_r_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/sync_counter_r_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/sync_counter_r_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/sync_counter_r_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/sync_counter_r_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/sync_counter_r_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/sync_counter_r_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/sync_counter_r_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/wait_before_sync_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/wait_before_sync_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/wait_before_sync_r_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/wait_before_sync_r_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/wait_before_sync_r_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/wait_before_sync_r_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/chanbond_monitor_i/state_FSM_FFd2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/chanbond_monitor_i/state_FSM_FFd1"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<433>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<434>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<435>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<436>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<433>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<434>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<435>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<436>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<433>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<434>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<435>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<436>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<433>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<434>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<435>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<436>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<441>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<442>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<443>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<444>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<441>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<442>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<443>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<444>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<441>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<442>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<443>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<444>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<441>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<442>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<443>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<444>"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/chanbond_monitor_i/cnt_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/chanbond_monitor_i/cnt_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/chanbond_monitor_i/cnt_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/chanbond_monitor_i/cnt_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/chanbond_monitor_i/cnt_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/chanbond_monitor_i/cnt_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/chanbond_monitor_i/cnt_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/chanbond_monitor_i/cnt_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/chanbond_monitor_i/enable_cnt"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/chanbond_monitor_i/reset_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdisperr_reg_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdisperr_reg_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdisperr_reg_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdisperr_reg_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdisperr_reg_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdisperr_reg_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdisperr_reg_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdisperr_reg_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxcharisk_reg_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxcharisk_reg_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxcharisk_reg_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxcharisk_reg_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxcharisk_reg_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxcharisk_reg_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxcharisk_reg_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxcharisk_reg_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_63"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_62"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_61"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_60"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_59"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_58"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_57"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_56"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_55"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_54"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_53"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_52"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_51"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_50"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_49"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_48"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_47"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_46"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_45"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_44"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_43"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_42"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_41"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_40"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_39"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_38"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_37"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_34"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_33"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_32"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxdata_reg_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxnotintable_reg_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxnotintable_reg_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxnotintable_reg_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxnotintable_reg_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxnotintable_reg_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxnotintable_reg_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxnotintable_reg_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_rxnotintable_reg_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/clk_156_reset_txsync_r3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/clk_156_reset_txsync_r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/clk_156_reset_txsync_r1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/mgt_powerdown_falling"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_40"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_48"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/align/extra_a"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_half_pipe_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/usrclk_reset_pipe"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/usrclk_reset"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/enchansync"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/q_det"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_32"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_33"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/next_ifg_is_a"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_32"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_40"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_38"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_46"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_48"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_54"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_56"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_62"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_half_pipe_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_half_pipe_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_half_pipe_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_37"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_38"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_39"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_43"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_44"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_45"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_46"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_51"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_47"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_52"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_53"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_54"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_55"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_60"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_56"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_61"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_62"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_63"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_59"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_32"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_34"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_33"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_40"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_37"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_41"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_42"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_38"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_43"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_39"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_44"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_46"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_45"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_50"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_51"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_47"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_53"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_52"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_48"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_49"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_54"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_56"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_55"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_60"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_61"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_57"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_62"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_58"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_63"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_59"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_term_pipe_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_term_pipe_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_term_pipe_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_term_pipe_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_34"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_41"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_42"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_50"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_49"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_delay_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_delay_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_delay_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_57"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_delay_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_58"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/got_align_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/got_align_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/deskew_error_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/deskew_error_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/state_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/align_status"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/sync_status"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/sync_ok_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/sync_ok_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/sync_ok_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/receiver/sync_ok_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txc_out"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txc_out"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txc_out"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txc_out"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txc_out"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txc_out"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txc_out"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txc_out"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/align/count_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/align/count_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/align/count_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/align/count_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/align/count_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_33"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_34"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_41"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_37"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_42"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_43"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_44"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_39"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_50"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_45"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_52"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_51"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_47"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_53"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_60"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_49"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_55"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_61"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_63"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_57"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_58"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_59"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tx_is_q_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tx_is_q_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tx_is_idle_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/tx_is_idle_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_58"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_63"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_59"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_62"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_56"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_57"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_61"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_60"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_49"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_55"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_54"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_48"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_52"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_47"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_53"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_51"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_46"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_45"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_44"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_50"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_43"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_38"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_39"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_37"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_41"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_42"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_40"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_34"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_33"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_32"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/srl16_user_rxlossofsync1_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/srl16_user_rxchanisaligned_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/srl16_user_rxlossofsync1_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/srl16_user_rxchanisaligned_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/srl16_user_rxlossofsync1_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/srl16_user_rxchanisaligned_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/srl16_user_rxlossofsync1_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/srl16_user_rxchanisaligned_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mshreg_last_data_delay_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_increment_on_sof"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_in_frame"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_59"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_62"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_63"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_60"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_61"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_55"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_54"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_53"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_52"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_47"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_63"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_62"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_60"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_58"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_56"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_54"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_52"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_50"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_48"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_46"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_44"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_43"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_42"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_40"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_39"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_38"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_34"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_32"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_46"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_51"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_45"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_39"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_44"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_43"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_38"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_37"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_63"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_62"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_61"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_60"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_59"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_58"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_57"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_56"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_55"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_54"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_53"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_52"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_51"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_50"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_49"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_48"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_47"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_46"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_45"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_44"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_43"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_42"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_41"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_40"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_39"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_38"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_37"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_34"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_33"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_32"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_63"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_62"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_61"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_60"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_59"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_58"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_57"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_56"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_55"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_54"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_53"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_52"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_51"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_50"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_49"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_48"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_47"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_46"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_45"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_44"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_43"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_42"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_41"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_40"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_39"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_38"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_37"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_34"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_33"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_32"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_58"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_57"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_56"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_50"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_49"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_48"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_42"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_41"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_40"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_39"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_34"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_33"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_32"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_en_reg"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_mode_frame"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/vlan_en_reg"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/jumbo_en_reg"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_mode_reg"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/vlan_en_frame"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/jumbo_en_frame"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/error_reg"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_out_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_out_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_out_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/crc_insert_out"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/start_out"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_55"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_54"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_52"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_50"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_48"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_46"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_44"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_42"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_40"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_38"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_34"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_32"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/crc_data_reg_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/crc_data_reg_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/crc_data_reg_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_start_d1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_58"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_57"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_56"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_underrun_d1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_49"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_48"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/crc_insert_d1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_61"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_59"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_57"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_55"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_53"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_51"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_49"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_47"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_45"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_41"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_37"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_33"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_50"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_42"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_41"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_40"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_34"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_33"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_32"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/is_error_d1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/tx_start_d1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_d1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_d1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_d1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/decode_frame/frame_is_vlan"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/decode_frame/start_d4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/decode_frame/start_d3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/decode_frame/start_d2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/decode_frame/start_d1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/c_d1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/c_d1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/c_d1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/c_d1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_55"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_54"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_53"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_52"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_51"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_50"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_49"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_48"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_47"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_46"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_45"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_44"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_43"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_42"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_41"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_40"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_39"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_38"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_37"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_34"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_33"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_32"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_32"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_33"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_34"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_37"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_38"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_39"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_40"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_41"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_42"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_43"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_44"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_45"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_46"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_47"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_48"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_49"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_50"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_51"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_52"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_53"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_54"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_55"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_56"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_57"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_58"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_59"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_60"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_61"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_62"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_63"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_underrun"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/load_max_count"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_reg_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_next_reg"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip_int"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_alignment"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_reached_reg"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_enable"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_reg"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_reg"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I263"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I276"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I289"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I237"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I250"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I224"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I263"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I276"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I289"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I237"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I250"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I224"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I263"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I276"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I289"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I237"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I250"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I224"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I263"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I276"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I289"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I237"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I250"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I224"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I263"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I276"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I289"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I237"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I250"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I224"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/deferring_q"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_underrun"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip_save"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_32"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_33"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_34"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_37"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_38"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_39"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_40"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_41"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_42"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_43"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_44"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_45"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_46"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_47"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_48"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_49"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_50"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_51"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_52"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_53"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_54"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_55"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_56"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_57"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_58"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_59"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_60"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_61"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_62"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_63"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/ack_out"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_ack"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_control"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_int"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_55"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_54"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_53"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_52"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_51"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_50"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_49"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_48"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_47"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_46"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_45"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_44"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_43"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_42"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_41"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_40"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_39"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_38"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_37"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_36"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_35"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_34"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_33"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_32"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_26"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_reg"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_disable"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/ack_int"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/local_failure_d1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/remote_failure_d1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/local_fail_reg"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/remote_fail_reg"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_63"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_62"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_61"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_60"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_59"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_55"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_54"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_53"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_52"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_51"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_47"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_46"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_45"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_44"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_43"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_38"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_37"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_31"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_30"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_29"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_28"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_27"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_23"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_22"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_reg"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/last_seq_type_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/last_seq_type_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/stage20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/stage10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/sm_active"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_inc_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_inc_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/stage2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_mismatch"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/stage1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/local_failure"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg_57"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg_56"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg_25"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg_24"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_rst_val_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_rst_val_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/remote_failure"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_delay_gen[2].pos_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_delay_gen[1].pos_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_delay_gen[0].pos_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[7].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[6].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[5].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[4].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[3].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[2].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[1].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[0].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[63].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[62].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[61].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[60].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[59].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[58].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[57].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[56].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[55].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[54].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[53].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[52].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[51].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[50].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[49].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[48].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[47].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[46].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[45].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[44].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[43].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[42].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[41].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[40].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[39].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[38].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[37].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[36].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[35].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[34].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[33].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[32].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[31].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[30].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[29].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[28].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[27].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[26].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[25].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[24].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[23].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[22].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[21].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[20].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[19].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[18].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[17].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[16].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[15].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[14].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[13].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[12].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[11].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[10].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[9].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[8].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[7].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[6].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[5].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[4].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[3].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[2].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[1].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[0].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxcdr_reset_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wptr_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wptr_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wptr_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wptr_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wptr_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wptr_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wptr_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wptr_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wptr_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wptr_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wfull"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wbin_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wbin_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wbin_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wbin_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wbin_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wbin_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wbin_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wbin_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/wptr_full/wbin_8"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<154>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<155>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<154>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_fifo_pins<155>"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_r2w/wq2_rptr_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_r2w/wq2_rptr_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_r2w/wq2_rptr_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_r2w/wq2_rptr_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_r2w/wq2_rptr_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_r2w/wq2_rptr_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_r2w/wq2_rptr_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_r2w/wq2_rptr_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_r2w/wq2_rptr_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_r2w/wq2_rptr_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_r2w/wq1_rptr_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_r2w/wq1_rptr_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_r2w/wq1_rptr_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_r2w/wq1_rptr_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_r2w/wq1_rptr_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_r2w/wq1_rptr_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_r2w/wq1_rptr_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_r2w/wq1_rptr_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_r2w/wq1_rptr_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/rx_info_fifo/sync_r2w/wq1_rptr_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/state_FSM_FFd2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/rx_queue/state_FSM_FFd1"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<142>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<143>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<145>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<146>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<142>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<143>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<145>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<146>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<142>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<143>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<145>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<146>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<142>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<143>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<145>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_fifo_pins<146>"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rbin_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rbin_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rbin_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rbin_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rbin_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rbin_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rbin_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rbin_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rbin_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rempty"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rptr_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rptr_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rptr_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rptr_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rptr_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rptr_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rptr_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rptr_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rptr_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/tx_info_fifo/rptr_empty/rptr_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/state_FSM_FFd2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/tx_queue/state_FSM_FFd1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/almost_empty_r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/upper_user_data_status_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/lower_user_data_status_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/almost_empty_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/almost_empty_r3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/wr_err_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/wr_err_r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/user_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/user_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<63>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<66>"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/upper_user_data_status_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/lower_user_data_status_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_align_status_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/wr_err_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/wr_err_r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<61>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<64>"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/upper_user_data_status_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/lower_user_data_status_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_align_status_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/wr_err_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/wr_err_r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<61>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<64>"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/upper_user_data_status_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/lower_user_data_status_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_align_status_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/wr_err_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/wr_err_r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<61>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<64>"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/start_drp_done_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/start_drp"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/set_phase_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/revert_drp_done_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/revert_drp"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/txreset_done_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/resetdone_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/start_drp_done_r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/phase_align_done_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/revert_drp_done_r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/resetdone_r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/en_phase_align_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/TXRESET"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_counter_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_counter_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_counter_r_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_counter_r_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_counter_r_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_counter_r_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_counter_r_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_counter_r_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_counter_r_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_counter_r_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_counter_r_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_counter_r_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_counter_r_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_counter_r_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/wait_before_sync_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/wait_before_sync_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/wait_before_sync_r_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/wait_before_sync_r_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/wait_before_sync_r_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/wait_before_sync_r_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/reset_usrclk_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/reset_usrclk_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/dclk_fsms_rdy_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/start_drp_done_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/start_drp"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/set_phase_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/revert_drp_done_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/revert_drp"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/txreset_done_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/resetdone_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/restart_sync_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/dclk_fsms_rdy_r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/start_drp_done_r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/phase_align_done_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/revert_drp_done_r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/resetdone_r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/restart_sync_r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/en_phase_align_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/TXRESET"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_counter_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_counter_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_counter_r_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_counter_r_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_counter_r_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_counter_r_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_counter_r_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_counter_r_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_counter_r_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_counter_r_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_counter_r_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_counter_r_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_counter_r_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_counter_r_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/wait_before_sync_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/wait_before_sync_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/wait_before_sync_r_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/wait_before_sync_r_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/wait_before_sync_r_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/wait_before_sync_r_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/chanbond_monitor_i/state_FSM_FFd2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/chanbond_monitor_i/state_FSM_FFd1"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<433>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<434>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<435>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<436>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<433>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<434>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<435>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<436>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<433>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<434>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<435>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<436>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<433>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<434>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<435>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<436>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<441>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<442>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<443>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<444>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<441>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<442>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<443>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<444>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<441>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<442>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<443>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<444>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<441>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<442>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<443>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<444>"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/chanbond_monitor_i/cnt_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/chanbond_monitor_i/cnt_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/chanbond_monitor_i/cnt_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/chanbond_monitor_i/cnt_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/chanbond_monitor_i/cnt_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/chanbond_monitor_i/cnt_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/chanbond_monitor_i/cnt_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/chanbond_monitor_i/cnt_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/chanbond_monitor_i/enable_cnt"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/chanbond_monitor_i/reset_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdisperr_reg_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdisperr_reg_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdisperr_reg_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdisperr_reg_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdisperr_reg_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdisperr_reg_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdisperr_reg_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdisperr_reg_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxcharisk_reg_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxcharisk_reg_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxcharisk_reg_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxcharisk_reg_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxcharisk_reg_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxcharisk_reg_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxcharisk_reg_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxcharisk_reg_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxdata_reg_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxnotintable_reg_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxnotintable_reg_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxnotintable_reg_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxnotintable_reg_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxnotintable_reg_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxnotintable_reg_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxnotintable_reg_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_rxnotintable_reg_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/clk_156_reset_txsync_r3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/clk_156_reset_txsync_r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/clk_156_reset_txsync_r1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/mgt_powerdown_falling"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/align/extra_a"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_half_pipe_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/usrclk_reset_pipe"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/usrclk_reset"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/enchansync"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/q_det"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/next_ifg_is_a"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_half_pipe_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_half_pipe_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_half_pipe_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_term_pipe_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_term_pipe_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_term_pipe_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_term_pipe_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_delay_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_delay_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_delay_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_delay_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/got_align_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/got_align_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/deskew_error_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/deskew_error_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/state_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/align_status"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/sync_status"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/sync_ok_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/sync_ok_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/sync_ok_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/receiver/sync_ok_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txc_out"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txc_out"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txc_out"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txc_out"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txc_out"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txc_out"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txc_out"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txc_out"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/align/count_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/align/count_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/align/count_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/align/count_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/align/count_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tx_is_q_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tx_is_q_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tx_is_idle_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/tx_is_idle_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/srl16_user_rxlossofsync1_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/srl16_user_rxchanisaligned_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/srl16_user_rxlossofsync1_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/srl16_user_rxchanisaligned_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/srl16_user_rxlossofsync1_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/srl16_user_rxchanisaligned_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/srl16_user_rxlossofsync1_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/srl16_user_rxchanisaligned_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mshreg_last_data_delay_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_increment_on_sof"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_in_frame"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/frame"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_valid_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_valid_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_valid_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_valid_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_valid_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_valid_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_valid_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_valid_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_en_reg"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_mode_frame"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/vlan_en_reg"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/jumbo_en_reg"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_mode_reg"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/vlan_en_frame"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/jumbo_en_frame"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/error_reg"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/crc_insert_out"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/start_out"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/crc_data_reg_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/crc_data_reg_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/crc_data_reg_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_start_d1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_underrun_d1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/crc_insert_d1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/is_error_d1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/tx_start_d1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_d1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_d1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_d1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/decode_frame/frame_is_vlan"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/decode_frame/start_d4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/decode_frame/start_d3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/decode_frame/start_d2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/decode_frame/start_d1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/c_d1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/c_d1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/c_d1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/c_d1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_underrun"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/load_max_count"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_reg_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_next_reg"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip_int"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_alignment"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_reached_reg"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_enable"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_reg"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_reg"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I263"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I276"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I289"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I237"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I250"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I224"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I263"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I276"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I289"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I237"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I250"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I224"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I263"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I276"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I289"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I237"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I250"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I224"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I263"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I276"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I289"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I237"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I250"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I224"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I263"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I276"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I289"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I237"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I250"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I224"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/deferring_q"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_underrun"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip_save"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/enable_reg"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rx_lt_disable_held"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxc_sync_reg1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxc_sync_reg1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxc_sync_reg1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxc_sync_reg1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxc_sync_reg1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxc_sync_reg1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxc_sync_reg1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxc_sync_reg1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_valid_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_valid_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_valid_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_valid_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_valid_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_valid_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_valid_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/data_valid_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg3_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg3_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg3_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg3_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/start_code_found"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/start_found"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/mux_control"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_out_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_out_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_out_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_out_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_out_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/start_found_lane4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/counter_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/counter_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/counter_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/counter_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/counter_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/counter_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/counter_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/counter_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/counter_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/counter_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/counter_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/counter_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/counter_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/padding"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/start_flag_reg3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/length_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/length_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/length_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/length_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/length_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/length_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/length_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/length_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/length_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/length_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/length_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/start_flag_reg2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/length_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/length_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/length_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/length_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/length_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/start_flag_reg1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/length_match_reg2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/less_than_2bytes"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/error_code_reg_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/error_code_reg_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_valid_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_valid_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_valid_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_valid_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_valid_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_valid_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_valid_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/data_valid_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/error_code_reg_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/error_code_reg_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/error_code_reg_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/error_code_reg_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/error_code_reg_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/length_match_reg1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/stage2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/error_code_reg_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/stage1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/less_than_10bytes"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/terminate_flag"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/start_flag"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/terminate_flags_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/terminate_flags_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/terminate_flags_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/terminate_flags_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/terminate_flags_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/terminate_flags_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/terminate_flags_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/decode/length_match"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/X36_1I35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/X36_1I36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I263"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I276"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I289"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I237"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I250"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I224"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I263"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I276"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I289"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I237"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I250"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I224"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I263"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I276"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I289"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I237"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I250"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I224"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I263"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I276"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I289"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I237"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I250"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I224"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I263"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I276"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I289"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I237"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I250"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I224"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/ff6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/ff5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/ff4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/ff3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/ff2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/ff1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_58"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/ack_out"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_ack"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_control"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_int"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_50"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_49"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_48"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_42"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_41"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_40"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_39"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_36"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_35"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_34"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_33"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_32"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_26"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_reg"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_disable"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/ack_int"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/local_failure_d1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/remote_failure_d1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/local_fail_reg"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/remote_fail_reg"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_63"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_62"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_61"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_60"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_59"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_55"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_54"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_53"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_52"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_51"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_47"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_46"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_45"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_44"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_43"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_38"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_37"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_31"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_30"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_29"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_28"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_27"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_23"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_22"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_reg"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/last_seq_type_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/last_seq_type_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/stage20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/stage10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/sm_active"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_inc_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_inc_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/stage2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_mismatch"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/stage1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/local_failure"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg_57"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg_56"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg_25"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg_24"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_rst_val_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_rst_val_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/remote_failure"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_control_bus[0].delay_control_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_control_bus[1].delay_control_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_control_bus[2].delay_control_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_control_bus[3].delay_control_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_control_bus[4].delay_control_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_control_bus[5].delay_control_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_control_bus[6].delay_control_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_control_bus[7].delay_control_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[0].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[1].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[2].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[3].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[4].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[5].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[6].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[7].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[8].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[9].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[10].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[11].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[12].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[13].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[14].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[15].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[16].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[17].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[18].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[19].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[20].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[21].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[22].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[23].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[24].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[25].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[26].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[27].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[28].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[29].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[30].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[31].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[32].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[33].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[34].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[35].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[36].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[37].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[38].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[39].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[40].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[41].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[42].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[43].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[44].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[45].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[46].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[47].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[48].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[49].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[50].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[51].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[52].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[53].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[54].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[55].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[56].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[57].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[58].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[59].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[60].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[61].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[62].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[63].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_delay_gen[2].pos_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_delay_gen[1].pos_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_delay_gen[0].pos_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[7].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[6].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[5].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[4].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[3].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[2].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[1].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[0].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[63].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[62].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[61].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[60].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[59].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[58].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[57].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[56].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[55].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[54].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[53].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[52].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[51].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[50].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[49].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[48].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[47].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[46].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[45].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[44].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[43].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[42].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[41].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[40].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[39].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[38].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[37].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[36].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[35].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[34].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[33].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[32].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[31].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[30].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[29].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[28].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[27].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[26].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[25].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[24].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[23].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[22].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[21].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[20].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[19].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[18].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[17].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[16].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[15].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[14].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[13].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[12].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[11].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[10].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[9].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[8].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[7].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[6].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[5].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[4].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[3].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[2].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[1].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[0].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxcdr_reset_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/wptr_full/wptr_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/wptr_full/wptr_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/wptr_full/wptr_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/wptr_full/wptr_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/wptr_full/wptr_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/wptr_full/wptr_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/wptr_full/wptr_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/wptr_full/wptr_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/wptr_full/wptr_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/wptr_full/wptr_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/wptr_full/wfull"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/wptr_full/wbin_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/wptr_full/wbin_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/wptr_full/wbin_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/wptr_full/wbin_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/wptr_full/wbin_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/wptr_full/wbin_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/wptr_full/wbin_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/wptr_full/wbin_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/wptr_full/wbin_8"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<154>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<155>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<154>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_fifo_pins<155>"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_r2w/wq2_rptr_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_r2w/wq2_rptr_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_r2w/wq2_rptr_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_r2w/wq2_rptr_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_r2w/wq2_rptr_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_r2w/wq2_rptr_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_r2w/wq2_rptr_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_r2w/wq2_rptr_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_r2w/wq2_rptr_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_r2w/wq2_rptr_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_r2w/wq1_rptr_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_r2w/wq1_rptr_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_r2w/wq1_rptr_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_r2w/wq1_rptr_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_r2w/wq1_rptr_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_r2w/wq1_rptr_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_r2w/wq1_rptr_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_r2w/wq1_rptr_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_r2w/wq1_rptr_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/rx_info_fifo/sync_r2w/wq1_rptr_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/state_FSM_FFd2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/rx_queue/state_FSM_FFd1"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<142>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<143>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<145>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<146>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<142>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<143>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<145>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<146>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<142>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<143>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<145>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<146>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<142>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<143>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<145>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_fifo_pins<146>"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/rptr_empty/rbin_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/rptr_empty/rbin_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/rptr_empty/rbin_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/rptr_empty/rbin_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/rptr_empty/rbin_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/rptr_empty/rbin_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/rptr_empty/rbin_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/rptr_empty/rbin_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/rptr_empty/rbin_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/rptr_empty/rempty"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/rptr_empty/rptr_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/rptr_empty/rptr_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/rptr_empty/rptr_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/rptr_empty/rptr_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/rptr_empty/rptr_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/rptr_empty/rptr_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/rptr_empty/rptr_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/rptr_empty/rptr_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/rptr_empty/rptr_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/tx_info_fifo/rptr_empty/rptr_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/state_FSM_FFd2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/tx_queue/state_FSM_FFd1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/almost_empty_r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/upper_user_data_status_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/lower_user_data_status_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/almost_empty_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/almost_empty_r3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/wr_err_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/wr_err_r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/user_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/user_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<63>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<66>"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/upper_user_data_status_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/lower_user_data_status_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_align_status_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/wr_err_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/wr_err_r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<61>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<64>"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/upper_user_data_status_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/lower_user_data_status_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_align_status_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/wr_err_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/wr_err_r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<61>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<64>"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/upper_user_data_status_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/lower_user_data_status_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_align_status_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/wr_err_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/wr_err_r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<61>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<64>"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/start_drp_done_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/start_drp"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/set_phase_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/revert_drp_done_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/revert_drp"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/txreset_done_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/resetdone_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/start_drp_done_r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/phase_align_done_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/revert_drp_done_r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/resetdone_r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/en_phase_align_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/TXRESET"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/sync_counter_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/sync_counter_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/sync_counter_r_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/sync_counter_r_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/sync_counter_r_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/sync_counter_r_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/sync_counter_r_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/sync_counter_r_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/sync_counter_r_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/sync_counter_r_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/sync_counter_r_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/sync_counter_r_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/sync_counter_r_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/sync_counter_r_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/wait_before_sync_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/wait_before_sync_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/wait_before_sync_r_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/wait_before_sync_r_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/wait_before_sync_r_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/wait_before_sync_r_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/reset_usrclk_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/reset_usrclk_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/dclk_fsms_rdy_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/start_drp_done_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/start_drp"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/set_phase_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/revert_drp_done_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/revert_drp"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/txreset_done_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/resetdone_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/restart_sync_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/dclk_fsms_rdy_r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/start_drp_done_r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/phase_align_done_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/revert_drp_done_r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/resetdone_r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/restart_sync_r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/en_phase_align_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/TXRESET"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/sync_counter_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/sync_counter_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/sync_counter_r_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/sync_counter_r_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/sync_counter_r_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/sync_counter_r_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/sync_counter_r_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/sync_counter_r_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/sync_counter_r_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/sync_counter_r_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/sync_counter_r_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/sync_counter_r_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/sync_counter_r_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/sync_counter_r_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/wait_before_sync_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/wait_before_sync_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/wait_before_sync_r_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/wait_before_sync_r_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/wait_before_sync_r_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/wait_before_sync_r_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/chanbond_monitor_i/state_FSM_FFd2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/chanbond_monitor_i/state_FSM_FFd1"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<433>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<434>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<435>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<436>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<433>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<434>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<435>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<436>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<433>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<434>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<435>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<436>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<433>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<434>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<435>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<436>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<441>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<442>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<443>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<444>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<441>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<442>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<443>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<444>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<441>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<442>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<443>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<444>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<441>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<442>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<443>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<444>"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/chanbond_monitor_i/cnt_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/chanbond_monitor_i/cnt_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/chanbond_monitor_i/cnt_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/chanbond_monitor_i/cnt_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/chanbond_monitor_i/cnt_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/chanbond_monitor_i/cnt_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/chanbond_monitor_i/cnt_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/chanbond_monitor_i/cnt_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/chanbond_monitor_i/enable_cnt"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/chanbond_monitor_i/reset_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdisperr_reg_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdisperr_reg_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdisperr_reg_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdisperr_reg_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdisperr_reg_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdisperr_reg_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdisperr_reg_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdisperr_reg_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxcharisk_reg_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxcharisk_reg_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxcharisk_reg_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxcharisk_reg_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxcharisk_reg_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxcharisk_reg_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxcharisk_reg_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxcharisk_reg_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxdata_reg_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxnotintable_reg_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxnotintable_reg_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxnotintable_reg_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxnotintable_reg_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxnotintable_reg_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxnotintable_reg_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxnotintable_reg_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_rxnotintable_reg_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/clk_156_reset_txsync_r3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/clk_156_reset_txsync_r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/clk_156_reset_txsync_r1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/mgt_powerdown_falling"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/align/extra_a"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_half_pipe_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/usrclk_reset_pipe"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/usrclk_reset"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/enchansync"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/q_det"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/next_ifg_is_a"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_half_pipe_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_half_pipe_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_half_pipe_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_term_pipe_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_term_pipe_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_term_pipe_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_term_pipe_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_delay_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_delay_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_delay_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_delay_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/got_align_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/got_align_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/deskew_error_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/deskew_error_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/state_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/align_status"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/sync_status"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/sync_ok_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/sync_ok_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/sync_ok_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/receiver/sync_ok_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txc_out"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txc_out"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txc_out"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txc_out"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txc_out"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txc_out"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txc_out"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txc_out"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/align/count_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/align/count_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/align/count_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/align/count_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/align/count_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tx_is_q_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tx_is_q_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tx_is_idle_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/tx_is_idle_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/srl16_user_rxlossofsync1_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/srl16_user_rxchanisaligned_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/srl16_user_rxlossofsync1_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/srl16_user_rxchanisaligned_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/srl16_user_rxlossofsync1_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/srl16_user_rxchanisaligned_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/srl16_user_rxlossofsync1_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/srl16_user_rxchanisaligned_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mshreg_last_data_delay_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_increment_on_sof"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_in_frame"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/frame"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_valid_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_valid_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_valid_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_valid_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_valid_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_valid_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_valid_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_valid_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_en_reg"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_mode_frame"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/vlan_en_reg"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/jumbo_en_reg"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_mode_reg"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/vlan_en_frame"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/jumbo_en_frame"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/error_reg"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/crc_insert_out"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/start_out"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/crc_data_reg_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/crc_data_reg_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/crc_data_reg_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_start_d1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_underrun_d1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/crc_insert_d1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/is_error_d1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/tx_start_d1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_d1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_d1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_d1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/decode_frame/frame_is_vlan"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/decode_frame/start_d4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/decode_frame/start_d3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/decode_frame/start_d2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/decode_frame/start_d1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/c_d1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/c_d1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/c_d1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/c_d1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_underrun"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/load_max_count"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_reg_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_next_reg"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip_int"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_alignment"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_reached_reg"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_enable"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_reg"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_reg"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I263"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I276"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I289"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I237"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I250"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I224"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I263"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I276"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I289"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I237"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I250"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I224"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I263"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I276"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I289"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I237"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I250"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I224"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I263"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I276"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I289"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I237"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I250"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I224"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I263"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I276"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I289"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I237"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I250"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I224"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/deferring_q"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_underrun"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip_save"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/enable_reg"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rx_lt_disable_held"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg1_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxc_sync_reg1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxc_sync_reg1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxc_sync_reg1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxc_sync_reg1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxc_sync_reg1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxc_sync_reg1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxc_sync_reg1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxc_sync_reg1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg2_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/rxd_sync_reg3_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_valid_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_valid_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_valid_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_valid_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_valid_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_valid_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_valid_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/data_valid_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg3_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg3_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg3_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg3_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg3_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg2_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg2_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/start_code_found"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_reg1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/start_found"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/mux_control"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_out_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_out_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_out_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_out_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_out_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxc_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/ifg_lower_ok"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/start_found_lane4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/rxd_reg1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/synchronise/ifg_upper_ok"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/counter_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/counter_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/counter_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/counter_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/counter_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/counter_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/counter_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/counter_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/counter_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/counter_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/counter_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/counter_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/counter_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_bytes_ctrl_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/padding"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/start_flag_reg3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/length_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/length_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/length_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/length_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/length_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/length_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/length_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/length_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/length_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/length_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/length_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/start_flag_reg2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/length_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/length_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/length_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/length_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/length_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/start_flag_reg1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/length_match_reg2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/less_than_2bytes"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_valid_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/error_code_reg_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/error_code_reg_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_valid_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_valid_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_valid_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_valid_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_valid_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_valid_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_valid_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/data_valid_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/error_code_reg_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/error_code_reg_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/error_code_reg_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/error_code_reg_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/crc_bytes_ctrl_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/error_code_reg_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/length_match_reg1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/stage2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/error_code_reg_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/stage1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/less_than_10bytes"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/terminate_flag"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/start_flag"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/terminate_flags_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/terminate_flags_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/terminate_flags_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/terminate_flags_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/terminate_flags_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/terminate_flags_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/terminate_flags_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/decode/length_match"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/X36_1I35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc6/X36_1I36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I263"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I276"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I289"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I237"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I250"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I224"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc1/X36_1I36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I263"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I276"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I289"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I237"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I250"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I224"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc2/X36_1I36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I263"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I276"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I289"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I237"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I250"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I224"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc3/X36_1I36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I263"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I276"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I289"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I237"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I250"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I224"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc4/X36_1I36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I263"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I276"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I289"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I237"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I250"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I224"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/crc5/X36_1I36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/ff6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/ff5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/ff4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/ff3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/ff2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/g_is_eval.calculate_crc2/ff1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_valid_int_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/rx_data_int_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_58"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/ack_out"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_ack"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_control"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_int"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_50"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_49"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_48"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_42"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_41"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_40"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_39"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_36"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_35"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_34"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_33"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_32"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_26"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_reg"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_disable"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/ack_int"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/local_failure_d1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/remote_failure_d1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/local_fail_reg"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/remote_fail_reg"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_63"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_62"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_61"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_60"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_59"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_55"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_54"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_53"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_52"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_51"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_47"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_46"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_45"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_44"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_43"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_38"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_37"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_31"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_30"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_29"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_28"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_27"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_23"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_22"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_reg"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/last_seq_type_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/last_seq_type_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/stage20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/stage10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/sm_active"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_inc_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_inc_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/stage2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_mismatch"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/stage1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/local_failure"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg_57"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg_56"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg_25"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg_24"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_rst_val_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_rst_val_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/remote_failure"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/r3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_control_bus[0].delay_control_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_control_bus[1].delay_control_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_control_bus[2].delay_control_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_control_bus[3].delay_control_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_control_bus[4].delay_control_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_control_bus[5].delay_control_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_control_bus[6].delay_control_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_control_bus[7].delay_control_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[0].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[1].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[2].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[3].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[4].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[5].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[6].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[7].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[8].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[9].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[10].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[11].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[12].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[13].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[14].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[15].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[16].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[17].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[18].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[19].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[20].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[21].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[22].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[23].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[24].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[25].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[26].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[27].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[28].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[29].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[30].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[31].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[32].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[33].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[34].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[35].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[36].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[37].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[38].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[39].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[40].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[41].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[42].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[43].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[44].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[45].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[46].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[47].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[48].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[49].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[50].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[51].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[52].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[53].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[54].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[55].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[56].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[57].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[58].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[59].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[60].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[61].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[62].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX.rxgen/delay_data_bus[63].delay_data_bits/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_delay_gen[2].pos_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_delay_gen[1].pos_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_delay_gen[0].pos_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[7].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[6].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[5].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[4].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[3].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[2].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[1].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[0].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[63].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[62].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[61].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[60].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[59].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[58].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[57].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[56].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[55].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[54].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[53].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[52].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[51].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[50].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[49].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[48].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[47].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[46].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[45].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[44].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[43].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[42].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[41].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[40].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[39].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[38].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[37].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[36].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[35].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[34].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[33].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[32].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[31].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[30].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[29].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[28].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[27].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[26].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[25].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[24].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[23].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[22].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[21].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[20].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[19].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[18].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[17].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[16].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[15].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[14].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[13].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[12].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[11].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[10].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[9].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[8].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[7].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[6].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[5].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[4].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[3].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[2].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[1].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[0].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxcdr_reset_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_9"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<142>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<143>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<145>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<146>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<142>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<143>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<145>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<146>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<142>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<143>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<145>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<146>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<142>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<143>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<145>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_fifo_pins<146>"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/rptr_empty/rbin_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/rptr_empty/rbin_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/rptr_empty/rbin_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/rptr_empty/rbin_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/rptr_empty/rbin_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/rptr_empty/rbin_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/rptr_empty/rbin_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/rptr_empty/rbin_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/rptr_empty/rbin_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_w2r/rq2_wptr_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/sync_w2r/rq1_wptr_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/rptr_empty/rempty"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/rptr_empty/rptr_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/rptr_empty/rptr_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/rptr_empty/rptr_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/rptr_empty/rptr_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/rptr_empty/rptr_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/rptr_empty/rptr_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/rptr_empty/rptr_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/rptr_empty/rptr_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/rptr_empty/rptr_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/tx_info_fifo/rptr_empty/rptr_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/state_FSM_FFd2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/tx_queue/state_FSM_FFd1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxusrclk2_r_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/almost_empty_r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/upper_user_data_status_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/lower_user_data_status_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/almost_empty_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/almost_empty_r3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/wr_err_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/wr_err_r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/user_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/user_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<63>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<66>"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/upper_user_data_status_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/lower_user_data_status_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_align_status_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/wr_err_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/wr_err_r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/user_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<61>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<64>"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/upper_user_data_status_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/lower_user_data_status_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_align_status_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/wr_err_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/wr_err_r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_rxbufstatus_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/user_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<61>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<64>"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/read_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/upper_user_data_status_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/lower_user_data_status_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_align_status_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/wr_err_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/wr_err_r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_rxbufstatus_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/user_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT1_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/status_RCNT0_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<61>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<64>"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/read_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/start_drp_done_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/start_drp"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/set_phase_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/revert_drp_done_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/revert_drp"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/txreset_done_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/resetdone_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/start_drp_done_r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/phase_align_done_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/revert_drp_done_r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/resetdone_r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/en_phase_align_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/TXRESET"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/sync_counter_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/sync_counter_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/sync_counter_r_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/sync_counter_r_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/sync_counter_r_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/sync_counter_r_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/sync_counter_r_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/sync_counter_r_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/sync_counter_r_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/sync_counter_r_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/sync_counter_r_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/sync_counter_r_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/sync_counter_r_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/sync_counter_r_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/wait_before_sync_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/wait_before_sync_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/wait_before_sync_r_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/wait_before_sync_r_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/wait_before_sync_r_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/wait_before_sync_r_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile0_tx_sync_i/sync_state_FSM_FFd6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/reset_usrclk_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/reset_usrclk_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/dclk_fsms_rdy_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/start_drp_done_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/start_drp"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/set_phase_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/revert_drp_done_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/revert_drp"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/txreset_done_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/resetdone_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/restart_sync_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/dclk_fsms_rdy_r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/start_drp_done_r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/phase_align_done_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/revert_drp_done_r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/resetdone_r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/restart_sync_r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/en_phase_align_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/TXRESET"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/sync_counter_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/sync_counter_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/sync_counter_r_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/sync_counter_r_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/sync_counter_r_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/sync_counter_r_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/sync_counter_r_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/sync_counter_r_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/sync_counter_r_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/sync_counter_r_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/sync_counter_r_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/sync_counter_r_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/sync_counter_r_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/sync_counter_r_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/wait_before_sync_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/wait_before_sync_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/wait_before_sync_r_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/wait_before_sync_r_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/wait_before_sync_r_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/wait_before_sync_r_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/tile1_tx_sync_i/sync_state_FSM_FFd6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/chanbond_monitor_i/state_FSM_FFd2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/chanbond_monitor_i/state_FSM_FFd1"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<433>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<434>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<435>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<436>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<433>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<434>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<435>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<436>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<433>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<434>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<435>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<436>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<433>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<434>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<435>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<436>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<441>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<442>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<443>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<444>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<441>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<442>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<443>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<444>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<441>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<442>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<443>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<444>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<441>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<442>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<443>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<444>"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/chanbond_monitor_i/cnt_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/chanbond_monitor_i/cnt_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/chanbond_monitor_i/cnt_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/chanbond_monitor_i/cnt_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/chanbond_monitor_i/cnt_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/chanbond_monitor_i/cnt_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/chanbond_monitor_i/cnt_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/chanbond_monitor_i/cnt_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/chanbond_monitor_i/enable_cnt"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/chanbond_monitor_i/reset_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdisperr_reg_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdisperr_reg_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdisperr_reg_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdisperr_reg_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdisperr_reg_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdisperr_reg_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdisperr_reg_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdisperr_reg_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxcharisk_reg_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxcharisk_reg_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxcharisk_reg_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxcharisk_reg_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxcharisk_reg_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxcharisk_reg_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxcharisk_reg_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxcharisk_reg_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_63"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_62"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_61"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_60"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_59"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_58"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_57"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_56"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_55"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_54"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_53"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_52"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_51"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_50"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_49"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_48"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_47"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_46"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_45"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_44"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_43"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_42"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_41"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_40"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_39"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_38"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_37"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_34"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_33"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_32"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxdata_reg_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxnotintable_reg_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxnotintable_reg_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxnotintable_reg_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxnotintable_reg_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxnotintable_reg_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxnotintable_reg_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxnotintable_reg_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_rxnotintable_reg_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/clk_156_reset_txsync_r3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/clk_156_reset_txsync_r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/clk_156_reset_txsync_r1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/mgt_powerdown_falling"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_40"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_48"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/align/extra_a"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_half_pipe_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/usrclk_reset_pipe"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/usrclk_reset"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/enchansync"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/q_det"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_32"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_33"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/next_ifg_is_a"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_32"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_40"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_38"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_46"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_48"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_54"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_56"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_62"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_half_pipe_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_half_pipe_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_half_pipe_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_half_pipe_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txd_out_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txd_out_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txd_out_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txd_out_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txd_out_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txd_out_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txd_out_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txd_out_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_terminate_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_pipe_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_37"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_38"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_39"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_43"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_44"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_45"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_46"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_51"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_47"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_52"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_53"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_54"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_55"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_60"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_56"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_61"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_62"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_63"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_59"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_pipe_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_32"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_34"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_33"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_40"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_37"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_41"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_42"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_38"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_43"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_39"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_44"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_46"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_45"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_50"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_51"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_47"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_53"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_52"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_48"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_49"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_54"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_56"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_55"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_60"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_61"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_57"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_62"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_58"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_63"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_pipe_59"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_term_pipe_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_term_pipe_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_term_pipe_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/lane_term_pipe_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_34"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_41"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_42"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_50"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_49"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_delay_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_delay_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_delay_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_57"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/code_error_delay_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_58"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxd_out_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/recoder/rxc_out_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/got_align_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/got_align_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/deskew_error_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/deskew_error_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/state_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/G_NO_SYNC.non_iee_deskew_state/align_status"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/sync_status"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/sync_ok_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/sync_ok_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/sync_ok_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/receiver/sync_ok_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[0].filter/txc_out"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[1].filter/txc_out"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[2].filter/txc_out"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_LOW[3].filter/txc_out"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[4].filter/txc_out"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[5].filter/txc_out"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[6].filter/txc_out"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/G_FILTER_HIGH[7].filter/txc_out"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/state_machine/state_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/k_r_prbs_i/prbs_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/align/count_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/align/count_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/align/count_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/align/count_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/align/count_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/align/prbs_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_33"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_34"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_41"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_37"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_42"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_43"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_44"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_39"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_50"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_45"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_52"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_51"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_47"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_53"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_60"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_49"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_55"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_61"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_63"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_57"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_58"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_59"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txc_out_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/recoder/txd_out_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tqmsg_capture_1/last_qmsg_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tx_is_q_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tx_is_q_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tx_is_idle_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/tx_is_idle_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_58"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_63"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_59"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_62"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_56"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_57"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_61"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_60"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_49"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_55"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_54"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_48"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_52"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_47"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_53"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_51"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_46"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_45"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_44"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_50"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_43"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_38"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_39"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_37"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_41"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_42"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_40"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_34"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_33"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_32"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txc_pipe_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/xaui_core/BU2/U0/transmitter/txd_pipe_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/srl16_user_rxlossofsync1_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/srl16_user_rxchanisaligned_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/srl16_user_rxlossofsync1_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/srl16_user_rxchanisaligned_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/srl16_user_rxlossofsync1_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/srl16_user_rxchanisaligned_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/srl16_user_rxlossofsync1_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/srl16_user_rxchanisaligned_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_delay_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/Mshreg_last_data_delay_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_increment_on_sof"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_in_frame"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/enable_shift8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_59"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_62"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_63"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_60"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_61"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_55"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_54"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_53"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_52"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_47"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_63"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_62"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_60"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_58"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_56"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_54"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_52"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_50"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_48"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_46"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_44"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_43"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_42"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_40"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_39"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_38"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_34"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_32"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_46"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_51"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_45"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_39"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_44"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_43"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_38"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_37"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/state_count_FSM_FFd1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_63"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_62"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_61"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_60"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_59"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_58"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_57"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_56"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_55"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_54"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_53"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_52"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_51"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_50"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_49"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_48"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_47"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_46"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_45"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_44"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_43"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_42"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_41"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_40"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_39"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_38"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_37"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_34"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_33"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_d1_32"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_63"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_62"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_61"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_60"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_59"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_58"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_57"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_56"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_55"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_54"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_53"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_52"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_51"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_50"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_49"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_48"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_47"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_46"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_45"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_44"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_43"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_42"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_41"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_40"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_39"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_38"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_37"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_34"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_33"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_32"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/d_out_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_58"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_57"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_56"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_50"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_49"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_48"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_42"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_41"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_40"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_39"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_34"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_33"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_32"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_en_reg"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_mode_frame"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/vlan_en_reg"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/jumbo_en_reg"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_mode_reg"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/vlan_en_frame"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/jumbo_en_frame"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/error_reg"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_out_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_out_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_out_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/crc_insert_out"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/start_out"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_55"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_54"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_52"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_50"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_48"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_46"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_44"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_42"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_40"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_38"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_34"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_32"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/preamble_reg_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_pad_d1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/crc_data_reg_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/crc_data_reg_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/crc_data_reg_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_start_d1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_terminate_d1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_58"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_57"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_56"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_underrun_d1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_49"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_48"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/crc_insert_d1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_61"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_59"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_57"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_55"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_53"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_51"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_49"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_47"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_45"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_41"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_37"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_33"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_in_d1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_50"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_42"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_41"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_40"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_34"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_33"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_32"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/c_out_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_data_d1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/is_error_d1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/d_out_int_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/tx_start_d1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_d1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_d1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/txframer/crc_pos_d1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/decode_frame/frame_is_vlan"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/decode_frame/start_d4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/decode_frame/start_d3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/decode_frame/len_type_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/decode_frame/start_d2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/decode_frame/start_d1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/c_d1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/c_d1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/c_d1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/c_d1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/startalignment/c_out_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/calculating"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_select"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_d1_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/seta_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/setb_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full_reg"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_reg_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_55"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_54"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_53"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_52"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_51"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_50"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_49"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_48"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_47"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_46"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_45"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_44"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_43"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_42"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_41"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_40"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_39"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_38"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_37"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_34"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_33"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_32"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/last_data_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reset_reg"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/full"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/byte_en_reg_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/txcrc_inst/crc_inst/reg2_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/c_out_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_out"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_32"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_33"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_34"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_37"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_38"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_39"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_40"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_41"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_42"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_43"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_44"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_45"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_46"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_47"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_48"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_49"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_50"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_51"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_52"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_53"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_54"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_55"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_56"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_57"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_58"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_59"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_60"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_61"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_62"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/d_out_63"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_out_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_out"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/pos_d1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/crc_d1_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/insertcrc_inst/insert_d1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_underrun"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/load_max_count"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/is_pad_reg_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/term_next_reg"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_len_reached"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip_int"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_alignment"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_reached"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/reg_next_terminate_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/min_pkt_len_past"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/flip"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_reached_reg"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_enable"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_pkt_reg"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/start_reg"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/max_count_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/count_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/state_FSM_FFd4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc6/X36_1I36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I263"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I276"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I289"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I237"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I250"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I224"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc1/X36_1I36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I263"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I276"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I289"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I237"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I250"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I224"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc2/X36_1I36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I263"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I276"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I289"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I237"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I250"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I224"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc3/X36_1I36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I263"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I276"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I289"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I237"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I250"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I224"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc4/X36_1I36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I263"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I276"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I289"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I237"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I250"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I224"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/crc5/X36_1I36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/state_inst/g_crc_valid.crcgen2/ff1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/deferring_q"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_min_length_inband_frame"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_underrun"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_da_muxed"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/potential_drop_defer_in_eof"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/flip_save"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/frame_offset_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifg_base_value_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/ifs_remainder_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/current_dic_value_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_32"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_33"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_34"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_37"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_38"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_39"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_40"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_41"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_42"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_43"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_44"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_45"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_46"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_47"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_48"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_49"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_50"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_51"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_52"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_53"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_54"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_55"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_56"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_57"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_58"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_59"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_60"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_61"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_62"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx_data_int_63"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_count_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/ack_out"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_ack"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_control"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_int"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_55"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_54"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_53"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_52"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_51"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_50"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_49"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_48"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_47"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_46"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_45"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_44"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_43"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_42"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_41"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_40"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_39"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_38"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_37"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_36"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_35"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_34"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_33"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_32"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_26"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_data_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_reg"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/start_disable"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/ack_int"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/local_failure_d1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/remote_failure_d1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/local_fail_reg"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/remote_fail_reg"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txc_out_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_63"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_62"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_61"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_60"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_59"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_55"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_54"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_53"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_52"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_51"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_47"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_46"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_45"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_44"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_43"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_38"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_37"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_31"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_30"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_29"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_28"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_27"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_23"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_22"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_TX.transmit_link_fail/txd_out_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_reg_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_reg_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/sm_active_reg"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/last_seq_type_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/last_seq_type_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_reg"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_lower_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_reg"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_upper_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/stage20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper_mismatch"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/stage10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/sm_active"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_inc_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_inc_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/stage2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_lower_mismatch"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/stage1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/local_failure"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_upper"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg_57"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg_56"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg_25"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/rxd_reg_24"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_type_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_rst_val_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/seq_cnt_rst_val_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/remote_failure"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/rsgen/G_RX.detect_link_fail/col_cnt_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/r3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/r3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/r3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/flip_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_delay_gen[2].pos_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_delay_gen[1].pos_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/pos_delay_gen[0].pos_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/insert_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[7].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[6].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[5].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[4].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[3].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[2].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[1].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/control_delay_gen[0].ctrl_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[63].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[62].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[61].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[60].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[59].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[58].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[57].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[56].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[55].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[54].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[53].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[52].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[51].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[50].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[49].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[48].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[47].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[46].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[45].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[44].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[43].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[42].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[41].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[40].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[39].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[38].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[37].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[36].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[35].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[34].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[33].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[32].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[31].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[30].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[29].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[28].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[27].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[26].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[25].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[24].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[23].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[22].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[21].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[20].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[19].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[18].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[17].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[16].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[15].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[14].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[13].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[12].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[11].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[10].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[9].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[8].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[7].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[6].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[5].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[4].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[3].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[2].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[1].data_delay_i/SRL16E"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/crc_pipeline_inst/pipeline_inst/data_path_delay_gen[0].data_delay_i/SRL16E";
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<74>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME WRCLK;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<72>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME WRCLK;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<72>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME WRCLK;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<72>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME WRCLK;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<253>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK0;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<254>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK1;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<255>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK20;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<256>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK21;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<261>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK0;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<262>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK1;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<263>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK20;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<264>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK21;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<74>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME WRCLK;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<72>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME WRCLK;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<72>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME WRCLK;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<72>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME WRCLK;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<253>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK0;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<254>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK1;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<255>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK20;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<256>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK21;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<261>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK0;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<262>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK1;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<263>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK20;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<264>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK21;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<74>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME WRCLK;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<72>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME WRCLK;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<72>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME WRCLK;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<72>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME WRCLK;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<253>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK0;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<254>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK1;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<255>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK20;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<256>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK21;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<261>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK0;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<262>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK1;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<263>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK20;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<264>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK21;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<74>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME WRCLK;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<72>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME WRCLK;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<72>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo"
        PINNAME WRCLK;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<72>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo"
        PINNAME WRCLK;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<253>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK0;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<254>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK1;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<255>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK20;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<256>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK21;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<261>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK0;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<262>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK1;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<263>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK20;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<264>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i"
        PINNAME RXUSRCLK21;
TIMEGRP clk156_rec = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_16"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/wr_err_rxrecclk_domain_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/wr_err_rxrecclk_domain_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/wr_err_rxrecclk_domain_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/wr_err_rxrecclk_domain_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/almost_full_r2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/gt_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/gt_rxchanrealign_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/gt_rxlossofsync_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/gt_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/gt_rxvalid_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/almost_full_r3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<74>"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/gt_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/gt_rxchanrealign_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/gt_rxlossofsync_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/gt_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/gt_rxvalid_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<72>"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/gt_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/gt_rxchanrealign_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/gt_rxlossofsync_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/gt_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/gt_rxvalid_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<72>"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/gt_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/gt_rxchanrealign_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/gt_rxlossofsync_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/gt_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/gt_rxvalid_r"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<72>"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_13"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_10"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_9"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_0"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<253>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<254>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<255>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<256>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<253>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<254>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<255>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<256>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<253>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<254>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<255>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<256>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<253>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<254>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<255>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<256>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<261>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<262>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<263>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<264>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<261>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<262>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<263>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<264>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<261>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<262>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<263>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<264>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<261>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<262>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<263>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i_pins<264>"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_16"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/wr_err_rxrecclk_domain_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/wr_err_rxrecclk_domain_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/wr_err_rxrecclk_domain_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/wr_err_rxrecclk_domain_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/almost_full_r2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/gt_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/gt_rxchanrealign_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/gt_rxlossofsync_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/gt_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/gt_rxvalid_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/almost_full_r3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<74>"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/gt_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/gt_rxchanrealign_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/gt_rxlossofsync_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/gt_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/gt_rxvalid_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<72>"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/gt_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/gt_rxchanrealign_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/gt_rxlossofsync_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/gt_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/gt_rxvalid_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<72>"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/gt_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/gt_rxchanrealign_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/gt_rxlossofsync_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/gt_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/gt_rxvalid_r"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<72>"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_13"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_10"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_9"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_0"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<253>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<254>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<255>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<256>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<253>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<254>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<255>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<256>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<253>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<254>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<255>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<256>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<253>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<254>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<255>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<256>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<261>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<262>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<263>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<264>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<261>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<262>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<263>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<264>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<261>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<262>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<263>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<264>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<261>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<262>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<263>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<264>"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_16"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/wr_err_rxrecclk_domain_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/wr_err_rxrecclk_domain_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/wr_err_rxrecclk_domain_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/wr_err_rxrecclk_domain_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/almost_full_r2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/gt_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/gt_rxchanrealign_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/gt_rxlossofsync_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/gt_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/gt_rxvalid_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/almost_full_r3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<74>"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/gt_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/gt_rxchanrealign_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/gt_rxlossofsync_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/gt_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/gt_rxvalid_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<72>"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/gt_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/gt_rxchanrealign_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/gt_rxlossofsync_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/gt_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/gt_rxvalid_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<72>"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/gt_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/gt_rxchanrealign_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/gt_rxlossofsync_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/gt_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/gt_rxvalid_r"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<72>"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_13"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_10"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_9"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_0"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<253>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<254>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<255>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<256>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<253>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<254>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<255>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<256>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<253>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<254>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<255>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<256>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<253>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<254>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<255>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<256>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<261>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<262>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<263>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<264>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<261>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<262>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<263>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<264>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<261>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<262>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<263>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<264>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<261>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<262>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<263>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<264>"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_21"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_20"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_19"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_18"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_17"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_16"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_15"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_14"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/wr_err_rxrecclk_domain_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/wr_err_rxrecclk_domain_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/wr_err_rxrecclk_domain_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/wr_err_rxrecclk_domain_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/almost_full_r2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/reset_rxrecclk_r_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/gt_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/gt_rxchanrealign_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/gt_rxlossofsync_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/gt_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/gt_rxvalid_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/almost_full_r3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/cc_fifo_pins<74>"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/gt_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/gt_rxchanrealign_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/gt_rxlossofsync_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/gt_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/gt_rxvalid_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/cc_fifo_pins<72>"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/gt_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/gt_rxchanrealign_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/gt_rxlossofsync_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/gt_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/gt_rxvalid_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/cc_fifo_pins<72>"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp1_cc_2b_1skp_i/write_data_path_i/data_s0_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/gt_rxchanisaligned_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/gt_rxchanrealign_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/gt_rxlossofsync_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/gt_rxlossofsync_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/gt_rxvalid_r"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/MAILBOX_OVERFLOW"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/mailbox_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/mailbox_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT1_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/status_WCNT0_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/CurrentState_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_fsm_i/wait_fifo_clear_cnt_r_1"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/cc_fifo_pins<72>"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s1_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_0_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s2_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_1_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_13"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_12"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_11"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_10"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_9"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_8"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_gtp0_cc_2b_1skp_i/write_data_path_i/data_s0_0_0"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<253>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<254>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<255>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<256>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<253>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<254>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<255>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<256>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<253>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<254>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<255>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<256>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<253>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<254>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<255>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<256>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<261>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<262>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<263>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<264>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<261>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<262>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<263>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<264>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<261>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<262>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<263>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<264>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<261>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<262>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<263>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i_pins<264>";
TIMEGRP mac3_xgmac_ifg_false_paths_src_1 = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_in_frame"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_0"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_0";
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<7>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>"
        PINNAME O3;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<6>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>"
        PINNAME O2;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<5>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>"
        PINNAME O1;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<4>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>"
        PINNAME O0;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<9>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>"
        PINNAME O3;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<8>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>"
        PINNAME O2;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<7>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>"
        PINNAME O1;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<6>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>"
        PINNAME O0;
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<7>_pins<7>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<7>"
        PINNAME O3;
TIMEGRP mac3_xgmac_ifg_false_paths_thru_1 = PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<7>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<6>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<5>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<4>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<9>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<8>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<7>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<6>"
        PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<7>_pins<7>";
TIMEGRP mac3_xgmac_ifg_false_paths_dst_1 = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_7"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_6"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_5"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_4"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_3"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_2"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_1"
        BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_0";
PIN
        nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<3>_pins<0>
        = BEL
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<3>"
        PINNAME CO3;
TIMEGRP mac3_xgmac_ifg_false_paths_thru_2 = PIN
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<3>_pins<0>";
TIMEGRP mac2_xgmac_ifg_false_paths_src_1 = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_in_frame"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_0"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_0";
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<7>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>"
        PINNAME O3;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<6>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>"
        PINNAME O2;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<5>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>"
        PINNAME O1;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<4>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>"
        PINNAME O0;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<9>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>"
        PINNAME O3;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<8>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>"
        PINNAME O2;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<7>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>"
        PINNAME O1;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<6>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>"
        PINNAME O0;
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<7>_pins<7>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<7>"
        PINNAME O3;
TIMEGRP mac2_xgmac_ifg_false_paths_thru_1 = PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<7>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<6>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<5>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<4>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<9>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<8>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<7>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<6>"
        PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<7>_pins<7>";
TIMEGRP mac2_xgmac_ifg_false_paths_dst_1 = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_7"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_6"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_5"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_4"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_3"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_2"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_1"
        BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_0";
PIN
        nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<3>_pins<0>
        = BEL
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<3>"
        PINNAME CO3;
TIMEGRP mac2_xgmac_ifg_false_paths_thru_2 = PIN
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<3>_pins<0>";
TIMEGRP mac1_xgmac_ifg_false_paths_src_1 = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_in_frame"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_0"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_0";
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<7>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>"
        PINNAME O3;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<6>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>"
        PINNAME O2;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<5>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>"
        PINNAME O1;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<4>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>"
        PINNAME O0;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<9>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>"
        PINNAME O3;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<8>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>"
        PINNAME O2;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<7>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>"
        PINNAME O1;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<6>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>"
        PINNAME O0;
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<7>_pins<7>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<7>"
        PINNAME O3;
TIMEGRP mac1_xgmac_ifg_false_paths_thru_1 = PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<7>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<6>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<5>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<4>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<9>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<8>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<7>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<6>"
        PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<7>_pins<7>";
TIMEGRP mac1_xgmac_ifg_false_paths_dst_1 = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_7"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_6"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_5"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_4"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_3"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_2"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_1"
        BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_0";
PIN
        nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<3>_pins<0>
        = BEL
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<3>"
        PINNAME CO3;
TIMEGRP mac1_xgmac_ifg_false_paths_thru_2 = PIN
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<3>_pins<0>";
TIMEGRP mac0_xgmac_ifg_false_paths_src_1 = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_in_frame"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_0"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/state_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/eof_during_pad"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/mux_control_state_FSM_FFd1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_FLOWCONTROL.flwctrl/tx/data_avail_in_reg_0";
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<7>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>"
        PINNAME O3;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<6>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>"
        PINNAME O2;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<5>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>"
        PINNAME O1;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<4>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>"
        PINNAME O0;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<9>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>"
        PINNAME O3;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<8>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>"
        PINNAME O2;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<7>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>"
        PINNAME O1;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<6>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>"
        PINNAME O0;
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<7>_pins<7>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<7>"
        PINNAME O3;
TIMEGRP mac0_xgmac_ifg_false_paths_thru_1 = PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<7>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<6>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<5>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_xor<15>_pins<4>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<9>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<8>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<7>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<11>_pins<6>"
        PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_calc/Madd_ifg_value_extended_cy<7>_pins<7>";
TIMEGRP mac0_xgmac_ifg_false_paths_dst_1 = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_7"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_6"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_5"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_4"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_3"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_2"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_1"
        BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/count_0";
PIN
        nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<3>_pins<0>
        = BEL
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<3>"
        PINNAME CO3;
TIMEGRP mac0_xgmac_ifg_false_paths_thru_2 = PIN
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX.txgen/tx_controller_inst/ifg_control_inst/ifg_counter/Mcount_count_cy<3>_pins<0>";
TIMEGRP microblaze_0_ilmb_POR_FF_I_dst = BEL
        "microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I";
TIMEGRP microblaze_0_dlmb_POR_FF_I_dst = BEL
        "microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I";
PIN
        clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_pins<2>
        = BEL
        "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst"
        PINNAME CLKIN1;
TIMEGRP sys_clk_pin = PIN
        "clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_pins<2>";
NET
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out"
        MAXDELAY = 4.5 ns;
NET
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out"
        MAXDELAY = 4.5 ns;
NET
        "nf10_10g_interface_3/nf10_10g_interface_3/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out"
        MAXDELAY = 4.5 ns;
NET
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out"
        MAXDELAY = 4.5 ns;
NET
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out"
        MAXDELAY = 4.5 ns;
NET
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out"
        MAXDELAY = 4.5 ns;
NET
        "nf10_10g_interface_2/nf10_10g_interface_2/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out"
        MAXDELAY = 4.5 ns;
NET
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out"
        MAXDELAY = 4.5 ns;
NET
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out"
        MAXDELAY = 4.5 ns;
NET
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out"
        MAXDELAY = 4.5 ns;
NET
        "nf10_10g_interface_1/nf10_10g_interface_1/xgmac/BU2/U0/G_RX_RESET.sync_flow_ctrl_rx_reset_i/reset_out"
        MAXDELAY = 4.5 ns;
NET
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX_RESET.sync_tx_reset_i/reset_out"
        MAXDELAY = 4.5 ns;
NET
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_TX_RESET.sync_flow_ctrl_tx_reset_i/reset_out"
        MAXDELAY = 4.5 ns;
NET
        "nf10_10g_interface_0/nf10_10g_interface_0/xgmac/BU2/U0/G_RX_RESET.sync_rx_reset_i/reset_out"
        MAXDELAY = 4.5 ns;
TIMEGRP "FFS" = FFS(*);
PATH TS_TIG_microblaze_0_dlmb_POR_FF_I_path = FROM TIMEGRP "FFS" TO TIMEGRP
        "microblaze_0_dlmb_POR_FF_I_dst";
PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;
PATH TS_TIG_microblaze_0_ilmb_POR_FF_I_path = FROM TIMEGRP "FFS" TO TIMEGRP
        "microblaze_0_ilmb_POR_FF_I_dst";
PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
TS_clk156_top = PERIOD TIMEGRP "clk156_top" 156.25 MHz HIGH 50%;
TS_clk156_rec = PERIOD TIMEGRP "clk156_rec" 156.25 MHz HIGH 50%;
PATH TS_mac0_xgmac_ifg_false_paths_thru_1_path = FROM TIMEGRP
        "mac0_xgmac_ifg_false_paths_src_1" THRU TIMEGRP
        "mac0_xgmac_ifg_false_paths_thru_1" THRU TIMEGRP
        "mac0_xgmac_ifg_false_paths_thru_2" TO TIMEGRP
        "mac0_xgmac_ifg_false_paths_dst_1";
PATH "TS_mac0_xgmac_ifg_false_paths_thru_1_path" TIG;
PATH TS_mac1_xgmac_ifg_false_paths_thru_1_path = FROM TIMEGRP
        "mac1_xgmac_ifg_false_paths_src_1" THRU TIMEGRP
        "mac1_xgmac_ifg_false_paths_thru_1" THRU TIMEGRP
        "mac1_xgmac_ifg_false_paths_thru_2" TO TIMEGRP
        "mac1_xgmac_ifg_false_paths_dst_1";
PATH "TS_mac1_xgmac_ifg_false_paths_thru_1_path" TIG;
PATH TS_mac2_xgmac_ifg_false_paths_thru_1_path = FROM TIMEGRP
        "mac2_xgmac_ifg_false_paths_src_1" THRU TIMEGRP
        "mac2_xgmac_ifg_false_paths_thru_1" THRU TIMEGRP
        "mac2_xgmac_ifg_false_paths_thru_2" TO TIMEGRP
        "mac2_xgmac_ifg_false_paths_dst_1";
PATH "TS_mac2_xgmac_ifg_false_paths_thru_1_path" TIG;
PATH TS_mac3_xgmac_ifg_false_paths_thru_1_path = FROM TIMEGRP
        "mac3_xgmac_ifg_false_paths_src_1" THRU TIMEGRP
        "mac3_xgmac_ifg_false_paths_thru_1" THRU TIMEGRP
        "mac3_xgmac_ifg_false_paths_thru_2" TO TIMEGRP
        "mac3_xgmac_ifg_false_paths_dst_1";
PATH "TS_mac3_xgmac_ifg_false_paths_thru_1_path" TIG;
TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT0" TS_sys_clk_pin
        HIGH 50%;
TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT1" TS_sys_clk_pin
        * 0.5 HIGH 50%;
TS_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2" TS_sys_clk_pin
        * 2 HIGH 50%;
PIN RESET_pins<0> = BEL "RESET" PINNAME PAD;
PIN "RESET_pins<0>" TIG;
SCHEMATIC END;

