{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1475490059431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475490059431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 03 18:20:59 2016 " "Processing started: Mon Oct 03 18:20:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475490059431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490059431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off openmips_min_sopc -c openmips_min_sopc " "Command: quartus_map --read_settings_files=on --write_settings_files=off openmips_min_sopc -c openmips_min_sopc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490059431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1475490059731 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1475490059731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/openmips/code/chapter11/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/openmips/code/chapter11/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/regfile.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/regfile.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475490069784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490069784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/openmips/code/chapter11/pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/openmips/code/chapter11/pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/pc_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/pc_reg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475490069799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490069799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/openmips/code/chapter11/openmips_min_sopc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/openmips/code/chapter11/openmips_min_sopc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc_tb " "Found entity 1: openmips_min_sopc_tb" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips_min_sopc_tb.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips_min_sopc_tb.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475490069799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490069799 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int openmips_min_sopc.v(57) " "Verilog HDL Declaration warning at openmips_min_sopc.v(57): \"int\" is SystemVerilog-2005 keyword" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips_min_sopc.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips_min_sopc.v" 57 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1475490069799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/openmips/code/chapter11/openmips_min_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/openmips/code/chapter11/openmips_min_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips_min_sopc " "Found entity 1: openmips_min_sopc" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips_min_sopc.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips_min_sopc.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475490069799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490069799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/openmips/code/chapter11/openmips.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/openmips/code/chapter11/openmips.v" { { "Info" "ISGN_ENTITY_NAME" "1 openmips " "Found entity 1: openmips" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475490069815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490069815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/openmips/code/chapter11/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/openmips/code/chapter11/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem_wb.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem_wb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475490069834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490069834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/openmips/code/chapter11/mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/openmips/code/chapter11/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475490069838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490069838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/openmips/code/chapter11/llbit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/openmips/code/chapter11/llbit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 LLbit_reg " "Found entity 1: LLbit_reg" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/LLbit_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/LLbit_reg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475490069841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490069841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/openmips/code/chapter11/inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/openmips/code/chapter11/inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/inst_rom.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/inst_rom.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475490069844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490069844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/openmips/code/chapter11/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/openmips/code/chapter11/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/if_id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/if_id.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475490069848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490069848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/openmips/code/chapter11/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/openmips/code/chapter11/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id_ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id_ex.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475490069851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490069851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/openmips/code/chapter11/id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/openmips/code/chapter11/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 id " "Found entity 1: id" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475490069858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490069858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/openmips/code/chapter11/hilo_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/openmips/code/chapter11/hilo_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hilo_reg " "Found entity 1: hilo_reg" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/hilo_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/hilo_reg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475490069860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490069860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/openmips/code/chapter11/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/openmips/code/chapter11/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex_mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex_mem.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475490069863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490069863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/openmips/code/chapter11/ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/openmips/code/chapter11/ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex " "Found entity 1: ex" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475490069867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490069867 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "div.v(60) " "Verilog HDL information at div.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/div.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/div.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1475490069870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/openmips/code/chapter11/div.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/openmips/code/chapter11/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/div.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/div.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475490069870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490069870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/openmips/code/chapter11/defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/user/downloads/openmips/code/chapter11/defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490069872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/openmips/code/chapter11/data_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/openmips/code/chapter11/data_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/data_ram.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/data_ram.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475490069874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490069874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/openmips/code/chapter11/ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/openmips/code/chapter11/ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475490069876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490069876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/downloads/openmips/code/chapter11/cp0_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/downloads/openmips/code/chapter11/cp0_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 cp0_reg " "Found entity 1: cp0_reg" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475490069880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490069880 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "openmips_min_sopc " "Elaborating entity \"openmips_min_sopc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1475490069925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "openmips openmips:openmips0 " "Elaborating entity \"openmips\" for hierarchy \"openmips:openmips0\"" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips_min_sopc.v" "openmips0" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips_min_sopc.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475490069941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg openmips:openmips0\|pc_reg:pc_reg0 " "Elaborating entity \"pc_reg\" for hierarchy \"openmips:openmips0\|pc_reg:pc_reg0\"" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" "pc_reg0" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475490069988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id openmips:openmips0\|if_id:if_id0 " "Elaborating entity \"if_id\" for hierarchy \"openmips:openmips0\|if_id:if_id0\"" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" "if_id0" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475490070003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id openmips:openmips0\|id:id0 " "Elaborating entity \"id\" for hierarchy \"openmips:openmips0\|id:id0\"" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" "id0" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475490070003 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg1_o id.v(722) " "Verilog HDL Always Construct warning at id.v(722): inferring latch(es) for variable \"reg1_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475490070019 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg2_o id.v(744) " "Verilog HDL Always Construct warning at id.v(744): inferring latch(es) for variable \"reg2_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475490070019 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[0\] id.v(744) " "Inferred latch for \"reg2_o\[0\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[1\] id.v(744) " "Inferred latch for \"reg2_o\[1\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[2\] id.v(744) " "Inferred latch for \"reg2_o\[2\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[3\] id.v(744) " "Inferred latch for \"reg2_o\[3\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[4\] id.v(744) " "Inferred latch for \"reg2_o\[4\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[5\] id.v(744) " "Inferred latch for \"reg2_o\[5\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[6\] id.v(744) " "Inferred latch for \"reg2_o\[6\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[7\] id.v(744) " "Inferred latch for \"reg2_o\[7\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[8\] id.v(744) " "Inferred latch for \"reg2_o\[8\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[9\] id.v(744) " "Inferred latch for \"reg2_o\[9\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[10\] id.v(744) " "Inferred latch for \"reg2_o\[10\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[11\] id.v(744) " "Inferred latch for \"reg2_o\[11\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[12\] id.v(744) " "Inferred latch for \"reg2_o\[12\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[13\] id.v(744) " "Inferred latch for \"reg2_o\[13\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[14\] id.v(744) " "Inferred latch for \"reg2_o\[14\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[15\] id.v(744) " "Inferred latch for \"reg2_o\[15\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[16\] id.v(744) " "Inferred latch for \"reg2_o\[16\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[17\] id.v(744) " "Inferred latch for \"reg2_o\[17\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[18\] id.v(744) " "Inferred latch for \"reg2_o\[18\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[19\] id.v(744) " "Inferred latch for \"reg2_o\[19\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[20\] id.v(744) " "Inferred latch for \"reg2_o\[20\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[21\] id.v(744) " "Inferred latch for \"reg2_o\[21\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[22\] id.v(744) " "Inferred latch for \"reg2_o\[22\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[23\] id.v(744) " "Inferred latch for \"reg2_o\[23\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[24\] id.v(744) " "Inferred latch for \"reg2_o\[24\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[25\] id.v(744) " "Inferred latch for \"reg2_o\[25\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[26\] id.v(744) " "Inferred latch for \"reg2_o\[26\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[27\] id.v(744) " "Inferred latch for \"reg2_o\[27\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[28\] id.v(744) " "Inferred latch for \"reg2_o\[28\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[29\] id.v(744) " "Inferred latch for \"reg2_o\[29\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[30\] id.v(744) " "Inferred latch for \"reg2_o\[30\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_o\[31\] id.v(744) " "Inferred latch for \"reg2_o\[31\]\" at id.v(744)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 744 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[0\] id.v(722) " "Inferred latch for \"reg1_o\[0\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[1\] id.v(722) " "Inferred latch for \"reg1_o\[1\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[2\] id.v(722) " "Inferred latch for \"reg1_o\[2\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[3\] id.v(722) " "Inferred latch for \"reg1_o\[3\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[4\] id.v(722) " "Inferred latch for \"reg1_o\[4\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[5\] id.v(722) " "Inferred latch for \"reg1_o\[5\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[6\] id.v(722) " "Inferred latch for \"reg1_o\[6\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[7\] id.v(722) " "Inferred latch for \"reg1_o\[7\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[8\] id.v(722) " "Inferred latch for \"reg1_o\[8\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[9\] id.v(722) " "Inferred latch for \"reg1_o\[9\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[10\] id.v(722) " "Inferred latch for \"reg1_o\[10\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[11\] id.v(722) " "Inferred latch for \"reg1_o\[11\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[12\] id.v(722) " "Inferred latch for \"reg1_o\[12\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[13\] id.v(722) " "Inferred latch for \"reg1_o\[13\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[14\] id.v(722) " "Inferred latch for \"reg1_o\[14\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[15\] id.v(722) " "Inferred latch for \"reg1_o\[15\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[16\] id.v(722) " "Inferred latch for \"reg1_o\[16\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[17\] id.v(722) " "Inferred latch for \"reg1_o\[17\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[18\] id.v(722) " "Inferred latch for \"reg1_o\[18\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[19\] id.v(722) " "Inferred latch for \"reg1_o\[19\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[20\] id.v(722) " "Inferred latch for \"reg1_o\[20\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[21\] id.v(722) " "Inferred latch for \"reg1_o\[21\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[22\] id.v(722) " "Inferred latch for \"reg1_o\[22\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[23\] id.v(722) " "Inferred latch for \"reg1_o\[23\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[24\] id.v(722) " "Inferred latch for \"reg1_o\[24\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[25\] id.v(722) " "Inferred latch for \"reg1_o\[25\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[26\] id.v(722) " "Inferred latch for \"reg1_o\[26\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[27\] id.v(722) " "Inferred latch for \"reg1_o\[27\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[28\] id.v(722) " "Inferred latch for \"reg1_o\[28\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[29\] id.v(722) " "Inferred latch for \"reg1_o\[29\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[30\] id.v(722) " "Inferred latch for \"reg1_o\[30\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_o\[31\] id.v(722) " "Inferred latch for \"reg1_o\[31\]\" at id.v(722)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/id.v" 722 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070034 "|openmips_min_sopc|openmips:openmips0|id:id0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile openmips:openmips0\|regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"openmips:openmips0\|regfile:regfile1\"" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" "regfile1" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475490070178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex openmips:openmips0\|id_ex:id_ex0 " "Elaborating entity \"id_ex\" for hierarchy \"openmips:openmips0\|id_ex:id_ex0\"" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" "id_ex0" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475490070372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex openmips:openmips0\|ex:ex0 " "Elaborating entity \"ex\" for hierarchy \"openmips:openmips0\|ex:ex0\"" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" "ex0" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475490070404 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hilo_temp_o ex.v(351) " "Verilog HDL Always Construct warning at ex.v(351): inferring latch(es) for variable \"hilo_temp_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475490070435 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_o ex.v(351) " "Verilog HDL Always Construct warning at ex.v(351): inferring latch(es) for variable \"cnt_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475490070435 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stallreq_for_madd_msub ex.v(351) " "Verilog HDL Always Construct warning at ex.v(351): inferring latch(es) for variable \"stallreq_for_madd_msub\", which holds its previous value in one or more paths through the always construct" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475490070435 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hilo_temp1 ex.v(351) " "Verilog HDL Always Construct warning at ex.v(351): inferring latch(es) for variable \"hilo_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475490070435 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cp0_reg_read_addr_o ex.v(457) " "Verilog HDL Always Construct warning at ex.v(457): inferring latch(es) for variable \"cp0_reg_read_addr_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 457 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475490070452 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_reg_read_addr_o\[0\] ex.v(457) " "Inferred latch for \"cp0_reg_read_addr_o\[0\]\" at ex.v(457)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 457 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_reg_read_addr_o\[1\] ex.v(457) " "Inferred latch for \"cp0_reg_read_addr_o\[1\]\" at ex.v(457)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 457 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_reg_read_addr_o\[2\] ex.v(457) " "Inferred latch for \"cp0_reg_read_addr_o\[2\]\" at ex.v(457)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 457 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_reg_read_addr_o\[3\] ex.v(457) " "Inferred latch for \"cp0_reg_read_addr_o\[3\]\" at ex.v(457)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 457 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_reg_read_addr_o\[4\] ex.v(457) " "Inferred latch for \"cp0_reg_read_addr_o\[4\]\" at ex.v(457)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 457 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[0\] ex.v(351) " "Inferred latch for \"hilo_temp1\[0\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[1\] ex.v(351) " "Inferred latch for \"hilo_temp1\[1\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[2\] ex.v(351) " "Inferred latch for \"hilo_temp1\[2\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[3\] ex.v(351) " "Inferred latch for \"hilo_temp1\[3\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[4\] ex.v(351) " "Inferred latch for \"hilo_temp1\[4\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[5\] ex.v(351) " "Inferred latch for \"hilo_temp1\[5\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[6\] ex.v(351) " "Inferred latch for \"hilo_temp1\[6\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[7\] ex.v(351) " "Inferred latch for \"hilo_temp1\[7\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[8\] ex.v(351) " "Inferred latch for \"hilo_temp1\[8\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[9\] ex.v(351) " "Inferred latch for \"hilo_temp1\[9\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[10\] ex.v(351) " "Inferred latch for \"hilo_temp1\[10\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[11\] ex.v(351) " "Inferred latch for \"hilo_temp1\[11\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[12\] ex.v(351) " "Inferred latch for \"hilo_temp1\[12\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[13\] ex.v(351) " "Inferred latch for \"hilo_temp1\[13\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[14\] ex.v(351) " "Inferred latch for \"hilo_temp1\[14\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[15\] ex.v(351) " "Inferred latch for \"hilo_temp1\[15\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[16\] ex.v(351) " "Inferred latch for \"hilo_temp1\[16\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[17\] ex.v(351) " "Inferred latch for \"hilo_temp1\[17\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[18\] ex.v(351) " "Inferred latch for \"hilo_temp1\[18\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[19\] ex.v(351) " "Inferred latch for \"hilo_temp1\[19\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[20\] ex.v(351) " "Inferred latch for \"hilo_temp1\[20\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[21\] ex.v(351) " "Inferred latch for \"hilo_temp1\[21\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[22\] ex.v(351) " "Inferred latch for \"hilo_temp1\[22\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[23\] ex.v(351) " "Inferred latch for \"hilo_temp1\[23\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[24\] ex.v(351) " "Inferred latch for \"hilo_temp1\[24\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[25\] ex.v(351) " "Inferred latch for \"hilo_temp1\[25\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[26\] ex.v(351) " "Inferred latch for \"hilo_temp1\[26\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[27\] ex.v(351) " "Inferred latch for \"hilo_temp1\[27\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[28\] ex.v(351) " "Inferred latch for \"hilo_temp1\[28\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[29\] ex.v(351) " "Inferred latch for \"hilo_temp1\[29\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[30\] ex.v(351) " "Inferred latch for \"hilo_temp1\[30\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[31\] ex.v(351) " "Inferred latch for \"hilo_temp1\[31\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[32\] ex.v(351) " "Inferred latch for \"hilo_temp1\[32\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[33\] ex.v(351) " "Inferred latch for \"hilo_temp1\[33\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[34\] ex.v(351) " "Inferred latch for \"hilo_temp1\[34\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[35\] ex.v(351) " "Inferred latch for \"hilo_temp1\[35\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[36\] ex.v(351) " "Inferred latch for \"hilo_temp1\[36\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[37\] ex.v(351) " "Inferred latch for \"hilo_temp1\[37\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[38\] ex.v(351) " "Inferred latch for \"hilo_temp1\[38\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[39\] ex.v(351) " "Inferred latch for \"hilo_temp1\[39\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[40\] ex.v(351) " "Inferred latch for \"hilo_temp1\[40\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[41\] ex.v(351) " "Inferred latch for \"hilo_temp1\[41\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[42\] ex.v(351) " "Inferred latch for \"hilo_temp1\[42\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[43\] ex.v(351) " "Inferred latch for \"hilo_temp1\[43\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[44\] ex.v(351) " "Inferred latch for \"hilo_temp1\[44\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[45\] ex.v(351) " "Inferred latch for \"hilo_temp1\[45\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[46\] ex.v(351) " "Inferred latch for \"hilo_temp1\[46\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[47\] ex.v(351) " "Inferred latch for \"hilo_temp1\[47\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[48\] ex.v(351) " "Inferred latch for \"hilo_temp1\[48\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[49\] ex.v(351) " "Inferred latch for \"hilo_temp1\[49\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[50\] ex.v(351) " "Inferred latch for \"hilo_temp1\[50\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[51\] ex.v(351) " "Inferred latch for \"hilo_temp1\[51\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[52\] ex.v(351) " "Inferred latch for \"hilo_temp1\[52\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[53\] ex.v(351) " "Inferred latch for \"hilo_temp1\[53\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[54\] ex.v(351) " "Inferred latch for \"hilo_temp1\[54\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[55\] ex.v(351) " "Inferred latch for \"hilo_temp1\[55\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[56\] ex.v(351) " "Inferred latch for \"hilo_temp1\[56\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[57\] ex.v(351) " "Inferred latch for \"hilo_temp1\[57\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[58\] ex.v(351) " "Inferred latch for \"hilo_temp1\[58\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[59\] ex.v(351) " "Inferred latch for \"hilo_temp1\[59\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[60\] ex.v(351) " "Inferred latch for \"hilo_temp1\[60\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[61\] ex.v(351) " "Inferred latch for \"hilo_temp1\[61\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[62\] ex.v(351) " "Inferred latch for \"hilo_temp1\[62\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp1\[63\] ex.v(351) " "Inferred latch for \"hilo_temp1\[63\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stallreq_for_madd_msub ex.v(351) " "Inferred latch for \"stallreq_for_madd_msub\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_o\[0\] ex.v(351) " "Inferred latch for \"cnt_o\[0\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_o\[1\] ex.v(351) " "Inferred latch for \"cnt_o\[1\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[0\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[0\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[1\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[1\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[2\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[2\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[3\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[3\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[4\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[4\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[5\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[5\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[6\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[6\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[7\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[7\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[8\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[8\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070468 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[9\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[9\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[10\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[10\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[11\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[11\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[12\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[12\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[13\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[13\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[14\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[14\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[15\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[15\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[16\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[16\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[17\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[17\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[18\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[18\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[19\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[19\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[20\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[20\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[21\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[21\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[22\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[22\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[23\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[23\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[24\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[24\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[25\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[25\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[26\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[26\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[27\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[27\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[28\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[28\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[29\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[29\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[30\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[30\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[31\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[31\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[32\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[32\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[33\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[33\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[34\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[34\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[35\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[35\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[36\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[36\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[37\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[37\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[38\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[38\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[39\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[39\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[40\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[40\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[41\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[41\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[42\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[42\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[43\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[43\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[44\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[44\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[45\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[45\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[46\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[46\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[47\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[47\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[48\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[48\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[49\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[49\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[50\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[50\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[51\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[51\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[52\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[52\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[53\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[53\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[54\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[54\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[55\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[55\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[56\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[56\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[57\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[57\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[58\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[58\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[59\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[59\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[60\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[60\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[61\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[61\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[62\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[62\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hilo_temp_o\[63\] ex.v(351) " "Inferred latch for \"hilo_temp_o\[63\]\" at ex.v(351)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ex.v" 351 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070484 "|openmips_min_sopc|openmips:openmips0|ex:ex0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem openmips:openmips0\|ex_mem:ex_mem0 " "Elaborating entity \"ex_mem\" for hierarchy \"openmips:openmips0\|ex_mem:ex_mem0\"" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" "ex_mem0" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475490070562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem openmips:openmips0\|mem:mem0 " "Elaborating entity \"mem\" for hierarchy \"openmips:openmips0\|mem:mem0\"" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" "mem0" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475490070608 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_data_o mem.v(137) " "Verilog HDL Always Construct warning at mem.v(137): inferring latch(es) for variable \"mem_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475490070624 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cp0_cause mem.v(461) " "Verilog HDL Always Construct warning at mem.v(461): inferring latch(es) for variable \"cp0_cause\", which holds its previous value in one or more paths through the always construct" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 461 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475490070624 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[10\] mem.v(461) " "Inferred latch for \"cp0_cause\[10\]\" at mem.v(461)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 461 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070624 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[11\] mem.v(461) " "Inferred latch for \"cp0_cause\[11\]\" at mem.v(461)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 461 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070624 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[12\] mem.v(461) " "Inferred latch for \"cp0_cause\[12\]\" at mem.v(461)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 461 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070624 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[13\] mem.v(461) " "Inferred latch for \"cp0_cause\[13\]\" at mem.v(461)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 461 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070624 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[14\] mem.v(461) " "Inferred latch for \"cp0_cause\[14\]\" at mem.v(461)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 461 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070624 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cp0_cause\[15\] mem.v(461) " "Inferred latch for \"cp0_cause\[15\]\" at mem.v(461)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 461 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070624 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[0\] mem.v(137) " "Inferred latch for \"mem_data_o\[0\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[1\] mem.v(137) " "Inferred latch for \"mem_data_o\[1\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[2\] mem.v(137) " "Inferred latch for \"mem_data_o\[2\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[3\] mem.v(137) " "Inferred latch for \"mem_data_o\[3\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[4\] mem.v(137) " "Inferred latch for \"mem_data_o\[4\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[5\] mem.v(137) " "Inferred latch for \"mem_data_o\[5\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[6\] mem.v(137) " "Inferred latch for \"mem_data_o\[6\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[7\] mem.v(137) " "Inferred latch for \"mem_data_o\[7\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[8\] mem.v(137) " "Inferred latch for \"mem_data_o\[8\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[9\] mem.v(137) " "Inferred latch for \"mem_data_o\[9\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[10\] mem.v(137) " "Inferred latch for \"mem_data_o\[10\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[11\] mem.v(137) " "Inferred latch for \"mem_data_o\[11\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[12\] mem.v(137) " "Inferred latch for \"mem_data_o\[12\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[13\] mem.v(137) " "Inferred latch for \"mem_data_o\[13\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[14\] mem.v(137) " "Inferred latch for \"mem_data_o\[14\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[15\] mem.v(137) " "Inferred latch for \"mem_data_o\[15\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[16\] mem.v(137) " "Inferred latch for \"mem_data_o\[16\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[17\] mem.v(137) " "Inferred latch for \"mem_data_o\[17\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[18\] mem.v(137) " "Inferred latch for \"mem_data_o\[18\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[19\] mem.v(137) " "Inferred latch for \"mem_data_o\[19\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[20\] mem.v(137) " "Inferred latch for \"mem_data_o\[20\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[21\] mem.v(137) " "Inferred latch for \"mem_data_o\[21\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[22\] mem.v(137) " "Inferred latch for \"mem_data_o\[22\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[23\] mem.v(137) " "Inferred latch for \"mem_data_o\[23\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[24\] mem.v(137) " "Inferred latch for \"mem_data_o\[24\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[25\] mem.v(137) " "Inferred latch for \"mem_data_o\[25\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[26\] mem.v(137) " "Inferred latch for \"mem_data_o\[26\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[27\] mem.v(137) " "Inferred latch for \"mem_data_o\[27\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[28\] mem.v(137) " "Inferred latch for \"mem_data_o\[28\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[29\] mem.v(137) " "Inferred latch for \"mem_data_o\[29\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[30\] mem.v(137) " "Inferred latch for \"mem_data_o\[30\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_data_o\[31\] mem.v(137) " "Inferred latch for \"mem_data_o\[31\]\" at mem.v(137)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/mem.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070640 "|openmips_min_sopc|openmips:openmips0|mem:mem0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb openmips:openmips0\|mem_wb:mem_wb0 " "Elaborating entity \"mem_wb\" for hierarchy \"openmips:openmips0\|mem_wb:mem_wb0\"" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" "mem_wb0" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475490070664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hilo_reg openmips:openmips0\|hilo_reg:hilo_reg0 " "Elaborating entity \"hilo_reg\" for hierarchy \"openmips:openmips0\|hilo_reg:hilo_reg0\"" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" "hilo_reg0" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475490070680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl openmips:openmips0\|ctrl:ctrl0 " "Elaborating entity \"ctrl\" for hierarchy \"openmips:openmips0\|ctrl:ctrl0\"" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" "ctrl0" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ctrl.v(62) " "Verilog HDL Case Statement warning at ctrl.v(62): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 62 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "new_pc ctrl.v(55) " "Verilog HDL Always Construct warning at ctrl.v(55): inferring latch(es) for variable \"new_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[0\] ctrl.v(55) " "Inferred latch for \"new_pc\[0\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[1\] ctrl.v(55) " "Inferred latch for \"new_pc\[1\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[2\] ctrl.v(55) " "Inferred latch for \"new_pc\[2\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[3\] ctrl.v(55) " "Inferred latch for \"new_pc\[3\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[4\] ctrl.v(55) " "Inferred latch for \"new_pc\[4\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[5\] ctrl.v(55) " "Inferred latch for \"new_pc\[5\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[6\] ctrl.v(55) " "Inferred latch for \"new_pc\[6\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[7\] ctrl.v(55) " "Inferred latch for \"new_pc\[7\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[8\] ctrl.v(55) " "Inferred latch for \"new_pc\[8\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[9\] ctrl.v(55) " "Inferred latch for \"new_pc\[9\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[10\] ctrl.v(55) " "Inferred latch for \"new_pc\[10\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[11\] ctrl.v(55) " "Inferred latch for \"new_pc\[11\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[12\] ctrl.v(55) " "Inferred latch for \"new_pc\[12\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[13\] ctrl.v(55) " "Inferred latch for \"new_pc\[13\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[14\] ctrl.v(55) " "Inferred latch for \"new_pc\[14\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[15\] ctrl.v(55) " "Inferred latch for \"new_pc\[15\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[16\] ctrl.v(55) " "Inferred latch for \"new_pc\[16\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[17\] ctrl.v(55) " "Inferred latch for \"new_pc\[17\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[18\] ctrl.v(55) " "Inferred latch for \"new_pc\[18\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[19\] ctrl.v(55) " "Inferred latch for \"new_pc\[19\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[20\] ctrl.v(55) " "Inferred latch for \"new_pc\[20\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[21\] ctrl.v(55) " "Inferred latch for \"new_pc\[21\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[22\] ctrl.v(55) " "Inferred latch for \"new_pc\[22\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[23\] ctrl.v(55) " "Inferred latch for \"new_pc\[23\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[24\] ctrl.v(55) " "Inferred latch for \"new_pc\[24\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[25\] ctrl.v(55) " "Inferred latch for \"new_pc\[25\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[26\] ctrl.v(55) " "Inferred latch for \"new_pc\[26\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[27\] ctrl.v(55) " "Inferred latch for \"new_pc\[27\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[28\] ctrl.v(55) " "Inferred latch for \"new_pc\[28\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[29\] ctrl.v(55) " "Inferred latch for \"new_pc\[29\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[30\] ctrl.v(55) " "Inferred latch for \"new_pc\[30\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "new_pc\[31\] ctrl.v(55) " "Inferred latch for \"new_pc\[31\]\" at ctrl.v(55)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/ctrl.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 "|openmips_min_sopc|openmips:openmips0|ctrl:ctrl0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div openmips:openmips0\|div:div0 " "Elaborating entity \"div\" for hierarchy \"openmips:openmips0\|div:div0\"" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" "div0" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475490070695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 div.v(105) " "Verilog HDL assignment warning at div.v(105): truncated value with size 32 to match size of target (6)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/div.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/div.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475490070711 "|openmips_min_sopc|openmips:openmips0|div:div0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LLbit_reg openmips:openmips0\|LLbit_reg:LLbit_reg0 " "Elaborating entity \"LLbit_reg\" for hierarchy \"openmips:openmips0\|LLbit_reg:LLbit_reg0\"" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" "LLbit_reg0" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475490070742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cp0_reg openmips:openmips0\|cp0_reg:cp0_reg0 " "Elaborating entity \"cp0_reg\" for hierarchy \"openmips:openmips0\|cp0_reg:cp0_reg0\"" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" "cp0_reg0" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475490070742 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "cp0_reg.v(111) " "Verilog HDL Case Statement warning at cp0_reg.v(111): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 111 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1475490070742 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_o cp0_reg.v(187) " "Verilog HDL Always Construct warning at cp0_reg.v(187): inferring latch(es) for variable \"data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1475490070742 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[0\] cp0_reg.v(187) " "Inferred latch for \"data_o\[0\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[1\] cp0_reg.v(187) " "Inferred latch for \"data_o\[1\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[2\] cp0_reg.v(187) " "Inferred latch for \"data_o\[2\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[3\] cp0_reg.v(187) " "Inferred latch for \"data_o\[3\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[4\] cp0_reg.v(187) " "Inferred latch for \"data_o\[4\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[5\] cp0_reg.v(187) " "Inferred latch for \"data_o\[5\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[6\] cp0_reg.v(187) " "Inferred latch for \"data_o\[6\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[7\] cp0_reg.v(187) " "Inferred latch for \"data_o\[7\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[8\] cp0_reg.v(187) " "Inferred latch for \"data_o\[8\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[9\] cp0_reg.v(187) " "Inferred latch for \"data_o\[9\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[10\] cp0_reg.v(187) " "Inferred latch for \"data_o\[10\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[11\] cp0_reg.v(187) " "Inferred latch for \"data_o\[11\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[12\] cp0_reg.v(187) " "Inferred latch for \"data_o\[12\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[13\] cp0_reg.v(187) " "Inferred latch for \"data_o\[13\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[14\] cp0_reg.v(187) " "Inferred latch for \"data_o\[14\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[15\] cp0_reg.v(187) " "Inferred latch for \"data_o\[15\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[16\] cp0_reg.v(187) " "Inferred latch for \"data_o\[16\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[17\] cp0_reg.v(187) " "Inferred latch for \"data_o\[17\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[18\] cp0_reg.v(187) " "Inferred latch for \"data_o\[18\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[19\] cp0_reg.v(187) " "Inferred latch for \"data_o\[19\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[20\] cp0_reg.v(187) " "Inferred latch for \"data_o\[20\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[21\] cp0_reg.v(187) " "Inferred latch for \"data_o\[21\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[22\] cp0_reg.v(187) " "Inferred latch for \"data_o\[22\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[23\] cp0_reg.v(187) " "Inferred latch for \"data_o\[23\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[24\] cp0_reg.v(187) " "Inferred latch for \"data_o\[24\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[25\] cp0_reg.v(187) " "Inferred latch for \"data_o\[25\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[26\] cp0_reg.v(187) " "Inferred latch for \"data_o\[26\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[27\] cp0_reg.v(187) " "Inferred latch for \"data_o\[27\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[28\] cp0_reg.v(187) " "Inferred latch for \"data_o\[28\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[29\] cp0_reg.v(187) " "Inferred latch for \"data_o\[29\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[30\] cp0_reg.v(187) " "Inferred latch for \"data_o\[30\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_o\[31\] cp0_reg.v(187) " "Inferred latch for \"data_o\[31\]\" at cp0_reg.v(187)" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/cp0_reg.v" 187 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1475490070758 "|openmips_min_sopc|openmips:openmips0|cp0_reg:cp0_reg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom inst_rom:inst_rom0 " "Elaborating entity \"inst_rom\" for hierarchy \"inst_rom:inst_rom0\"" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips_min_sopc.v" "inst_rom0" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips_min_sopc.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475490070789 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "72 0 131070 inst_rom.v(46) " "Verilog HDL warning at inst_rom.v(46): number of words (72) in memory file does not match the number of elements in the address range \[0:131070\]" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/inst_rom.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/inst_rom.v" 46 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1475490073220 "|openmips_min_sopc|inst_rom:inst_rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.data_a 0 inst_rom.v(44) " "Net \"inst_mem.data_a\" at inst_rom.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/inst_rom.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/inst_rom.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1475491742419 "|openmips_min_sopc|inst_rom:inst_rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.waddr_a 0 inst_rom.v(44) " "Net \"inst_mem.waddr_a\" at inst_rom.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/inst_rom.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/inst_rom.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1475491742419 "|openmips_min_sopc|inst_rom:inst_rom0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.we_a 0 inst_rom.v(44) " "Net \"inst_mem.we_a\" at inst_rom.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/inst_rom.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/inst_rom.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1475491742451 "|openmips_min_sopc|inst_rom:inst_rom0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram data_ram:data_ram0 " "Elaborating entity \"data_ram\" for hierarchy \"data_ram:data_ram0\"" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips_min_sopc.v" "data_ram0" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips_min_sopc.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475491742729 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_ram:data_ram0\|data_mem0 " "RAM logic \"data_ram:data_ram0\|data_mem0\" is uninferred due to asynchronous read logic" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/data_ram.v" "data_mem0" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/data_ram.v" 47 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1475491750287 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_ram:data_ram0\|data_mem1 " "RAM logic \"data_ram:data_ram0\|data_mem1\" is uninferred due to asynchronous read logic" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/data_ram.v" "data_mem1" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/data_ram.v" 48 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1475491750287 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_ram:data_ram0\|data_mem2 " "RAM logic \"data_ram:data_ram0\|data_mem2\" is uninferred due to asynchronous read logic" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/data_ram.v" "data_mem2" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/data_ram.v" 49 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1475491750287 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "data_ram:data_ram0\|data_mem3 " "RAM logic \"data_ram:data_ram0\|data_mem3\" is uninferred due to asynchronous read logic" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/data_ram.v" "data_mem3" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/data_ram.v" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1475491750287 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "openmips:openmips0\|regfile:regfile1\|regs " "RAM logic \"openmips:openmips0\|regfile:regfile1\|regs\" is uninferred due to asynchronous read logic" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/regfile.v" "regs" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/regfile.v" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1475491750287 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1475491750287 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "131072 131071 D:/openmips_min_sopc2/db/openmips_min_sopc.ram0_inst_rom_ca4a952.hdl.mif " "Memory depth (131072) in the design file differs from memory depth (131071) in the Memory Initialization File \"D:/openmips_min_sopc2/db/openmips_min_sopc.ram0_inst_rom_ca4a952.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1475491751660 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/openmips_min_sopc2/db/openmips_min_sopc.ram0_inst_rom_ca4a952.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/openmips_min_sopc2/db/openmips_min_sopc.ram0_inst_rom_ca4a952.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1475491754093 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1475491772090 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1075 " "1075 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1475491772542 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/openmips_min_sopc2/output_files/openmips_min_sopc.map.smsg " "Generated suppressed messages file D:/openmips_min_sopc2/output_files/openmips_min_sopc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475491772924 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1475491773846 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475491773846 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips_min_sopc.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips_min_sopc.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475491775727 "|openmips_min_sopc|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips_min_sopc.v" "" { Text "D:/Users/user/Downloads/OpenMIPS/Code/Chapter11/openmips_min_sopc.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1475491775727 "|openmips_min_sopc|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1475491775727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1475491775727 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1475491775727 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1475491775727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1569 " "Peak virtual memory: 1569 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475491775774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 03 18:49:35 2016 " "Processing ended: Mon Oct 03 18:49:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475491775774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:28:36 " "Elapsed time: 00:28:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475491775774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:28:44 " "Total CPU time (on all processors): 00:28:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475491775774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1475491775774 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1475491780895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475491780898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 03 18:49:37 2016 " "Processing started: Mon Oct 03 18:49:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475491780898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1475491780898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off openmips_min_sopc -c openmips_min_sopc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off openmips_min_sopc -c openmips_min_sopc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1475491780898 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1475491781036 ""}
{ "Info" "0" "" "Project  = openmips_min_sopc" {  } {  } 0 0 "Project  = openmips_min_sopc" 0 0 "Fitter" 0 0 1475491781036 ""}
{ "Info" "0" "" "Revision = openmips_min_sopc" {  } {  } 0 0 "Revision = openmips_min_sopc" 0 0 "Fitter" 0 0 1475491781036 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1475491781364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1475491781364 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "openmips_min_sopc 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"openmips_min_sopc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1475491781458 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1475491781706 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1475491781706 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1475491782633 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1475491783433 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1475491785060 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1475491785670 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1475491795625 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475491795771 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1475491796093 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1475491796093 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1475491796093 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1475491796093 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1475491796093 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1475491796093 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1475491796109 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1475491796109 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1475491796109 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475491796187 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "openmips_min_sopc.sdc " "Synopsys Design Constraints File file not found: 'openmips_min_sopc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1475491804594 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1475491804609 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1475491804609 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1475491804609 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1475491804609 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1475491804609 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1475491804609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1475491804769 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1475491805136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475491806649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1475491807234 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1475491807624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475491807624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1475491808501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "D:/openmips_min_sopc2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1475491815078 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1475491815078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1475491815362 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1475491815362 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1475491815362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475491815362 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1475491817355 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1475491817449 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1475491818218 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1475491818218 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1475491818764 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1475491820198 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/openmips_min_sopc2/output_files/openmips_min_sopc.fit.smsg " "Generated suppressed messages file D:/openmips_min_sopc2/output_files/openmips_min_sopc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1475491820816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2711 " "Peak virtual memory: 2711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475491821664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 03 18:50:21 2016 " "Processing ended: Mon Oct 03 18:50:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475491821664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475491821664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475491821664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1475491821664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1475491826228 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475491826228 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 03 18:50:26 2016 " "Processing started: Mon Oct 03 18:50:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475491826228 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1475491826228 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off openmips_min_sopc -c openmips_min_sopc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off openmips_min_sopc -c openmips_min_sopc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1475491826228 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1475491826955 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1475491836500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "878 " "Peak virtual memory: 878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475491837442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 03 18:50:37 2016 " "Processing ended: Mon Oct 03 18:50:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475491837442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475491837442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475491837442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1475491837442 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1475491838488 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1475491839292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475491839292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 03 18:50:38 2016 " "Processing started: Mon Oct 03 18:50:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475491839292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491839292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta openmips_min_sopc -c openmips_min_sopc " "Command: quartus_sta openmips_min_sopc -c openmips_min_sopc" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491839292 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1475491839559 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491840272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491840272 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491840335 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491840335 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "openmips_min_sopc.sdc " "Synopsys Design Constraints File file not found: 'openmips_min_sopc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491840994 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491840994 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491840994 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491840994 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491840994 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491840994 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1475491840994 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491841042 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1475491841057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491841057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491841073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491841073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491841073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491841073 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491841073 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1475491841073 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491841106 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491841955 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842014 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842014 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842014 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842014 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1475491842014 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842262 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842749 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842771 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842771 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842771 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842771 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1475491842771 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842942 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842942 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842942 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491842944 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491843514 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491843514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1189 " "Peak virtual memory: 1189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475491843576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 03 18:50:43 2016 " "Processing ended: Mon Oct 03 18:50:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475491843576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475491843576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475491843576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491843576 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus Prime Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1475491844351 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1475495881553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475495881553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 03 19:58:01 2016 " "Processing started: Mon Oct 03 19:58:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475495881553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1475495881553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp openmips_min_sopc -c openmips_min_sopc --netlist_type=sgate " "Command: quartus_npp openmips_min_sopc -c openmips_min_sopc --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1475495881553 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1475495881725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475495882467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 03 19:58:02 2016 " "Processing ended: Mon Oct 03 19:58:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475495882467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475495882467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475495882467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1475495882467 ""}
