#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fc745683690 .scope module, "nb_bit_mul_tb" "nb_bit_mul_tb" 2 23;
 .timescale -9 -12;
P_0x7fc74560e3d0 .param/l "_BIT_DEPTH" 0 2 25, +C4<00000000000000000000000000100000>;
v0x7fc746422880_0 .var "a_in", 31 0;
v0x7fc746422950_0 .var "b_in", 31 0;
v0x7fc746422a00_0 .net "c_out", 63 0, L_0x7fc746fa0440;  1 drivers
v0x7fc746422ad0_0 .var "clk", 0 0;
S_0x7fc745686790 .scope module, "n_bit_mul" "n_bit_mul" 2 38, 3 23 0, S_0x7fc745683690;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 64 "c";
P_0x7fc7456fb6d0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000100000>;
v0x7fc746421e00_0 .net "a", 31 0, v0x7fc746422880_0;  1 drivers
v0x7fc746421ec0_0 .net "b", 31 0, v0x7fc746422950_0;  1 drivers
v0x7fc746421f60_0 .net "c", 63 0, L_0x7fc746fa0440;  alias, 1 drivers
v0x7fc746422010_0 .net "concat1", 31 0, L_0x7fc746f9fb10;  1 drivers
v0x7fc7464220c0_0 .net "concat2", 47 0, L_0x7fc746f9fd30;  1 drivers
v0x7fc7464221b0_0 .net "concat3", 47 0, L_0x7fc746f9fdd0;  1 drivers
v0x7fc746422260_0 .net "concat4", 47 0, L_0x7fc746fa0090;  1 drivers
v0x7fc746422310_0 .net "mul_00", 31 0, L_0x7fc7465cdc40;  1 drivers
v0x7fc7464223b0_0 .net "mul_01", 31 0, L_0x7fc746f35a60;  1 drivers
v0x7fc7464224f0_0 .net "mul_10", 31 0, L_0x7fc746550ad0;  1 drivers
v0x7fc7464225b0_0 .net "mul_11", 31 0, L_0x7fc746f9f710;  1 drivers
v0x7fc746422670_0 .net "sum_temp1", 31 0, L_0x7fc746f9fbf0;  1 drivers
v0x7fc746422700_0 .net "sum_temp2", 47 0, L_0x7fc746f9fed0;  1 drivers
v0x7fc746422790_0 .net "sum_temp3", 47 0, L_0x7fc746fa0170;  1 drivers
L_0x7fc7465cd8c0 .part v0x7fc746422880_0, 0, 16;
L_0x7fc7465cc8e0 .part v0x7fc746422950_0, 0, 16;
L_0x7fc746550900 .part v0x7fc746422880_0, 16, 16;
L_0x7fc7465509a0 .part v0x7fc746422950_0, 0, 16;
L_0x7fc746f35bf0 .part v0x7fc746422880_0, 0, 16;
L_0x7fc746f35d10 .part v0x7fc746422950_0, 16, 16;
L_0x7fc746f9f8a0 .part v0x7fc746422880_0, 16, 16;
L_0x7fc746f9f980 .part v0x7fc746422950_0, 16, 16;
L_0x7fc746f9fa20 .part L_0x7fc7465cdc40, 16, 16;
L_0x7fc746f9fbf0 .arith/sum 32, L_0x7fc746550ad0, L_0x7fc746f9fb10;
L_0x7fc746f9fed0 .arith/sum 48, L_0x7fc746f9fd30, L_0x7fc746f9fdd0;
L_0x7fc746fa0170 .arith/sum 48, L_0x7fc746fa0090, L_0x7fc746f9fed0;
L_0x7fc746fa02b0 .part L_0x7fc7465cdc40, 0, 16;
L_0x7fc746fa0440 .concat8 [ 16 48 0 0], L_0x7fc746fa02b0, L_0x7fc746fa0520;
S_0x7fc74567fb90 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc745686790;
 .timescale -9 -12;
L_0x7fc746fa0520 .functor BUFZ 48, L_0x7fc746fa0170, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v0x7fc7464218d0_0 .net *"_ivl_10", 15 0, L_0x7fc746f9fa20;  1 drivers
L_0x7fc746e05ed0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc746421990_0 .net/2u *"_ivl_13", 15 0, L_0x7fc746e05ed0;  1 drivers
L_0x7fc746e05f18 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc746421a40_0 .net/2u *"_ivl_17", 15 0, L_0x7fc746e05f18;  1 drivers
L_0x7fc746e05f60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc746421b00_0 .net/2u *"_ivl_21", 15 0, L_0x7fc746e05f60;  1 drivers
v0x7fc746421bb0_0 .net *"_ivl_25", 15 0, L_0x7fc746fa02b0;  1 drivers
v0x7fc746421ca0_0 .net *"_ivl_27", 47 0, L_0x7fc746fa0520;  1 drivers
L_0x7fc746e05e88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc746421d50_0 .net/2u *"_ivl_8", 15 0, L_0x7fc746e05e88;  1 drivers
L_0x7fc746f9fb10 .concat [ 16 16 0 0], L_0x7fc746f9fa20, L_0x7fc746e05e88;
L_0x7fc746f9fd30 .concat [ 32 16 0 0], L_0x7fc746f35a60, L_0x7fc746e05ed0;
L_0x7fc746f9fdd0 .concat [ 16 32 0 0], L_0x7fc746e05f18, L_0x7fc746f9f710;
L_0x7fc746fa0090 .concat [ 32 16 0 0], L_0x7fc746f9fbf0, L_0x7fc746e05f60;
S_0x7fc745668d00 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc74567fb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x7fc7456fa4b0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000010000>;
v0x7fc745664520_0 .net "a", 15 0, L_0x7fc7465cd8c0;  1 drivers
v0x7fc7456645b0_0 .net "b", 15 0, L_0x7fc7465cc8e0;  1 drivers
v0x7fc745664640_0 .net "c", 31 0, L_0x7fc7465cdc40;  alias, 1 drivers
v0x7fc7456646d0_0 .net "concat1", 15 0, L_0x7fc7465d8060;  1 drivers
v0x7fc745664760_0 .net "concat2", 23 0, L_0x7fc7465d32e0;  1 drivers
v0x7fc745631230_0 .net "concat3", 23 0, L_0x7fc7465d0b00;  1 drivers
v0x7fc7456312c0_0 .net "concat4", 23 0, L_0x7fc7465cfe70;  1 drivers
v0x7fc745631350_0 .net "mul_00", 15 0, L_0x7fc74643d750;  1 drivers
v0x7fc7456313e0_0 .net "mul_01", 15 0, L_0x7fc746197f90;  1 drivers
v0x7fc745631470_0 .net "mul_10", 15 0, L_0x7fc7464585b0;  1 drivers
v0x7fc7456fac50_0 .net "mul_11", 15 0, L_0x7fc7465e11d0;  1 drivers
v0x7fc7456face0_0 .net "sum_temp1", 15 0, L_0x7fc7465d6ef0;  1 drivers
v0x7fc7456fad70_0 .net "sum_temp2", 23 0, L_0x7fc7465ce3e0;  1 drivers
v0x7fc7456fae00_0 .net "sum_temp3", 23 0, L_0x7fc7465cfb00;  1 drivers
L_0x7fc74643d8e0 .part L_0x7fc7465cd8c0, 0, 8;
L_0x7fc74643d980 .part L_0x7fc7465cc8e0, 0, 8;
L_0x7fc746458740 .part L_0x7fc7465cd8c0, 8, 8;
L_0x7fc746458820 .part L_0x7fc7465cc8e0, 0, 8;
L_0x7fc7461c24d0 .part L_0x7fc7465cd8c0, 0, 8;
L_0x7fc74618a640 .part L_0x7fc7465cc8e0, 8, 8;
L_0x7fc7465e0330 .part L_0x7fc7465cd8c0, 8, 8;
L_0x7fc7465dffb0 .part L_0x7fc7465cc8e0, 8, 8;
L_0x7fc7465e0b90 .part L_0x7fc74643d750, 8, 8;
L_0x7fc7465d6ef0 .arith/sum 16, L_0x7fc7464585b0, L_0x7fc7465d8060;
L_0x7fc7465ce3e0 .arith/sum 24, L_0x7fc7465d32e0, L_0x7fc7465d0b00;
L_0x7fc7465cfb00 .arith/sum 24, L_0x7fc7465cfe70, L_0x7fc7465ce3e0;
L_0x7fc7465cf5d0 .part L_0x7fc74643d750, 0, 8;
L_0x7fc7465cdc40 .concat8 [ 8 24 0 0], L_0x7fc7465cf5d0, L_0x7fc7465cdce0;
S_0x7fc7456f6270 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc745668d00;
 .timescale -9 -12;
L_0x7fc7465cdce0 .functor BUFZ 24, L_0x7fc7465cfb00, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x7fc746c16cc0_0 .net *"_ivl_10", 7 0, L_0x7fc7465e0b90;  1 drivers
L_0x7fc746e016d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc746c16d50_0 .net/2u *"_ivl_13", 7 0, L_0x7fc746e016d0;  1 drivers
L_0x7fc746e01718 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc74566a790_0 .net/2u *"_ivl_17", 7 0, L_0x7fc746e01718;  1 drivers
L_0x7fc746e01760 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc74566a820_0 .net/2u *"_ivl_21", 7 0, L_0x7fc746e01760;  1 drivers
v0x7fc74566a8b0_0 .net *"_ivl_25", 7 0, L_0x7fc7465cf5d0;  1 drivers
v0x7fc74566a940_0 .net *"_ivl_27", 23 0, L_0x7fc7465cdce0;  1 drivers
L_0x7fc746e01688 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc74566a9d0_0 .net/2u *"_ivl_8", 7 0, L_0x7fc746e01688;  1 drivers
L_0x7fc7465d8060 .concat [ 8 8 0 0], L_0x7fc7465e0b90, L_0x7fc746e01688;
L_0x7fc7465d32e0 .concat [ 16 8 0 0], L_0x7fc746197f90, L_0x7fc746e016d0;
L_0x7fc7465d0b00 .concat [ 8 16 0 0], L_0x7fc746e01718, L_0x7fc7465e11d0;
L_0x7fc7465cfe70 .concat [ 16 8 0 0], L_0x7fc7465d6ef0, L_0x7fc746e01760;
S_0x7fc745664fa0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc7456f6270;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x7fc7456f1b90 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000001000>;
v0x7fc746c34ea0_0 .net "a", 7 0, L_0x7fc74643d8e0;  1 drivers
v0x7fc746c34b20_0 .net "b", 7 0, L_0x7fc74643d980;  1 drivers
v0x7fc746c35700_0 .net "c", 15 0, L_0x7fc74643d750;  alias, 1 drivers
v0x7fc746c300e0_0 .net "concat1", 7 0, L_0x7fc74643cf20;  1 drivers
v0x7fc746c2fd60_0 .net "concat2", 11 0, L_0x7fc74643d0a0;  1 drivers
v0x7fc746c2eec0_0 .net "concat3", 11 0, L_0x7fc74643d140;  1 drivers
v0x7fc746c2eb40_0 .net "concat4", 11 0, L_0x7fc74643d3a0;  1 drivers
v0x7fc746c2f720_0 .net "mul_00", 7 0, L_0x7fc746429110;  1 drivers
v0x7fc746c29760_0 .net "mul_01", 7 0, L_0x7fc7464361a0;  1 drivers
v0x7fc746c0b490_0 .net "mul_10", 7 0, L_0x7fc74642f970;  1 drivers
v0x7fc746c22fe0_0 .net "mul_11", 7 0, L_0x7fc74643c960;  1 drivers
v0x7fc746c171d0_0 .net "sum_temp1", 7 0, L_0x7fc74643cfc0;  1 drivers
v0x7fc746c22840_0 .net "sum_temp2", 11 0, L_0x7fc74643d1e0;  1 drivers
v0x7fc746c224c0_0 .net "sum_temp3", 11 0, L_0x7fc74643d480;  1 drivers
L_0x7fc7464292a0 .part L_0x7fc74643d8e0, 0, 4;
L_0x7fc746429340 .part L_0x7fc74643d980, 0, 4;
L_0x7fc74642fb00 .part L_0x7fc74643d8e0, 4, 4;
L_0x7fc74642fbe0 .part L_0x7fc74643d980, 0, 4;
L_0x7fc746436330 .part L_0x7fc74643d8e0, 0, 4;
L_0x7fc7464363d0 .part L_0x7fc74643d980, 4, 4;
L_0x7fc74643caf0 .part L_0x7fc74643d8e0, 4, 4;
L_0x7fc74643cc10 .part L_0x7fc74643d980, 4, 4;
L_0x7fc74643ce30 .part L_0x7fc746429110, 4, 4;
L_0x7fc74643cfc0 .arith/sum 8, L_0x7fc74642f970, L_0x7fc74643cf20;
L_0x7fc74643d1e0 .arith/sum 12, L_0x7fc74643d0a0, L_0x7fc74643d140;
L_0x7fc74643d480 .arith/sum 12, L_0x7fc74643d3a0, L_0x7fc74643d1e0;
L_0x7fc74643d5c0 .part L_0x7fc746429110, 0, 4;
L_0x7fc74643d750 .concat8 [ 4 12 0 0], L_0x7fc74643d5c0, L_0x7fc74643d830;
S_0x7fc7456baf40 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc745664fa0;
 .timescale -9 -12;
L_0x7fc74643d830 .functor BUFZ 12, L_0x7fc74643d480, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7fc746c3bce0_0 .net *"_ivl_10", 3 0, L_0x7fc74643ce30;  1 drivers
L_0x7fc746e004d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746c3ae40_0 .net/2u *"_ivl_13", 3 0, L_0x7fc746e004d0;  1 drivers
L_0x7fc746e00518 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746c3aac0_0 .net/2u *"_ivl_17", 3 0, L_0x7fc746e00518;  1 drivers
L_0x7fc746e00560 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746c3b6a0_0 .net/2u *"_ivl_21", 3 0, L_0x7fc746e00560;  1 drivers
v0x7fc746c3a0b0_0 .net *"_ivl_25", 3 0, L_0x7fc74643d5c0;  1 drivers
v0x7fc746c360c0_0 .net *"_ivl_27", 11 0, L_0x7fc74643d830;  1 drivers
L_0x7fc746e00488 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746c35d40_0 .net/2u *"_ivl_8", 3 0, L_0x7fc746e00488;  1 drivers
L_0x7fc74643cf20 .concat [ 4 4 0 0], L_0x7fc74643ce30, L_0x7fc746e00488;
L_0x7fc74643d0a0 .concat [ 8 4 0 0], L_0x7fc7464361a0, L_0x7fc746e004d0;
L_0x7fc74643d140 .concat [ 4 8 0 0], L_0x7fc746e00518, L_0x7fc74643c960;
L_0x7fc74643d3a0 .concat [ 8 4 0 0], L_0x7fc74643cfc0, L_0x7fc746e00560;
S_0x7fc745660280 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc7456baf40;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc7456f0970 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc7456b6d10_0 .net "a", 3 0, L_0x7fc7464292a0;  1 drivers
v0x7fc7456b6990_0 .net "b", 3 0, L_0x7fc746429340;  1 drivers
v0x7fc7456b5af0_0 .net "c", 7 0, L_0x7fc746429110;  alias, 1 drivers
v0x7fc7456b5770_0 .net "concat1", 3 0, L_0x7fc746428860;  1 drivers
v0x7fc7456b6350_0 .net "concat2", 5 0, L_0x7fc746428a40;  1 drivers
v0x7fc7456b0d70_0 .net "concat3", 5 0, L_0x7fc746428ae0;  1 drivers
v0x7fc7456b09f0_0 .net "concat4", 5 0, L_0x7fc746428d60;  1 drivers
v0x7fc7456afb50_0 .net "mul_00", 3 0, L_0x7fc746423fc0;  1 drivers
v0x7fc7456af7d0_0 .net "mul_01", 3 0, L_0x7fc746426d20;  1 drivers
v0x7fc7456b03b0_0 .net "mul_10", 3 0, L_0x7fc746425660;  1 drivers
v0x7fc7456aedc0_0 .net "mul_11", 3 0, L_0x7fc746428390;  1 drivers
v0x7fc7456aadd0_0 .net "sum_temp1", 3 0, L_0x7fc746428900;  1 drivers
v0x7fc7456aaa50_0 .net "sum_temp2", 5 0, L_0x7fc746428bc0;  1 drivers
v0x7fc7456a9bb0_0 .net "sum_temp3", 5 0, L_0x7fc746428e40;  1 drivers
L_0x7fc746424160 .part L_0x7fc7464292a0, 0, 2;
L_0x7fc746424200 .part L_0x7fc746429340, 0, 2;
L_0x7fc746425800 .part L_0x7fc7464292a0, 2, 2;
L_0x7fc7464258e0 .part L_0x7fc746429340, 0, 2;
L_0x7fc746426ec0 .part L_0x7fc7464292a0, 0, 2;
L_0x7fc746426f90 .part L_0x7fc746429340, 2, 2;
L_0x7fc746428530 .part L_0x7fc7464292a0, 2, 2;
L_0x7fc746428650 .part L_0x7fc746429340, 2, 2;
L_0x7fc746428770 .part L_0x7fc746423fc0, 2, 2;
L_0x7fc746428900 .arith/sum 4, L_0x7fc746425660, L_0x7fc746428860;
L_0x7fc746428bc0 .arith/sum 6, L_0x7fc746428a40, L_0x7fc746428ae0;
L_0x7fc746428e40 .arith/sum 6, L_0x7fc746428d60, L_0x7fc746428bc0;
L_0x7fc746428f80 .part L_0x7fc746423fc0, 0, 2;
L_0x7fc746429110 .concat8 [ 2 6 0 0], L_0x7fc746428f80, L_0x7fc7464291f0;
S_0x7fc74568f640 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc745660280;
 .timescale -9 -12;
L_0x7fc7464291f0 .functor BUFZ 6, L_0x7fc746428e40, C4<000000>, C4<000000>, C4<000000>;
v0x7fc7456c3390_0 .net *"_ivl_10", 1 0, L_0x7fc746428770;  1 drivers
L_0x7fc746e00050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7456c3010_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e00050;  1 drivers
L_0x7fc746e00098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7456c3bf0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e00098;  1 drivers
L_0x7fc746e000e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7456bdc30_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e000e0;  1 drivers
v0x7fc74569f920_0 .net *"_ivl_25", 1 0, L_0x7fc746428f80;  1 drivers
v0x7fc7456b74b0_0 .net *"_ivl_27", 5 0, L_0x7fc7464291f0;  1 drivers
L_0x7fc746e00008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7456ab6a0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e00008;  1 drivers
L_0x7fc746428860 .concat [ 2 2 0 0], L_0x7fc746428770, L_0x7fc746e00008;
L_0x7fc746428a40 .concat [ 4 2 0 0], L_0x7fc746426d20, L_0x7fc746e00050;
L_0x7fc746428ae0 .concat [ 2 4 0 0], L_0x7fc746e00098, L_0x7fc746428390;
L_0x7fc746428d60 .concat [ 4 2 0 0], L_0x7fc746428900, L_0x7fc746e000e0;
S_0x7fc745654490 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc74568f640;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7456ebbf0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc74694bd80_0 .net "a", 1 0, L_0x7fc746424160;  1 drivers
v0x7fc74693fe40_0 .net "b", 1 0, L_0x7fc746424200;  1 drivers
v0x7fc74692c600_0 .net "c", 3 0, L_0x7fc746423fc0;  alias, 1 drivers
v0x7fc7469206c0_0 .net "temp", 3 0, L_0x7fc746423a40;  1 drivers
L_0x7fc746422b60 .part L_0x7fc746424160, 0, 1;
L_0x7fc746422c40 .part L_0x7fc746424200, 0, 1;
L_0x7fc746422e50 .part L_0x7fc746424160, 1, 1;
L_0x7fc746422f30 .part L_0x7fc746424200, 0, 1;
L_0x7fc746423140 .part L_0x7fc746424160, 0, 1;
L_0x7fc746423210 .part L_0x7fc746424200, 1, 1;
L_0x7fc7464233c0 .part L_0x7fc746424160, 1, 1;
L_0x7fc7464234e0 .part L_0x7fc746424200, 1, 1;
L_0x7fc7464238b0 .part L_0x7fc746423a40, 0, 1;
L_0x7fc7464239a0 .part L_0x7fc746423a40, 1, 1;
L_0x7fc746423a40 .concat8 [ 1 1 1 1], L_0x7fc746423030, L_0x7fc7464232b0, L_0x7fc746423600, L_0x7fc746423780;
L_0x7fc746423d90 .part L_0x7fc746423a40, 2, 1;
L_0x7fc746423eb0 .part L_0x7fc746423a40, 3, 1;
L_0x7fc746423fc0 .concat8 [ 1 1 1 1], L_0x7fc746422d20, L_0x7fc7464236d0, L_0x7fc746423c30, L_0x7fc746423ca0;
S_0x7fc7456486a0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745654490;
 .timescale -9 -12;
L_0x7fc746422d20 .functor AND 1, L_0x7fc746422b60, L_0x7fc746422c40, C4<1>, C4<1>;
L_0x7fc746423030 .functor AND 1, L_0x7fc746422e50, L_0x7fc746422f30, C4<1>, C4<1>;
L_0x7fc7464232b0 .functor AND 1, L_0x7fc746423140, L_0x7fc746423210, C4<1>, C4<1>;
L_0x7fc746423600 .functor AND 1, L_0x7fc7464233c0, L_0x7fc7464234e0, C4<1>, C4<1>;
v0x7fc7469f5d10_0 .net *"_ivl_0", 0 0, L_0x7fc746422b60;  1 drivers
v0x7fc7469e61d0_0 .net *"_ivl_1", 0 0, L_0x7fc746422c40;  1 drivers
v0x7fc7469da330_0 .net *"_ivl_10", 0 0, L_0x7fc7464232b0;  1 drivers
v0x7fc7469bb230_0 .net *"_ivl_12", 0 0, L_0x7fc7464233c0;  1 drivers
v0x7fc7469af2f0_0 .net *"_ivl_13", 0 0, L_0x7fc7464234e0;  1 drivers
v0x7fc7469a7df0_0 .net *"_ivl_14", 0 0, L_0x7fc746423600;  1 drivers
v0x7fc74699beb0_0 .net *"_ivl_2", 0 0, L_0x7fc746422d20;  1 drivers
v0x7fc74698bf70_0 .net *"_ivl_4", 0 0, L_0x7fc746422e50;  1 drivers
v0x7fc746983400_0 .net *"_ivl_5", 0 0, L_0x7fc746422f30;  1 drivers
v0x7fc7469774c0_0 .net *"_ivl_6", 0 0, L_0x7fc746423030;  1 drivers
v0x7fc7469678e0_0 .net *"_ivl_8", 0 0, L_0x7fc746423140;  1 drivers
v0x7fc74695b9a0_0 .net *"_ivl_9", 0 0, L_0x7fc746423210;  1 drivers
S_0x7fc74563c8b0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc7456486a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7464236d0 .functor XOR 1, L_0x7fc7464238b0, L_0x7fc7464239a0, C4<0>, C4<0>;
L_0x7fc746423780 .functor AND 1, L_0x7fc7464238b0, L_0x7fc7464239a0, C4<1>, C4<1>;
v0x7fc7456f0f40_0 .net "a", 0 0, L_0x7fc7464238b0;  1 drivers
v0x7fc7456e5000_0 .net "b", 0 0, L_0x7fc7464239a0;  1 drivers
v0x7fc7456d53e0_0 .net "c", 0 0, L_0x7fc746423780;  1 drivers
v0x7fc7456c94a0_0 .net "s", 0 0, L_0x7fc7464236d0;  1 drivers
S_0x7fc7469eb500 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc7456486a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746423c30 .functor XOR 1, L_0x7fc746423d90, L_0x7fc746423eb0, C4<0>, C4<0>;
L_0x7fc746423ca0 .functor AND 1, L_0x7fc746423d90, L_0x7fc746423eb0, C4<1>, C4<1>;
v0x7fc7456b5c20_0 .net "a", 0 0, L_0x7fc746423d90;  1 drivers
v0x7fc7456a9ce0_0 .net "b", 0 0, L_0x7fc746423eb0;  1 drivers
v0x7fc74569a0c0_0 .net "c", 0 0, L_0x7fc746423ca0;  1 drivers
v0x7fc74568dd70_0 .net "s", 0 0, L_0x7fc746423c30;  1 drivers
S_0x7fc74696cc10 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc74568f640;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7456ea9d0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc745665520_0 .net "a", 1 0, L_0x7fc746425800;  1 drivers
v0x7fc745665220_0 .net "b", 1 0, L_0x7fc7464258e0;  1 drivers
v0x7fc7456da6c0_0 .net "c", 3 0, L_0x7fc746425660;  alias, 1 drivers
v0x7fc7456ffc60_0 .net "temp", 3 0, L_0x7fc7464250e0;  1 drivers
L_0x7fc7464242a0 .part L_0x7fc746425800, 0, 1;
L_0x7fc746424340 .part L_0x7fc7464258e0, 0, 1;
L_0x7fc7464244f0 .part L_0x7fc746425800, 1, 1;
L_0x7fc7464245d0 .part L_0x7fc7464258e0, 0, 1;
L_0x7fc7464247e0 .part L_0x7fc746425800, 0, 1;
L_0x7fc7464248b0 .part L_0x7fc7464258e0, 1, 1;
L_0x7fc746424a60 .part L_0x7fc746425800, 1, 1;
L_0x7fc746424b80 .part L_0x7fc7464258e0, 1, 1;
L_0x7fc746424f50 .part L_0x7fc7464250e0, 0, 1;
L_0x7fc746425040 .part L_0x7fc7464250e0, 1, 1;
L_0x7fc7464250e0 .concat8 [ 1 1 1 1], L_0x7fc7464246d0, L_0x7fc746424950, L_0x7fc746424ca0, L_0x7fc746424e20;
L_0x7fc746425430 .part L_0x7fc7464250e0, 2, 1;
L_0x7fc746425550 .part L_0x7fc7464250e0, 3, 1;
L_0x7fc746425660 .concat8 [ 1 1 1 1], L_0x7fc7464243e0, L_0x7fc746424d70, L_0x7fc7464252d0, L_0x7fc746425340;
S_0x7fc746931920 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74696cc10;
 .timescale -9 -12;
L_0x7fc7464243e0 .functor AND 1, L_0x7fc7464242a0, L_0x7fc746424340, C4<1>, C4<1>;
L_0x7fc7464246d0 .functor AND 1, L_0x7fc7464244f0, L_0x7fc7464245d0, C4<1>, C4<1>;
L_0x7fc746424950 .functor AND 1, L_0x7fc7464247e0, L_0x7fc7464248b0, C4<1>, C4<1>;
L_0x7fc746424ca0 .functor AND 1, L_0x7fc746424a60, L_0x7fc746424b80, C4<1>, C4<1>;
v0x7fc746c50b30_0 .net *"_ivl_0", 0 0, L_0x7fc7464242a0;  1 drivers
v0x7fc746c40f10_0 .net *"_ivl_1", 0 0, L_0x7fc746424340;  1 drivers
v0x7fc746c34fd0_0 .net *"_ivl_10", 0 0, L_0x7fc746424950;  1 drivers
v0x7fc746c21750_0 .net *"_ivl_12", 0 0, L_0x7fc746424a60;  1 drivers
v0x7fc746c15810_0 .net *"_ivl_13", 0 0, L_0x7fc746424b80;  1 drivers
v0x7fc746c05c30_0 .net *"_ivl_14", 0 0, L_0x7fc746424ca0;  1 drivers
v0x7fc746cb59d0_0 .net *"_ivl_2", 0 0, L_0x7fc7464243e0;  1 drivers
v0x7fc746cb4ca0_0 .net *"_ivl_4", 0 0, L_0x7fc7464244f0;  1 drivers
v0x7fc746cb3200_0 .net *"_ivl_5", 0 0, L_0x7fc7464245d0;  1 drivers
v0x7fc745665660_0 .net *"_ivl_6", 0 0, L_0x7fc7464246d0;  1 drivers
v0x7fc745667ee0_0 .net *"_ivl_8", 0 0, L_0x7fc7464247e0;  1 drivers
v0x7fc7456bf110_0 .net *"_ivl_9", 0 0, L_0x7fc7464248b0;  1 drivers
S_0x7fc746c993d0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746931920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746424d70 .functor XOR 1, L_0x7fc746424f50, L_0x7fc746425040, C4<0>, C4<0>;
L_0x7fc746424e20 .functor AND 1, L_0x7fc746424f50, L_0x7fc746425040, C4<1>, C4<1>;
v0x7fc746910ae0_0 .net "a", 0 0, L_0x7fc746424f50;  1 drivers
v0x7fc746904ba0_0 .net "b", 0 0, L_0x7fc746425040;  1 drivers
v0x7fc746ca78f0_0 .net "c", 0 0, L_0x7fc746424e20;  1 drivers
v0x7fc746c940b0_0 .net "s", 0 0, L_0x7fc746424d70;  1 drivers
S_0x7fc746c61da0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746931920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7464252d0 .functor XOR 1, L_0x7fc746425430, L_0x7fc746425550, C4<0>, C4<0>;
L_0x7fc746425340 .functor AND 1, L_0x7fc746425430, L_0x7fc746425550, C4<1>, C4<1>;
v0x7fc746c88170_0 .net "a", 0 0, L_0x7fc746425430;  1 drivers
v0x7fc746c78590_0 .net "b", 0 0, L_0x7fc746425550;  1 drivers
v0x7fc746c6c650_0 .net "c", 0 0, L_0x7fc746425340;  1 drivers
v0x7fc746c5ca70_0 .net "s", 0 0, L_0x7fc7464252d0;  1 drivers
S_0x7fc746c26a70 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc74568f640;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7456e5c50 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7456e4ed0_0 .net "a", 1 0, L_0x7fc746426ec0;  1 drivers
v0x7fc7456e4b50_0 .net "b", 1 0, L_0x7fc746426f90;  1 drivers
v0x7fc7456e5730_0 .net "c", 3 0, L_0x7fc746426d20;  alias, 1 drivers
v0x7fc7456e0110_0 .net "temp", 3 0, L_0x7fc7464267a0;  1 drivers
L_0x7fc7464259c0 .part L_0x7fc746426ec0, 0, 1;
L_0x7fc746425a60 .part L_0x7fc746426f90, 0, 1;
L_0x7fc746425bf0 .part L_0x7fc746426ec0, 1, 1;
L_0x7fc746425cd0 .part L_0x7fc746426f90, 0, 1;
L_0x7fc746425ea0 .part L_0x7fc746426ec0, 0, 1;
L_0x7fc746425f70 .part L_0x7fc746426f90, 1, 1;
L_0x7fc746426100 .part L_0x7fc746426ec0, 1, 1;
L_0x7fc746426220 .part L_0x7fc746426f90, 1, 1;
L_0x7fc746426610 .part L_0x7fc7464267a0, 0, 1;
L_0x7fc746426700 .part L_0x7fc7464267a0, 1, 1;
L_0x7fc7464267a0 .concat8 [ 1 1 1 1], L_0x7fc746425db0, L_0x7fc746426010, L_0x7fc746426360, L_0x7fc7464264e0;
L_0x7fc746426af0 .part L_0x7fc7464267a0, 2, 1;
L_0x7fc746426c10 .part L_0x7fc7464267a0, 3, 1;
L_0x7fc746426d20 .concat8 [ 1 1 1 1], L_0x7fc746425b00, L_0x7fc746426430, L_0x7fc746426990, L_0x7fc746426a00;
S_0x7fc745685a90 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746c26a70;
 .timescale -9 -12;
L_0x7fc746425b00 .functor AND 1, L_0x7fc7464259c0, L_0x7fc746425a60, C4<1>, C4<1>;
L_0x7fc746425db0 .functor AND 1, L_0x7fc746425bf0, L_0x7fc746425cd0, C4<1>, C4<1>;
L_0x7fc746426010 .functor AND 1, L_0x7fc746425ea0, L_0x7fc746425f70, C4<1>, C4<1>;
L_0x7fc746426360 .functor AND 1, L_0x7fc746426100, L_0x7fc746426220, C4<1>, C4<1>;
v0x7fc7456f1cb0_0 .net *"_ivl_0", 0 0, L_0x7fc7464259c0;  1 drivers
v0x7fc7456f0e10_0 .net *"_ivl_1", 0 0, L_0x7fc746425a60;  1 drivers
v0x7fc7456f0a90_0 .net *"_ivl_10", 0 0, L_0x7fc746426010;  1 drivers
v0x7fc7456f1670_0 .net *"_ivl_12", 0 0, L_0x7fc746426100;  1 drivers
v0x7fc7456ec090_0 .net *"_ivl_13", 0 0, L_0x7fc746426220;  1 drivers
v0x7fc7456ebd10_0 .net *"_ivl_14", 0 0, L_0x7fc746426360;  1 drivers
v0x7fc7456eae70_0 .net *"_ivl_2", 0 0, L_0x7fc746425b00;  1 drivers
v0x7fc7456eaaf0_0 .net *"_ivl_4", 0 0, L_0x7fc746425bf0;  1 drivers
v0x7fc7456eb6d0_0 .net *"_ivl_5", 0 0, L_0x7fc746425cd0;  1 drivers
v0x7fc7456ea0e0_0 .net *"_ivl_6", 0 0, L_0x7fc746425db0;  1 drivers
v0x7fc7456e60f0_0 .net *"_ivl_8", 0 0, L_0x7fc746425ea0;  1 drivers
v0x7fc7456e5d70_0 .net *"_ivl_9", 0 0, L_0x7fc746425f70;  1 drivers
S_0x7fc745685710 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745685a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746426430 .functor XOR 1, L_0x7fc746426610, L_0x7fc746426700, C4<0>, C4<0>;
L_0x7fc7464264e0 .functor AND 1, L_0x7fc746426610, L_0x7fc746426700, C4<1>, C4<1>;
v0x7fc7456fbc30_0 .net "a", 0 0, L_0x7fc746426610;  1 drivers
v0x7fc7456fb8b0_0 .net "b", 0 0, L_0x7fc746426700;  1 drivers
v0x7fc7456faa10_0 .net "c", 0 0, L_0x7fc7464264e0;  1 drivers
v0x7fc7456fa690_0 .net "s", 0 0, L_0x7fc746426430;  1 drivers
S_0x7fc7456851b0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745685a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746426990 .functor XOR 1, L_0x7fc746426af0, L_0x7fc746426c10, C4<0>, C4<0>;
L_0x7fc746426a00 .functor AND 1, L_0x7fc746426af0, L_0x7fc746426c10, C4<1>, C4<1>;
v0x7fc7456fb270_0 .net "a", 0 0, L_0x7fc746426af0;  1 drivers
v0x7fc7456f27d0_0 .net "b", 0 0, L_0x7fc746426c10;  1 drivers
v0x7fc7456e69c0_0 .net "c", 0 0, L_0x7fc746426a00;  1 drivers
v0x7fc7456f2030_0 .net "s", 0 0, L_0x7fc746426990;  1 drivers
S_0x7fc745681000 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc74568f640;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7456e4a30 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7456c8ff0_0 .net "a", 1 0, L_0x7fc746428530;  1 drivers
v0x7fc7456c9bd0_0 .net "b", 1 0, L_0x7fc746428650;  1 drivers
v0x7fc7456c45b0_0 .net "c", 3 0, L_0x7fc746428390;  alias, 1 drivers
v0x7fc7456c4230_0 .net "temp", 3 0, L_0x7fc746427e10;  1 drivers
L_0x7fc746427030 .part L_0x7fc746428530, 0, 1;
L_0x7fc7464270d0 .part L_0x7fc746428650, 0, 1;
L_0x7fc746427260 .part L_0x7fc746428530, 1, 1;
L_0x7fc746427340 .part L_0x7fc746428650, 0, 1;
L_0x7fc746427510 .part L_0x7fc746428530, 0, 1;
L_0x7fc7464275e0 .part L_0x7fc746428650, 1, 1;
L_0x7fc746427770 .part L_0x7fc746428530, 1, 1;
L_0x7fc746427890 .part L_0x7fc746428650, 1, 1;
L_0x7fc746427c80 .part L_0x7fc746427e10, 0, 1;
L_0x7fc746427d70 .part L_0x7fc746427e10, 1, 1;
L_0x7fc746427e10 .concat8 [ 1 1 1 1], L_0x7fc746427420, L_0x7fc746427680, L_0x7fc7464279d0, L_0x7fc746427b50;
L_0x7fc746428160 .part L_0x7fc746427e10, 2, 1;
L_0x7fc746428280 .part L_0x7fc746427e10, 3, 1;
L_0x7fc746428390 .concat8 [ 1 1 1 1], L_0x7fc746427170, L_0x7fc746427aa0, L_0x7fc746428000, L_0x7fc746428070;
S_0x7fc74567e1f0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745681000;
 .timescale -9 -12;
L_0x7fc746427170 .functor AND 1, L_0x7fc746427030, L_0x7fc7464270d0, C4<1>, C4<1>;
L_0x7fc746427420 .functor AND 1, L_0x7fc746427260, L_0x7fc746427340, C4<1>, C4<1>;
L_0x7fc746427680 .functor AND 1, L_0x7fc746427510, L_0x7fc7464275e0, C4<1>, C4<1>;
L_0x7fc7464279d0 .functor AND 1, L_0x7fc746427770, L_0x7fc746427890, C4<1>, C4<1>;
v0x7fc7456d52b0_0 .net *"_ivl_0", 0 0, L_0x7fc746427030;  1 drivers
v0x7fc7456d4f30_0 .net *"_ivl_1", 0 0, L_0x7fc7464270d0;  1 drivers
v0x7fc7456d5b10_0 .net *"_ivl_10", 0 0, L_0x7fc746427680;  1 drivers
v0x7fc7456d0530_0 .net *"_ivl_12", 0 0, L_0x7fc746427770;  1 drivers
v0x7fc7456d01b0_0 .net *"_ivl_13", 0 0, L_0x7fc746427890;  1 drivers
v0x7fc7456cf310_0 .net *"_ivl_14", 0 0, L_0x7fc7464279d0;  1 drivers
v0x7fc7456cef90_0 .net *"_ivl_2", 0 0, L_0x7fc746427170;  1 drivers
v0x7fc7456cfb70_0 .net *"_ivl_4", 0 0, L_0x7fc746427260;  1 drivers
v0x7fc7456ce580_0 .net *"_ivl_5", 0 0, L_0x7fc746427340;  1 drivers
v0x7fc7456ca590_0 .net *"_ivl_6", 0 0, L_0x7fc746427420;  1 drivers
v0x7fc7456ca210_0 .net *"_ivl_8", 0 0, L_0x7fc746427510;  1 drivers
v0x7fc7456c9370_0 .net *"_ivl_9", 0 0, L_0x7fc7464275e0;  1 drivers
S_0x7fc74567ee90 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74567e1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746427aa0 .functor XOR 1, L_0x7fc746427c80, L_0x7fc746427d70, C4<0>, C4<0>;
L_0x7fc746427b50 .functor AND 1, L_0x7fc746427c80, L_0x7fc746427d70, C4<1>, C4<1>;
v0x7fc7456dfd90_0 .net "a", 0 0, L_0x7fc746427c80;  1 drivers
v0x7fc7456deef0_0 .net "b", 0 0, L_0x7fc746427d70;  1 drivers
v0x7fc7456deb70_0 .net "c", 0 0, L_0x7fc746427b50;  1 drivers
v0x7fc7456df750_0 .net "s", 0 0, L_0x7fc746427aa0;  1 drivers
S_0x7fc7456681f0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74567e1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746428000 .functor XOR 1, L_0x7fc746428160, L_0x7fc746428280, C4<0>, C4<0>;
L_0x7fc746428070 .functor AND 1, L_0x7fc746428160, L_0x7fc746428280, C4<1>, C4<1>;
v0x7fc7456d6c70_0 .net "a", 0 0, L_0x7fc746428160;  1 drivers
v0x7fc7456cae60_0 .net "b", 0 0, L_0x7fc746428280;  1 drivers
v0x7fc7456d64d0_0 .net "c", 0 0, L_0x7fc746428070;  1 drivers
v0x7fc7456d6150_0 .net "s", 0 0, L_0x7fc746428000;  1 drivers
S_0x7fc745668020 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc7456baf40;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc7456dfbb0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc7469b03e0_0 .net "a", 3 0, L_0x7fc74642fb00;  1 drivers
v0x7fc7469b0060_0 .net "b", 3 0, L_0x7fc74642fbe0;  1 drivers
v0x7fc7469af1c0_0 .net "c", 7 0, L_0x7fc74642f970;  alias, 1 drivers
v0x7fc7469aee40_0 .net "concat1", 3 0, L_0x7fc74642f080;  1 drivers
v0x7fc7469afa20_0 .net "concat2", 5 0, L_0x7fc74642f2a0;  1 drivers
v0x7fc7469a9680_0 .net "concat3", 5 0, L_0x7fc74642f340;  1 drivers
v0x7fc74699d870_0 .net "concat4", 5 0, L_0x7fc74642f5c0;  1 drivers
v0x7fc7469a8ee0_0 .net "mul_00", 3 0, L_0x7fc74642a7e0;  1 drivers
v0x7fc7469a8b60_0 .net "mul_01", 3 0, L_0x7fc74642d540;  1 drivers
v0x7fc7469a7cc0_0 .net "mul_10", 3 0, L_0x7fc74642be80;  1 drivers
v0x7fc7469a7940_0 .net "mul_11", 3 0, L_0x7fc74642ebb0;  1 drivers
v0x7fc7469a8520_0 .net "sum_temp1", 3 0, L_0x7fc74642f160;  1 drivers
v0x7fc7469a2f40_0 .net "sum_temp2", 5 0, L_0x7fc74642f420;  1 drivers
v0x7fc7469a2bc0_0 .net "sum_temp3", 5 0, L_0x7fc74642f6a0;  1 drivers
L_0x7fc74642a980 .part L_0x7fc74642fb00, 0, 2;
L_0x7fc74642aa20 .part L_0x7fc74642fbe0, 0, 2;
L_0x7fc74642c020 .part L_0x7fc74642fb00, 2, 2;
L_0x7fc74642c100 .part L_0x7fc74642fbe0, 0, 2;
L_0x7fc74642d6e0 .part L_0x7fc74642fb00, 0, 2;
L_0x7fc74642d7b0 .part L_0x7fc74642fbe0, 2, 2;
L_0x7fc74642ed50 .part L_0x7fc74642fb00, 2, 2;
L_0x7fc74642ee70 .part L_0x7fc74642fbe0, 2, 2;
L_0x7fc74642ef90 .part L_0x7fc74642a7e0, 2, 2;
L_0x7fc74642f160 .arith/sum 4, L_0x7fc74642be80, L_0x7fc74642f080;
L_0x7fc74642f420 .arith/sum 6, L_0x7fc74642f2a0, L_0x7fc74642f340;
L_0x7fc74642f6a0 .arith/sum 6, L_0x7fc74642f5c0, L_0x7fc74642f420;
L_0x7fc74642f7e0 .part L_0x7fc74642a7e0, 0, 2;
L_0x7fc74642f970 .concat8 [ 2 6 0 0], L_0x7fc74642f7e0, L_0x7fc74642fa50;
S_0x7fc7456675a0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc745668020;
 .timescale -9 -12;
L_0x7fc74642fa50 .functor BUFZ 6, L_0x7fc74642f6a0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc7469bb960_0 .net *"_ivl_10", 1 0, L_0x7fc74642ef90;  1 drivers
L_0x7fc746e00170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7469b6380_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e00170;  1 drivers
L_0x7fc746e001b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7469b6000_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e001b8;  1 drivers
L_0x7fc746e00200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7469b5160_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e00200;  1 drivers
v0x7fc7469b4de0_0 .net *"_ivl_25", 1 0, L_0x7fc74642f7e0;  1 drivers
v0x7fc7469b59c0_0 .net *"_ivl_27", 5 0, L_0x7fc74642fa50;  1 drivers
L_0x7fc746e00128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7469b43d0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e00128;  1 drivers
L_0x7fc74642f080 .concat [ 2 2 0 0], L_0x7fc74642ef90, L_0x7fc746e00128;
L_0x7fc74642f2a0 .concat [ 4 2 0 0], L_0x7fc74642d540, L_0x7fc746e00170;
L_0x7fc74642f340 .concat [ 2 4 0 0], L_0x7fc746e001b8, L_0x7fc74642ebb0;
L_0x7fc74642f5c0 .concat [ 4 2 0 0], L_0x7fc74642f160, L_0x7fc746e00200;
S_0x7fc745666870 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc7456675a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7456de990 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc745693260_0 .net "a", 1 0, L_0x7fc74642a980;  1 drivers
v0x7fc74568f150_0 .net "b", 1 0, L_0x7fc74642aa20;  1 drivers
v0x7fc74568edd0_0 .net "c", 3 0, L_0x7fc74642a7e0;  alias, 1 drivers
v0x7fc74568dc40_0 .net "temp", 3 0, L_0x7fc74642a260;  1 drivers
L_0x7fc7464293e0 .part L_0x7fc74642a980, 0, 1;
L_0x7fc746429480 .part L_0x7fc74642aa20, 0, 1;
L_0x7fc746429670 .part L_0x7fc74642a980, 1, 1;
L_0x7fc746429750 .part L_0x7fc74642aa20, 0, 1;
L_0x7fc746429940 .part L_0x7fc74642a980, 0, 1;
L_0x7fc746429a10 .part L_0x7fc74642aa20, 1, 1;
L_0x7fc746429bc0 .part L_0x7fc74642a980, 1, 1;
L_0x7fc746429ce0 .part L_0x7fc74642aa20, 1, 1;
L_0x7fc74642a0d0 .part L_0x7fc74642a260, 0, 1;
L_0x7fc74642a1c0 .part L_0x7fc74642a260, 1, 1;
L_0x7fc74642a260 .concat8 [ 1 1 1 1], L_0x7fc746429830, L_0x7fc746429ab0, L_0x7fc746429e20, L_0x7fc746429fa0;
L_0x7fc74642a5b0 .part L_0x7fc74642a260, 2, 1;
L_0x7fc74642a6d0 .part L_0x7fc74642a260, 3, 1;
L_0x7fc74642a7e0 .concat8 [ 1 1 1 1], L_0x7fc746429540, L_0x7fc746429ef0, L_0x7fc74642a450, L_0x7fc74642a4c0;
S_0x7fc745665360 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745666870;
 .timescale -9 -12;
L_0x7fc746429540 .functor AND 1, L_0x7fc7464293e0, L_0x7fc746429480, C4<1>, C4<1>;
L_0x7fc746429830 .functor AND 1, L_0x7fc746429670, L_0x7fc746429750, C4<1>, C4<1>;
L_0x7fc746429ab0 .functor AND 1, L_0x7fc746429940, L_0x7fc746429a10, C4<1>, C4<1>;
L_0x7fc746429e20 .functor AND 1, L_0x7fc746429bc0, L_0x7fc746429ce0, C4<1>, C4<1>;
v0x7fc74569b950_0 .net *"_ivl_0", 0 0, L_0x7fc7464293e0;  1 drivers
v0x7fc74568fb20_0 .net *"_ivl_1", 0 0, L_0x7fc746429480;  1 drivers
v0x7fc74569b1b0_0 .net *"_ivl_10", 0 0, L_0x7fc746429ab0;  1 drivers
v0x7fc74569ae30_0 .net *"_ivl_12", 0 0, L_0x7fc746429bc0;  1 drivers
v0x7fc745699f90_0 .net *"_ivl_13", 0 0, L_0x7fc746429ce0;  1 drivers
v0x7fc745699c10_0 .net *"_ivl_14", 0 0, L_0x7fc746429e20;  1 drivers
v0x7fc74569a7f0_0 .net *"_ivl_2", 0 0, L_0x7fc746429540;  1 drivers
v0x7fc745695210_0 .net *"_ivl_4", 0 0, L_0x7fc746429670;  1 drivers
v0x7fc745694e90_0 .net *"_ivl_5", 0 0, L_0x7fc746429750;  1 drivers
v0x7fc745693ff0_0 .net *"_ivl_6", 0 0, L_0x7fc746429830;  1 drivers
v0x7fc745693c70_0 .net *"_ivl_8", 0 0, L_0x7fc746429940;  1 drivers
v0x7fc745694850_0 .net *"_ivl_9", 0 0, L_0x7fc746429a10;  1 drivers
S_0x7fc74565e8e0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745665360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746429ef0 .functor XOR 1, L_0x7fc74642a0d0, L_0x7fc74642a1c0, C4<0>, C4<0>;
L_0x7fc746429fa0 .functor AND 1, L_0x7fc74642a0d0, L_0x7fc74642a1c0, C4<1>, C4<1>;
v0x7fc7456a9830_0 .net "a", 0 0, L_0x7fc74642a0d0;  1 drivers
v0x7fc7456aa410_0 .net "b", 0 0, L_0x7fc74642a1c0;  1 drivers
v0x7fc7456a4df0_0 .net "c", 0 0, L_0x7fc746429fa0;  1 drivers
v0x7fc7456a4a70_0 .net "s", 0 0, L_0x7fc746429ef0;  1 drivers
S_0x7fc745664bb0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745665360;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74642a450 .functor XOR 1, L_0x7fc74642a5b0, L_0x7fc74642a6d0, C4<0>, C4<0>;
L_0x7fc74642a4c0 .functor AND 1, L_0x7fc74642a5b0, L_0x7fc74642a6d0, C4<1>, C4<1>;
v0x7fc7456a3bd0_0 .net "a", 0 0, L_0x7fc74642a5b0;  1 drivers
v0x7fc7456a3850_0 .net "b", 0 0, L_0x7fc74642a6d0;  1 drivers
v0x7fc7456a4430_0 .net "c", 0 0, L_0x7fc74642a4c0;  1 drivers
v0x7fc74569e500_0 .net "s", 0 0, L_0x7fc74642a450;  1 drivers
S_0x7fc74565f580 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc7456675a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7456d6030 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7469f6440_0 .net "a", 1 0, L_0x7fc74642c020;  1 drivers
v0x7fc7469f0e70_0 .net "b", 1 0, L_0x7fc74642c100;  1 drivers
v0x7fc7469f0af0_0 .net "c", 3 0, L_0x7fc74642be80;  alias, 1 drivers
v0x7fc7469efc50_0 .net "temp", 3 0, L_0x7fc74642b900;  1 drivers
L_0x7fc74642aac0 .part L_0x7fc74642c020, 0, 1;
L_0x7fc74642ab60 .part L_0x7fc74642c100, 0, 1;
L_0x7fc74642ad10 .part L_0x7fc74642c020, 1, 1;
L_0x7fc74642adf0 .part L_0x7fc74642c100, 0, 1;
L_0x7fc74642afe0 .part L_0x7fc74642c020, 0, 1;
L_0x7fc74642b0b0 .part L_0x7fc74642c100, 1, 1;
L_0x7fc74642b260 .part L_0x7fc74642c020, 1, 1;
L_0x7fc74642b380 .part L_0x7fc74642c100, 1, 1;
L_0x7fc74642b770 .part L_0x7fc74642b900, 0, 1;
L_0x7fc74642b860 .part L_0x7fc74642b900, 1, 1;
L_0x7fc74642b900 .concat8 [ 1 1 1 1], L_0x7fc74642aed0, L_0x7fc74642b150, L_0x7fc74642b4c0, L_0x7fc74642b640;
L_0x7fc74642bc50 .part L_0x7fc74642b900, 2, 1;
L_0x7fc74642bd70 .part L_0x7fc74642b900, 3, 1;
L_0x7fc74642be80 .concat8 [ 1 1 1 1], L_0x7fc74642ac00, L_0x7fc74642b590, L_0x7fc74642baf0, L_0x7fc74642bb60;
S_0x7fc745652af0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74565f580;
 .timescale -9 -12;
L_0x7fc74642ac00 .functor AND 1, L_0x7fc74642aac0, L_0x7fc74642ab60, C4<1>, C4<1>;
L_0x7fc74642aed0 .functor AND 1, L_0x7fc74642ad10, L_0x7fc74642adf0, C4<1>, C4<1>;
L_0x7fc74642b150 .functor AND 1, L_0x7fc74642afe0, L_0x7fc74642b0b0, C4<1>, C4<1>;
L_0x7fc74642b4c0 .functor AND 1, L_0x7fc74642b260, L_0x7fc74642b380, C4<1>, C4<1>;
v0x7fc7469cfaa0_0 .net *"_ivl_0", 0 0, L_0x7fc74642aac0;  1 drivers
v0x7fc7469f76d0_0 .net *"_ivl_1", 0 0, L_0x7fc74642ab60;  1 drivers
v0x7fc7469fcd50_0 .net *"_ivl_10", 0 0, L_0x7fc74642b150;  1 drivers
v0x7fc7469fc9d0_0 .net *"_ivl_12", 0 0, L_0x7fc74642b260;  1 drivers
v0x7fc7469fbb30_0 .net *"_ivl_13", 0 0, L_0x7fc74642b380;  1 drivers
v0x7fc7469fb7b0_0 .net *"_ivl_14", 0 0, L_0x7fc74642b4c0;  1 drivers
v0x7fc7469fc390_0 .net *"_ivl_2", 0 0, L_0x7fc74642ac00;  1 drivers
v0x7fc7469fada0_0 .net *"_ivl_4", 0 0, L_0x7fc74642ad10;  1 drivers
v0x7fc7469f6e00_0 .net *"_ivl_5", 0 0, L_0x7fc74642adf0;  1 drivers
v0x7fc7469f6a80_0 .net *"_ivl_6", 0 0, L_0x7fc74642aed0;  1 drivers
v0x7fc7469f5be0_0 .net *"_ivl_8", 0 0, L_0x7fc74642afe0;  1 drivers
v0x7fc7469f5860_0 .net *"_ivl_9", 0 0, L_0x7fc74642b0b0;  1 drivers
S_0x7fc74569c260 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745652af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74642b590 .functor XOR 1, L_0x7fc74642b770, L_0x7fc74642b860, C4<0>, C4<0>;
L_0x7fc74642b640 .functor AND 1, L_0x7fc74642b770, L_0x7fc74642b860, C4<1>, C4<1>;
v0x7fc74568d8d0_0 .net "a", 0 0, L_0x7fc74642b770;  1 drivers
v0x7fc74568e400_0 .net "b", 0 0, L_0x7fc74642b860;  1 drivers
v0x7fc74568d030_0 .net "c", 0 0, L_0x7fc74642b640;  1 drivers
v0x7fc74568ccb0_0 .net "s", 0 0, L_0x7fc74642b590;  1 drivers
S_0x7fc745653790 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745652af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74642baf0 .functor XOR 1, L_0x7fc74642bc50, L_0x7fc74642bd70, C4<0>, C4<0>;
L_0x7fc74642bb60 .functor AND 1, L_0x7fc74642bc50, L_0x7fc74642bd70, C4<1>, C4<1>;
v0x7fc74568b010_0 .net "a", 0 0, L_0x7fc74642bc50;  1 drivers
v0x7fc74568acc0_0 .net "b", 0 0, L_0x7fc74642bd70;  1 drivers
v0x7fc745616940_0 .net "c", 0 0, L_0x7fc74642bb60;  1 drivers
v0x7fc7456136a0_0 .net "s", 0 0, L_0x7fc74642baf0;  1 drivers
S_0x7fc745646d00 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc7456675a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7456d4e10 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7469d5490_0 .net "a", 1 0, L_0x7fc74642d6e0;  1 drivers
v0x7fc7469d5110_0 .net "b", 1 0, L_0x7fc74642d7b0;  1 drivers
v0x7fc7469d4270_0 .net "c", 3 0, L_0x7fc74642d540;  alias, 1 drivers
v0x7fc7469d3ef0_0 .net "temp", 3 0, L_0x7fc74642cfc0;  1 drivers
L_0x7fc74642c1e0 .part L_0x7fc74642d6e0, 0, 1;
L_0x7fc74642c280 .part L_0x7fc74642d7b0, 0, 1;
L_0x7fc74642c410 .part L_0x7fc74642d6e0, 1, 1;
L_0x7fc74642c4f0 .part L_0x7fc74642d7b0, 0, 1;
L_0x7fc74642c6c0 .part L_0x7fc74642d6e0, 0, 1;
L_0x7fc74642c790 .part L_0x7fc74642d7b0, 1, 1;
L_0x7fc74642c920 .part L_0x7fc74642d6e0, 1, 1;
L_0x7fc74642ca40 .part L_0x7fc74642d7b0, 1, 1;
L_0x7fc74642ce30 .part L_0x7fc74642cfc0, 0, 1;
L_0x7fc74642cf20 .part L_0x7fc74642cfc0, 1, 1;
L_0x7fc74642cfc0 .concat8 [ 1 1 1 1], L_0x7fc74642c5d0, L_0x7fc74642c830, L_0x7fc74642cb80, L_0x7fc74642cd00;
L_0x7fc74642d310 .part L_0x7fc74642cfc0, 2, 1;
L_0x7fc74642d430 .part L_0x7fc74642cfc0, 3, 1;
L_0x7fc74642d540 .concat8 [ 1 1 1 1], L_0x7fc74642c320, L_0x7fc74642cc50, L_0x7fc74642d1b0, L_0x7fc74642d220;
S_0x7fc7456479a0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745646d00;
 .timescale -9 -12;
L_0x7fc74642c320 .functor AND 1, L_0x7fc74642c1e0, L_0x7fc74642c280, C4<1>, C4<1>;
L_0x7fc74642c5d0 .functor AND 1, L_0x7fc74642c410, L_0x7fc74642c4f0, C4<1>, C4<1>;
L_0x7fc74642c830 .functor AND 1, L_0x7fc74642c6c0, L_0x7fc74642c790, C4<1>, C4<1>;
L_0x7fc74642cb80 .functor AND 1, L_0x7fc74642c920, L_0x7fc74642ca40, C4<1>, C4<1>;
v0x7fc7469e6900_0 .net *"_ivl_0", 0 0, L_0x7fc74642c1e0;  1 drivers
v0x7fc7469e1370_0 .net *"_ivl_1", 0 0, L_0x7fc74642c280;  1 drivers
v0x7fc7469e0ff0_0 .net *"_ivl_10", 0 0, L_0x7fc74642c830;  1 drivers
v0x7fc7469e0150_0 .net *"_ivl_12", 0 0, L_0x7fc74642c920;  1 drivers
v0x7fc7469dfdd0_0 .net *"_ivl_13", 0 0, L_0x7fc74642ca40;  1 drivers
v0x7fc7469e09b0_0 .net *"_ivl_14", 0 0, L_0x7fc74642cb80;  1 drivers
v0x7fc7469df3c0_0 .net *"_ivl_2", 0 0, L_0x7fc74642c320;  1 drivers
v0x7fc7469db420_0 .net *"_ivl_4", 0 0, L_0x7fc74642c410;  1 drivers
v0x7fc7469db0a0_0 .net *"_ivl_5", 0 0, L_0x7fc74642c4f0;  1 drivers
v0x7fc7469da200_0 .net *"_ivl_6", 0 0, L_0x7fc74642c5d0;  1 drivers
v0x7fc7469d9e80_0 .net *"_ivl_8", 0 0, L_0x7fc74642c6c0;  1 drivers
v0x7fc7469daa60_0 .net *"_ivl_9", 0 0, L_0x7fc74642c790;  1 drivers
S_0x7fc74563af10 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc7456479a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74642cc50 .functor XOR 1, L_0x7fc74642ce30, L_0x7fc74642cf20, C4<0>, C4<0>;
L_0x7fc74642cd00 .functor AND 1, L_0x7fc74642ce30, L_0x7fc74642cf20, C4<1>, C4<1>;
v0x7fc7469ef8d0_0 .net "a", 0 0, L_0x7fc74642ce30;  1 drivers
v0x7fc7469f04b0_0 .net "b", 0 0, L_0x7fc74642cf20;  1 drivers
v0x7fc7469e7a60_0 .net "c", 0 0, L_0x7fc74642cd00;  1 drivers
v0x7fc7469dbcf0_0 .net "s", 0 0, L_0x7fc74642cc50;  1 drivers
S_0x7fc74563bbb0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc7456479a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74642d1b0 .functor XOR 1, L_0x7fc74642d310, L_0x7fc74642d430, C4<0>, C4<0>;
L_0x7fc74642d220 .functor AND 1, L_0x7fc74642d310, L_0x7fc74642d430, C4<1>, C4<1>;
v0x7fc7469e72c0_0 .net "a", 0 0, L_0x7fc74642d310;  1 drivers
v0x7fc7469e6f40_0 .net "b", 0 0, L_0x7fc74642d430;  1 drivers
v0x7fc7469e60a0_0 .net "c", 0 0, L_0x7fc74642d220;  1 drivers
v0x7fc7469e5d20_0 .net "s", 0 0, L_0x7fc74642d1b0;  1 drivers
S_0x7fc745621f60 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc7456675a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7456d0090 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7469bc320_0 .net "a", 1 0, L_0x7fc74642ed50;  1 drivers
v0x7fc7469bbfa0_0 .net "b", 1 0, L_0x7fc74642ee70;  1 drivers
v0x7fc7469bb100_0 .net "c", 3 0, L_0x7fc74642ebb0;  alias, 1 drivers
v0x7fc7469bad80_0 .net "temp", 3 0, L_0x7fc74642e630;  1 drivers
L_0x7fc74642d850 .part L_0x7fc74642ed50, 0, 1;
L_0x7fc74642d8f0 .part L_0x7fc74642ee70, 0, 1;
L_0x7fc74642da80 .part L_0x7fc74642ed50, 1, 1;
L_0x7fc74642db60 .part L_0x7fc74642ee70, 0, 1;
L_0x7fc74642dd30 .part L_0x7fc74642ed50, 0, 1;
L_0x7fc74642de00 .part L_0x7fc74642ee70, 1, 1;
L_0x7fc74642df90 .part L_0x7fc74642ed50, 1, 1;
L_0x7fc74642e0b0 .part L_0x7fc74642ee70, 1, 1;
L_0x7fc74642e4a0 .part L_0x7fc74642e630, 0, 1;
L_0x7fc74642e590 .part L_0x7fc74642e630, 1, 1;
L_0x7fc74642e630 .concat8 [ 1 1 1 1], L_0x7fc74642dc40, L_0x7fc74642dea0, L_0x7fc74642e1f0, L_0x7fc74642e370;
L_0x7fc74642e980 .part L_0x7fc74642e630, 2, 1;
L_0x7fc74642eaa0 .part L_0x7fc74642e630, 3, 1;
L_0x7fc74642ebb0 .concat8 [ 1 1 1 1], L_0x7fc74642d990, L_0x7fc74642e2c0, L_0x7fc74642e820, L_0x7fc74642e890;
S_0x7fc74562f890 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745621f60;
 .timescale -9 -12;
L_0x7fc74642d990 .functor AND 1, L_0x7fc74642d850, L_0x7fc74642d8f0, C4<1>, C4<1>;
L_0x7fc74642dc40 .functor AND 1, L_0x7fc74642da80, L_0x7fc74642db60, C4<1>, C4<1>;
L_0x7fc74642dea0 .functor AND 1, L_0x7fc74642dd30, L_0x7fc74642de00, C4<1>, C4<1>;
L_0x7fc74642e1f0 .functor AND 1, L_0x7fc74642df90, L_0x7fc74642e0b0, C4<1>, C4<1>;
v0x7fc7469cbf40_0 .net *"_ivl_0", 0 0, L_0x7fc74642d850;  1 drivers
v0x7fc7469cbbc0_0 .net *"_ivl_1", 0 0, L_0x7fc74642d8f0;  1 drivers
v0x7fc7469cad20_0 .net *"_ivl_10", 0 0, L_0x7fc74642dea0;  1 drivers
v0x7fc7469ca9a0_0 .net *"_ivl_12", 0 0, L_0x7fc74642df90;  1 drivers
v0x7fc7469cb580_0 .net *"_ivl_13", 0 0, L_0x7fc74642e0b0;  1 drivers
v0x7fc7469c5f60_0 .net *"_ivl_14", 0 0, L_0x7fc74642e1f0;  1 drivers
v0x7fc7469c5be0_0 .net *"_ivl_2", 0 0, L_0x7fc74642d990;  1 drivers
v0x7fc7469c4d40_0 .net *"_ivl_4", 0 0, L_0x7fc74642da80;  1 drivers
v0x7fc7469c49c0_0 .net *"_ivl_5", 0 0, L_0x7fc74642db60;  1 drivers
v0x7fc7469c55a0_0 .net *"_ivl_6", 0 0, L_0x7fc74642dc40;  1 drivers
v0x7fc7469bcac0_0 .net *"_ivl_8", 0 0, L_0x7fc74642dd30;  1 drivers
v0x7fc7469b0cb0_0 .net *"_ivl_9", 0 0, L_0x7fc74642de00;  1 drivers
S_0x7fc745630530 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74562f890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74642e2c0 .functor XOR 1, L_0x7fc74642e4a0, L_0x7fc74642e590, C4<0>, C4<0>;
L_0x7fc74642e370 .functor AND 1, L_0x7fc74642e4a0, L_0x7fc74642e590, C4<1>, C4<1>;
v0x7fc7469d4ad0_0 .net "a", 0 0, L_0x7fc74642e4a0;  1 drivers
v0x7fc7469cec00_0 .net "b", 0 0, L_0x7fc74642e590;  1 drivers
v0x7fc7469ccdf0_0 .net "c", 0 0, L_0x7fc74642e370;  1 drivers
v0x7fc7469cd8f0_0 .net "s", 0 0, L_0x7fc74642e2c0;  1 drivers
S_0x7fc745623aa0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74562f890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74642e820 .functor XOR 1, L_0x7fc74642e980, L_0x7fc74642eaa0, C4<0>, C4<0>;
L_0x7fc74642e890 .functor AND 1, L_0x7fc74642e980, L_0x7fc74642eaa0, C4<1>, C4<1>;
v0x7fc7469cd300_0 .net "a", 0 0, L_0x7fc74642e980;  1 drivers
v0x7fc7469c0a90_0 .net "b", 0 0, L_0x7fc74642eaa0;  1 drivers
v0x7fc746991530_0 .net "c", 0 0, L_0x7fc74642e890;  1 drivers
v0x7fc7469ccb70_0 .net "s", 0 0, L_0x7fc74642e820;  1 drivers
S_0x7fc745625160 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc7456baf40;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc7456cedb0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746926530_0 .net "a", 3 0, L_0x7fc746436330;  1 drivers
v0x7fc7469261b0_0 .net "b", 3 0, L_0x7fc7464363d0;  1 drivers
v0x7fc746926d90_0 .net "c", 7 0, L_0x7fc7464361a0;  alias, 1 drivers
v0x7fc7469257a0_0 .net "concat1", 3 0, L_0x7fc746435930;  1 drivers
v0x7fc7469217b0_0 .net "concat2", 5 0, L_0x7fc746435ad0;  1 drivers
v0x7fc746921430_0 .net "concat3", 5 0, L_0x7fc746435b70;  1 drivers
v0x7fc746920590_0 .net "concat4", 5 0, L_0x7fc746435df0;  1 drivers
v0x7fc746920210_0 .net "mul_00", 3 0, L_0x7fc746431010;  1 drivers
v0x7fc746920df0_0 .net "mul_01", 3 0, L_0x7fc746433d70;  1 drivers
v0x7fc74691b7d0_0 .net "mul_10", 3 0, L_0x7fc7464326b0;  1 drivers
v0x7fc74691b450_0 .net "mul_11", 3 0, L_0x7fc7464353e0;  1 drivers
v0x7fc74691a5b0_0 .net "sum_temp1", 3 0, L_0x7fc7464359d0;  1 drivers
v0x7fc74691a230_0 .net "sum_temp2", 5 0, L_0x7fc746435c50;  1 drivers
v0x7fc74691ae10_0 .net "sum_temp3", 5 0, L_0x7fc746435ed0;  1 drivers
L_0x7fc7464311b0 .part L_0x7fc746436330, 0, 2;
L_0x7fc746431250 .part L_0x7fc7464363d0, 0, 2;
L_0x7fc746432850 .part L_0x7fc746436330, 2, 2;
L_0x7fc746432930 .part L_0x7fc7464363d0, 0, 2;
L_0x7fc746433f10 .part L_0x7fc746436330, 0, 2;
L_0x7fc746433fe0 .part L_0x7fc7464363d0, 2, 2;
L_0x7fc746435580 .part L_0x7fc746436330, 2, 2;
L_0x7fc7464356a0 .part L_0x7fc7464363d0, 2, 2;
L_0x7fc746435840 .part L_0x7fc746431010, 2, 2;
L_0x7fc7464359d0 .arith/sum 4, L_0x7fc7464326b0, L_0x7fc746435930;
L_0x7fc746435c50 .arith/sum 6, L_0x7fc746435ad0, L_0x7fc746435b70;
L_0x7fc746435ed0 .arith/sum 6, L_0x7fc746435df0, L_0x7fc746435c50;
L_0x7fc746436010 .part L_0x7fc746431010, 0, 2;
L_0x7fc7464361a0 .concat8 [ 2 6 0 0], L_0x7fc746436010, L_0x7fc746436280;
S_0x7fc745617830 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc745625160;
 .timescale -9 -12;
L_0x7fc746436280 .functor BUFZ 6, L_0x7fc746435ed0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc74692d6f0_0 .net *"_ivl_10", 1 0, L_0x7fc746435840;  1 drivers
L_0x7fc746e00290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74692d370_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e00290;  1 drivers
L_0x7fc746e002d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74692c4d0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e002d8;  1 drivers
L_0x7fc746e00320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74692c150_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e00320;  1 drivers
v0x7fc74692cd30_0 .net *"_ivl_25", 1 0, L_0x7fc746436010;  1 drivers
v0x7fc746927750_0 .net *"_ivl_27", 5 0, L_0x7fc746436280;  1 drivers
L_0x7fc746e00248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7469273d0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e00248;  1 drivers
L_0x7fc746435930 .concat [ 2 2 0 0], L_0x7fc746435840, L_0x7fc746e00248;
L_0x7fc746435ad0 .concat [ 4 2 0 0], L_0x7fc746433d70, L_0x7fc746e00290;
L_0x7fc746435b70 .concat [ 2 4 0 0], L_0x7fc746e002d8, L_0x7fc7464353e0;
L_0x7fc746435df0 .concat [ 4 2 0 0], L_0x7fc7464359d0, L_0x7fc746e00320;
S_0x7fc745687970 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc745617830;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7456ca030 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc74698b0b0_0 .net "a", 1 0, L_0x7fc7464311b0;  1 drivers
v0x7fc746988c60_0 .net "b", 1 0, L_0x7fc746431250;  1 drivers
v0x7fc746951060_0 .net "c", 3 0, L_0x7fc746431010;  alias, 1 drivers
v0x7fc746984c90_0 .net "temp", 3 0, L_0x7fc746430a90;  1 drivers
L_0x7fc74642fcc0 .part L_0x7fc7464311b0, 0, 1;
L_0x7fc74642fd60 .part L_0x7fc746431250, 0, 1;
L_0x7fc74642fef0 .part L_0x7fc7464311b0, 1, 1;
L_0x7fc74642ffd0 .part L_0x7fc746431250, 0, 1;
L_0x7fc7464301a0 .part L_0x7fc7464311b0, 0, 1;
L_0x7fc746430240 .part L_0x7fc746431250, 1, 1;
L_0x7fc7464303f0 .part L_0x7fc7464311b0, 1, 1;
L_0x7fc746430510 .part L_0x7fc746431250, 1, 1;
L_0x7fc746430900 .part L_0x7fc746430a90, 0, 1;
L_0x7fc7464309f0 .part L_0x7fc746430a90, 1, 1;
L_0x7fc746430a90 .concat8 [ 1 1 1 1], L_0x7fc7464300b0, L_0x7fc7464302e0, L_0x7fc746430650, L_0x7fc7464307d0;
L_0x7fc746430de0 .part L_0x7fc746430a90, 2, 1;
L_0x7fc746430f00 .part L_0x7fc746430a90, 3, 1;
L_0x7fc746431010 .concat8 [ 1 1 1 1], L_0x7fc74642fe00, L_0x7fc746430720, L_0x7fc746430c80, L_0x7fc746430cf0;
S_0x7fc7456877a0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745687970;
 .timescale -9 -12;
L_0x7fc74642fe00 .functor AND 1, L_0x7fc74642fcc0, L_0x7fc74642fd60, C4<1>, C4<1>;
L_0x7fc7464300b0 .functor AND 1, L_0x7fc74642fef0, L_0x7fc74642ffd0, C4<1>, C4<1>;
L_0x7fc7464302e0 .functor AND 1, L_0x7fc7464301a0, L_0x7fc746430240, C4<1>, C4<1>;
L_0x7fc746430650 .functor AND 1, L_0x7fc7464303f0, L_0x7fc746430510, C4<1>, C4<1>;
v0x7fc74699c5e0_0 .net *"_ivl_0", 0 0, L_0x7fc74642fcc0;  1 drivers
v0x7fc746996fc0_0 .net *"_ivl_1", 0 0, L_0x7fc74642fd60;  1 drivers
v0x7fc746996c40_0 .net *"_ivl_10", 0 0, L_0x7fc7464302e0;  1 drivers
v0x7fc746995da0_0 .net *"_ivl_12", 0 0, L_0x7fc7464303f0;  1 drivers
v0x7fc746995a20_0 .net *"_ivl_13", 0 0, L_0x7fc746430510;  1 drivers
v0x7fc746996600_0 .net *"_ivl_14", 0 0, L_0x7fc746430650;  1 drivers
v0x7fc746990690_0 .net *"_ivl_2", 0 0, L_0x7fc74642fe00;  1 drivers
v0x7fc74698de60_0 .net *"_ivl_4", 0 0, L_0x7fc74642fef0;  1 drivers
v0x7fc74698d220_0 .net *"_ivl_5", 0 0, L_0x7fc74642ffd0;  1 drivers
v0x7fc74698cea0_0 .net *"_ivl_6", 0 0, L_0x7fc7464300b0;  1 drivers
v0x7fc74698be40_0 .net *"_ivl_8", 0 0, L_0x7fc7464301a0;  1 drivers
v0x7fc74698bac0_0 .net *"_ivl_9", 0 0, L_0x7fc746430240;  1 drivers
S_0x7fc7456875d0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc7456877a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746430720 .functor XOR 1, L_0x7fc746430900, L_0x7fc7464309f0, C4<0>, C4<0>;
L_0x7fc7464307d0 .functor AND 1, L_0x7fc746430900, L_0x7fc7464309f0, C4<1>, C4<1>;
v0x7fc7469a1d20_0 .net "a", 0 0, L_0x7fc746430900;  1 drivers
v0x7fc7469a19a0_0 .net "b", 0 0, L_0x7fc7464309f0;  1 drivers
v0x7fc7469a2580_0 .net "c", 0 0, L_0x7fc7464307d0;  1 drivers
v0x7fc7469a0f90_0 .net "s", 0 0, L_0x7fc746430720;  1 drivers
S_0x7fc745687400 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc7456877a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746430c80 .functor XOR 1, L_0x7fc746430de0, L_0x7fc746430f00, C4<0>, C4<0>;
L_0x7fc746430cf0 .functor AND 1, L_0x7fc746430de0, L_0x7fc746430f00, C4<1>, C4<1>;
v0x7fc74699cfa0_0 .net "a", 0 0, L_0x7fc746430de0;  1 drivers
v0x7fc74699cc20_0 .net "b", 0 0, L_0x7fc746430f00;  1 drivers
v0x7fc74699bd80_0 .net "c", 0 0, L_0x7fc746430cf0;  1 drivers
v0x7fc74699ba00_0 .net "s", 0 0, L_0x7fc746430c80;  1 drivers
S_0x7fc745687230 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc745617830;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7456c8e10 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746971030_0 .net "a", 1 0, L_0x7fc746432850;  1 drivers
v0x7fc746971c10_0 .net "b", 1 0, L_0x7fc746432930;  1 drivers
v0x7fc746969170_0 .net "c", 3 0, L_0x7fc7464326b0;  alias, 1 drivers
v0x7fc74695d360_0 .net "temp", 3 0, L_0x7fc746432130;  1 drivers
L_0x7fc7464312f0 .part L_0x7fc746432850, 0, 1;
L_0x7fc746431390 .part L_0x7fc746432930, 0, 1;
L_0x7fc746431540 .part L_0x7fc746432850, 1, 1;
L_0x7fc746431620 .part L_0x7fc746432930, 0, 1;
L_0x7fc746431810 .part L_0x7fc746432850, 0, 1;
L_0x7fc7464318e0 .part L_0x7fc746432930, 1, 1;
L_0x7fc746431a90 .part L_0x7fc746432850, 1, 1;
L_0x7fc746431bb0 .part L_0x7fc746432930, 1, 1;
L_0x7fc746431fa0 .part L_0x7fc746432130, 0, 1;
L_0x7fc746432090 .part L_0x7fc746432130, 1, 1;
L_0x7fc746432130 .concat8 [ 1 1 1 1], L_0x7fc746431700, L_0x7fc746431980, L_0x7fc746431cf0, L_0x7fc746431e70;
L_0x7fc746432480 .part L_0x7fc746432130, 2, 1;
L_0x7fc7464325a0 .part L_0x7fc746432130, 3, 1;
L_0x7fc7464326b0 .concat8 [ 1 1 1 1], L_0x7fc746431430, L_0x7fc746431dc0, L_0x7fc746432320, L_0x7fc746432390;
S_0x7fc745687060 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745687230;
 .timescale -9 -12;
L_0x7fc746431430 .functor AND 1, L_0x7fc7464312f0, L_0x7fc746431390, C4<1>, C4<1>;
L_0x7fc746431700 .functor AND 1, L_0x7fc746431540, L_0x7fc746431620, C4<1>, C4<1>;
L_0x7fc746431980 .functor AND 1, L_0x7fc746431810, L_0x7fc7464318e0, C4<1>, C4<1>;
L_0x7fc746431cf0 .functor AND 1, L_0x7fc746431a90, L_0x7fc746431bb0, C4<1>, C4<1>;
v0x7fc74697d330_0 .net *"_ivl_0", 0 0, L_0x7fc7464312f0;  1 drivers
v0x7fc74697cfb0_0 .net *"_ivl_1", 0 0, L_0x7fc746431390;  1 drivers
v0x7fc74697db90_0 .net *"_ivl_10", 0 0, L_0x7fc746431980;  1 drivers
v0x7fc74697c5a0_0 .net *"_ivl_12", 0 0, L_0x7fc746431a90;  1 drivers
v0x7fc7469785b0_0 .net *"_ivl_13", 0 0, L_0x7fc746431bb0;  1 drivers
v0x7fc746978230_0 .net *"_ivl_14", 0 0, L_0x7fc746431cf0;  1 drivers
v0x7fc746977390_0 .net *"_ivl_2", 0 0, L_0x7fc746431430;  1 drivers
v0x7fc746977010_0 .net *"_ivl_4", 0 0, L_0x7fc746431540;  1 drivers
v0x7fc746977bf0_0 .net *"_ivl_5", 0 0, L_0x7fc746431620;  1 drivers
v0x7fc7469725d0_0 .net *"_ivl_6", 0 0, L_0x7fc746431700;  1 drivers
v0x7fc746972250_0 .net *"_ivl_8", 0 0, L_0x7fc746431810;  1 drivers
v0x7fc7469713b0_0 .net *"_ivl_9", 0 0, L_0x7fc7464318e0;  1 drivers
S_0x7fc745686e90 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745687060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746431dc0 .functor XOR 1, L_0x7fc746431fa0, L_0x7fc746432090, C4<0>, C4<0>;
L_0x7fc746431e70 .functor AND 1, L_0x7fc746431fa0, L_0x7fc746432090, C4<1>, C4<1>;
v0x7fc746978e80_0 .net "a", 0 0, L_0x7fc746431fa0;  1 drivers
v0x7fc7469844f0_0 .net "b", 0 0, L_0x7fc746432090;  1 drivers
v0x7fc746984170_0 .net "c", 0 0, L_0x7fc746431e70;  1 drivers
v0x7fc7469832d0_0 .net "s", 0 0, L_0x7fc746431dc0;  1 drivers
S_0x7fc745686cc0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745687060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746432320 .functor XOR 1, L_0x7fc746432480, L_0x7fc7464325a0, C4<0>, C4<0>;
L_0x7fc746432390 .functor AND 1, L_0x7fc746432480, L_0x7fc7464325a0, C4<1>, C4<1>;
v0x7fc746982f50_0 .net "a", 0 0, L_0x7fc746432480;  1 drivers
v0x7fc746983b30_0 .net "b", 0 0, L_0x7fc7464325a0;  1 drivers
v0x7fc74697e550_0 .net "c", 0 0, L_0x7fc746432390;  1 drivers
v0x7fc74697e1d0_0 .net "s", 0 0, L_0x7fc746432320;  1 drivers
S_0x7fc745686af0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc745617830;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7456c4050 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7469560f0_0 .net "a", 1 0, L_0x7fc746433f10;  1 drivers
v0x7fc74694d610_0 .net "b", 1 0, L_0x7fc746433fe0;  1 drivers
v0x7fc746941800_0 .net "c", 3 0, L_0x7fc746433d70;  alias, 1 drivers
v0x7fc74694ce70_0 .net "temp", 3 0, L_0x7fc7464337f0;  1 drivers
L_0x7fc746432a10 .part L_0x7fc746433f10, 0, 1;
L_0x7fc746432ab0 .part L_0x7fc746433fe0, 0, 1;
L_0x7fc746432c40 .part L_0x7fc746433f10, 1, 1;
L_0x7fc746432d20 .part L_0x7fc746433fe0, 0, 1;
L_0x7fc746432ef0 .part L_0x7fc746433f10, 0, 1;
L_0x7fc746432fc0 .part L_0x7fc746433fe0, 1, 1;
L_0x7fc746433150 .part L_0x7fc746433f10, 1, 1;
L_0x7fc746433270 .part L_0x7fc746433fe0, 1, 1;
L_0x7fc746433660 .part L_0x7fc7464337f0, 0, 1;
L_0x7fc746433750 .part L_0x7fc7464337f0, 1, 1;
L_0x7fc7464337f0 .concat8 [ 1 1 1 1], L_0x7fc746432e00, L_0x7fc746433060, L_0x7fc7464333b0, L_0x7fc746433530;
L_0x7fc746433b40 .part L_0x7fc7464337f0, 2, 1;
L_0x7fc746433c60 .part L_0x7fc7464337f0, 3, 1;
L_0x7fc746433d70 .concat8 [ 1 1 1 1], L_0x7fc746432b50, L_0x7fc746433480, L_0x7fc7464339e0, L_0x7fc746433a50;
S_0x7fc745685e80 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745686af0;
 .timescale -9 -12;
L_0x7fc746432b50 .functor AND 1, L_0x7fc746432a10, L_0x7fc746432ab0, C4<1>, C4<1>;
L_0x7fc746432e00 .functor AND 1, L_0x7fc746432c40, L_0x7fc746432d20, C4<1>, C4<1>;
L_0x7fc746433060 .functor AND 1, L_0x7fc746432ef0, L_0x7fc746432fc0, C4<1>, C4<1>;
L_0x7fc7464333b0 .functor AND 1, L_0x7fc746433150, L_0x7fc746433270, C4<1>, C4<1>;
v0x7fc746961490_0 .net *"_ivl_0", 0 0, L_0x7fc746432a10;  1 drivers
v0x7fc746962070_0 .net *"_ivl_1", 0 0, L_0x7fc746432ab0;  1 drivers
v0x7fc746960a80_0 .net *"_ivl_10", 0 0, L_0x7fc746433060;  1 drivers
v0x7fc74695ca90_0 .net *"_ivl_12", 0 0, L_0x7fc746433150;  1 drivers
v0x7fc74695c710_0 .net *"_ivl_13", 0 0, L_0x7fc746433270;  1 drivers
v0x7fc74695b870_0 .net *"_ivl_14", 0 0, L_0x7fc7464333b0;  1 drivers
v0x7fc74695b4f0_0 .net *"_ivl_2", 0 0, L_0x7fc746432b50;  1 drivers
v0x7fc74695c0d0_0 .net *"_ivl_4", 0 0, L_0x7fc746432c40;  1 drivers
v0x7fc746956ab0_0 .net *"_ivl_5", 0 0, L_0x7fc746432d20;  1 drivers
v0x7fc746956730_0 .net *"_ivl_6", 0 0, L_0x7fc746432e00;  1 drivers
v0x7fc746955890_0 .net *"_ivl_8", 0 0, L_0x7fc746432ef0;  1 drivers
v0x7fc746955510_0 .net *"_ivl_9", 0 0, L_0x7fc746432fc0;  1 drivers
S_0x7fc7456858d0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745685e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746433480 .functor XOR 1, L_0x7fc746433660, L_0x7fc746433750, C4<0>, C4<0>;
L_0x7fc746433530 .functor AND 1, L_0x7fc746433660, L_0x7fc746433750, C4<1>, C4<1>;
v0x7fc7469689d0_0 .net "a", 0 0, L_0x7fc746433660;  1 drivers
v0x7fc746968650_0 .net "b", 0 0, L_0x7fc746433750;  1 drivers
v0x7fc7469677b0_0 .net "c", 0 0, L_0x7fc746433530;  1 drivers
v0x7fc746967430_0 .net "s", 0 0, L_0x7fc746433480;  1 drivers
S_0x7fc7456708b0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745685e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7464339e0 .functor XOR 1, L_0x7fc746433b40, L_0x7fc746433c60, C4<0>, C4<0>;
L_0x7fc746433a50 .functor AND 1, L_0x7fc746433b40, L_0x7fc746433c60, C4<1>, C4<1>;
v0x7fc746968010_0 .net "a", 0 0, L_0x7fc746433b40;  1 drivers
v0x7fc746962a30_0 .net "b", 0 0, L_0x7fc746433c60;  1 drivers
v0x7fc7469626b0_0 .net "c", 0 0, L_0x7fc746433a50;  1 drivers
v0x7fc746961810_0 .net "s", 0 0, L_0x7fc7464339e0;  1 drivers
S_0x7fc745682d60 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc745617830;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7456c2e30 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746934610_0 .net "a", 1 0, L_0x7fc746435580;  1 drivers
v0x7fc746916340_0 .net "b", 1 0, L_0x7fc7464356a0;  1 drivers
v0x7fc74692de90_0 .net "c", 3 0, L_0x7fc7464353e0;  alias, 1 drivers
v0x7fc746922080_0 .net "temp", 3 0, L_0x7fc746434e60;  1 drivers
L_0x7fc746434080 .part L_0x7fc746435580, 0, 1;
L_0x7fc746434120 .part L_0x7fc7464356a0, 0, 1;
L_0x7fc7464342b0 .part L_0x7fc746435580, 1, 1;
L_0x7fc746434390 .part L_0x7fc7464356a0, 0, 1;
L_0x7fc746434560 .part L_0x7fc746435580, 0, 1;
L_0x7fc746434630 .part L_0x7fc7464356a0, 1, 1;
L_0x7fc7464347c0 .part L_0x7fc746435580, 1, 1;
L_0x7fc7464348e0 .part L_0x7fc7464356a0, 1, 1;
L_0x7fc746434cd0 .part L_0x7fc746434e60, 0, 1;
L_0x7fc746434dc0 .part L_0x7fc746434e60, 1, 1;
L_0x7fc746434e60 .concat8 [ 1 1 1 1], L_0x7fc746434470, L_0x7fc7464346d0, L_0x7fc746434a20, L_0x7fc746434ba0;
L_0x7fc7464351b0 .part L_0x7fc746434e60, 2, 1;
L_0x7fc7464352d0 .part L_0x7fc746434e60, 3, 1;
L_0x7fc7464353e0 .concat8 [ 1 1 1 1], L_0x7fc7464341c0, L_0x7fc746434af0, L_0x7fc746435050, L_0x7fc7464350c0;
S_0x7fc745682b90 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745682d60;
 .timescale -9 -12;
L_0x7fc7464341c0 .functor AND 1, L_0x7fc746434080, L_0x7fc746434120, C4<1>, C4<1>;
L_0x7fc746434470 .functor AND 1, L_0x7fc7464342b0, L_0x7fc746434390, C4<1>, C4<1>;
L_0x7fc7464346d0 .functor AND 1, L_0x7fc746434560, L_0x7fc746434630, C4<1>, C4<1>;
L_0x7fc746434a20 .functor AND 1, L_0x7fc7464347c0, L_0x7fc7464348e0, C4<1>, C4<1>;
v0x7fc746946510_0 .net *"_ivl_0", 0 0, L_0x7fc746434080;  1 drivers
v0x7fc746944f20_0 .net *"_ivl_1", 0 0, L_0x7fc746434120;  1 drivers
v0x7fc746940f30_0 .net *"_ivl_10", 0 0, L_0x7fc7464346d0;  1 drivers
v0x7fc746940bb0_0 .net *"_ivl_12", 0 0, L_0x7fc7464347c0;  1 drivers
v0x7fc74693fd10_0 .net *"_ivl_13", 0 0, L_0x7fc7464348e0;  1 drivers
v0x7fc74693f990_0 .net *"_ivl_14", 0 0, L_0x7fc746434a20;  1 drivers
v0x7fc746940570_0 .net *"_ivl_2", 0 0, L_0x7fc7464341c0;  1 drivers
v0x7fc74693af50_0 .net *"_ivl_4", 0 0, L_0x7fc7464342b0;  1 drivers
v0x7fc74693abd0_0 .net *"_ivl_5", 0 0, L_0x7fc746434390;  1 drivers
v0x7fc746939d30_0 .net *"_ivl_6", 0 0, L_0x7fc746434470;  1 drivers
v0x7fc7469399b0_0 .net *"_ivl_8", 0 0, L_0x7fc746434560;  1 drivers
v0x7fc74693a590_0 .net *"_ivl_9", 0 0, L_0x7fc746434630;  1 drivers
S_0x7fc7456829c0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745682b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746434af0 .functor XOR 1, L_0x7fc746434cd0, L_0x7fc746434dc0, C4<0>, C4<0>;
L_0x7fc746434ba0 .functor AND 1, L_0x7fc746434cd0, L_0x7fc746434dc0, C4<1>, C4<1>;
v0x7fc74694caf0_0 .net "a", 0 0, L_0x7fc746434cd0;  1 drivers
v0x7fc74694bc50_0 .net "b", 0 0, L_0x7fc746434dc0;  1 drivers
v0x7fc74694b8d0_0 .net "c", 0 0, L_0x7fc746434ba0;  1 drivers
v0x7fc74694c4b0_0 .net "s", 0 0, L_0x7fc746434af0;  1 drivers
S_0x7fc7456827f0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745682b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746435050 .functor XOR 1, L_0x7fc7464351b0, L_0x7fc7464352d0, C4<0>, C4<0>;
L_0x7fc7464350c0 .functor AND 1, L_0x7fc7464351b0, L_0x7fc7464352d0, C4<1>, C4<1>;
v0x7fc746946ed0_0 .net "a", 0 0, L_0x7fc7464351b0;  1 drivers
v0x7fc746946b50_0 .net "b", 0 0, L_0x7fc7464352d0;  1 drivers
v0x7fc746945cb0_0 .net "c", 0 0, L_0x7fc7464350c0;  1 drivers
v0x7fc746945930_0 .net "s", 0 0, L_0x7fc746435050;  1 drivers
S_0x7fc745682620 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc7456baf40;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc7456b6870 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746c51260_0 .net "a", 3 0, L_0x7fc74643caf0;  1 drivers
v0x7fc746c4bc40_0 .net "b", 3 0, L_0x7fc74643cc10;  1 drivers
v0x7fc746c4b8c0_0 .net "c", 7 0, L_0x7fc74643c960;  alias, 1 drivers
v0x7fc746c4aa20_0 .net "concat1", 3 0, L_0x7fc74643c0b0;  1 drivers
v0x7fc746c4a6a0_0 .net "concat2", 5 0, L_0x7fc74643c290;  1 drivers
v0x7fc746c4b280_0 .net "concat3", 5 0, L_0x7fc74643c330;  1 drivers
v0x7fc746c427a0_0 .net "concat4", 5 0, L_0x7fc74643c5b0;  1 drivers
v0x7fc746c36990_0 .net "mul_00", 3 0, L_0x7fc746437810;  1 drivers
v0x7fc746c42000_0 .net "mul_01", 3 0, L_0x7fc74643a570;  1 drivers
v0x7fc746c41c80_0 .net "mul_10", 3 0, L_0x7fc746438eb0;  1 drivers
v0x7fc746c40de0_0 .net "mul_11", 3 0, L_0x7fc74643bbe0;  1 drivers
v0x7fc746c40a60_0 .net "sum_temp1", 3 0, L_0x7fc74643c150;  1 drivers
v0x7fc746c41640_0 .net "sum_temp2", 5 0, L_0x7fc74643c410;  1 drivers
v0x7fc746c3c060_0 .net "sum_temp3", 5 0, L_0x7fc74643c690;  1 drivers
L_0x7fc7464379b0 .part L_0x7fc74643caf0, 0, 2;
L_0x7fc746437a50 .part L_0x7fc74643cc10, 0, 2;
L_0x7fc746439050 .part L_0x7fc74643caf0, 2, 2;
L_0x7fc746439130 .part L_0x7fc74643cc10, 0, 2;
L_0x7fc74643a710 .part L_0x7fc74643caf0, 0, 2;
L_0x7fc74643a7e0 .part L_0x7fc74643cc10, 2, 2;
L_0x7fc74643bd80 .part L_0x7fc74643caf0, 2, 2;
L_0x7fc74643bea0 .part L_0x7fc74643cc10, 2, 2;
L_0x7fc74643bfc0 .part L_0x7fc746437810, 2, 2;
L_0x7fc74643c150 .arith/sum 4, L_0x7fc746438eb0, L_0x7fc74643c0b0;
L_0x7fc74643c410 .arith/sum 6, L_0x7fc74643c290, L_0x7fc74643c330;
L_0x7fc74643c690 .arith/sum 6, L_0x7fc74643c5b0, L_0x7fc74643c410;
L_0x7fc74643c7d0 .part L_0x7fc746437810, 0, 2;
L_0x7fc74643c960 .concat8 [ 2 6 0 0], L_0x7fc74643c7d0, L_0x7fc74643ca40;
S_0x7fc745682450 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc745682620;
 .timescale -9 -12;
L_0x7fc74643ca40 .functor BUFZ 6, L_0x7fc74643c690, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746c56620_0 .net *"_ivl_10", 1 0, L_0x7fc74643bfc0;  1 drivers
L_0x7fc746e003b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746c57200_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e003b0;  1 drivers
L_0x7fc746e003f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746c55c10_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e003f8;  1 drivers
L_0x7fc746e00440 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746c51c20_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e00440;  1 drivers
v0x7fc746c518a0_0 .net *"_ivl_25", 1 0, L_0x7fc74643c7d0;  1 drivers
v0x7fc746c50a00_0 .net *"_ivl_27", 5 0, L_0x7fc74643ca40;  1 drivers
L_0x7fc746e00368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746c50680_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e00368;  1 drivers
L_0x7fc74643c0b0 .concat [ 2 2 0 0], L_0x7fc74643bfc0, L_0x7fc746e00368;
L_0x7fc74643c290 .concat [ 4 2 0 0], L_0x7fc74643a570, L_0x7fc746e003b0;
L_0x7fc74643c330 .concat [ 2 4 0 0], L_0x7fc746e003f8, L_0x7fc74643bbe0;
L_0x7fc74643c5b0 .concat [ 4 2 0 0], L_0x7fc74643c150, L_0x7fc746e00440;
S_0x7fc745682280 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc745682450;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7456b5650 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cb2670_0 .net "a", 1 0, L_0x7fc7464379b0;  1 drivers
v0x7fc746cae980_0 .net "b", 1 0, L_0x7fc746437a50;  1 drivers
v0x7fc746cae600_0 .net "c", 3 0, L_0x7fc746437810;  alias, 1 drivers
v0x7fc746cad760_0 .net "temp", 3 0, L_0x7fc746437290;  1 drivers
L_0x7fc746436470 .part L_0x7fc7464379b0, 0, 1;
L_0x7fc746436510 .part L_0x7fc746437a50, 0, 1;
L_0x7fc7464366a0 .part L_0x7fc7464379b0, 1, 1;
L_0x7fc746436780 .part L_0x7fc746437a50, 0, 1;
L_0x7fc746436970 .part L_0x7fc7464379b0, 0, 1;
L_0x7fc746436a40 .part L_0x7fc746437a50, 1, 1;
L_0x7fc746436bf0 .part L_0x7fc7464379b0, 1, 1;
L_0x7fc746436d10 .part L_0x7fc746437a50, 1, 1;
L_0x7fc746437100 .part L_0x7fc746437290, 0, 1;
L_0x7fc7464371f0 .part L_0x7fc746437290, 1, 1;
L_0x7fc746437290 .concat8 [ 1 1 1 1], L_0x7fc746436860, L_0x7fc746436ae0, L_0x7fc746436e50, L_0x7fc746436fd0;
L_0x7fc7464375e0 .part L_0x7fc746437290, 2, 1;
L_0x7fc746437700 .part L_0x7fc746437290, 3, 1;
L_0x7fc746437810 .concat8 [ 1 1 1 1], L_0x7fc7464365b0, L_0x7fc746436f20, L_0x7fc746437480, L_0x7fc7464374f0;
S_0x7fc7456820b0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745682280;
 .timescale -9 -12;
L_0x7fc7464365b0 .functor AND 1, L_0x7fc746436470, L_0x7fc746436510, C4<1>, C4<1>;
L_0x7fc746436860 .functor AND 1, L_0x7fc7464366a0, L_0x7fc746436780, C4<1>, C4<1>;
L_0x7fc746436ae0 .functor AND 1, L_0x7fc746436970, L_0x7fc746436a40, C4<1>, C4<1>;
L_0x7fc746436e50 .functor AND 1, L_0x7fc746436bf0, L_0x7fc746436d10, C4<1>, C4<1>;
v0x7fc74690b8b0_0 .net *"_ivl_0", 0 0, L_0x7fc746436470;  1 drivers
v0x7fc74690aa10_0 .net *"_ivl_1", 0 0, L_0x7fc746436510;  1 drivers
v0x7fc74690a690_0 .net *"_ivl_10", 0 0, L_0x7fc746436ae0;  1 drivers
v0x7fc74690b270_0 .net *"_ivl_12", 0 0, L_0x7fc746436bf0;  1 drivers
v0x7fc746909c80_0 .net *"_ivl_13", 0 0, L_0x7fc746436d10;  1 drivers
v0x7fc746905c90_0 .net *"_ivl_14", 0 0, L_0x7fc746436e50;  1 drivers
v0x7fc746905910_0 .net *"_ivl_2", 0 0, L_0x7fc7464365b0;  1 drivers
v0x7fc746904a70_0 .net *"_ivl_4", 0 0, L_0x7fc7464366a0;  1 drivers
v0x7fc7469046f0_0 .net *"_ivl_5", 0 0, L_0x7fc746436780;  1 drivers
v0x7fc7469052d0_0 .net *"_ivl_6", 0 0, L_0x7fc746436860;  1 drivers
v0x7fc746c2ac40_0 .net *"_ivl_8", 0 0, L_0x7fc746436970;  1 drivers
v0x7fc746ca92b0_0 .net *"_ivl_9", 0 0, L_0x7fc746436a40;  1 drivers
S_0x7fc745681ee0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc7456820b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746436f20 .functor XOR 1, L_0x7fc746437100, L_0x7fc7464371f0, C4<0>, C4<0>;
L_0x7fc746436fd0 .functor AND 1, L_0x7fc746437100, L_0x7fc7464371f0, C4<1>, C4<1>;
v0x7fc746912370_0 .net "a", 0 0, L_0x7fc746437100;  1 drivers
v0x7fc746906560_0 .net "b", 0 0, L_0x7fc7464371f0;  1 drivers
v0x7fc746911bd0_0 .net "c", 0 0, L_0x7fc746436fd0;  1 drivers
v0x7fc746911850_0 .net "s", 0 0, L_0x7fc746436f20;  1 drivers
S_0x7fc745681d10 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc7456820b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746437480 .functor XOR 1, L_0x7fc7464375e0, L_0x7fc746437700, C4<0>, C4<0>;
L_0x7fc7464374f0 .functor AND 1, L_0x7fc7464375e0, L_0x7fc746437700, C4<1>, C4<1>;
v0x7fc7469109b0_0 .net "a", 0 0, L_0x7fc7464375e0;  1 drivers
v0x7fc746910630_0 .net "b", 0 0, L_0x7fc746437700;  1 drivers
v0x7fc746911210_0 .net "c", 0 0, L_0x7fc7464374f0;  1 drivers
v0x7fc74690bc30_0 .net "s", 0 0, L_0x7fc746437480;  1 drivers
S_0x7fc745681b40 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc745682450;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7456b08d0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746c93f80_0 .net "a", 1 0, L_0x7fc746439050;  1 drivers
v0x7fc746c93c00_0 .net "b", 1 0, L_0x7fc746439130;  1 drivers
v0x7fc746c947e0_0 .net "c", 3 0, L_0x7fc746438eb0;  alias, 1 drivers
v0x7fc746c8f200_0 .net "temp", 3 0, L_0x7fc746438930;  1 drivers
L_0x7fc746437af0 .part L_0x7fc746439050, 0, 1;
L_0x7fc746437b90 .part L_0x7fc746439130, 0, 1;
L_0x7fc746437d40 .part L_0x7fc746439050, 1, 1;
L_0x7fc746437e20 .part L_0x7fc746439130, 0, 1;
L_0x7fc746438010 .part L_0x7fc746439050, 0, 1;
L_0x7fc7464380e0 .part L_0x7fc746439130, 1, 1;
L_0x7fc746438290 .part L_0x7fc746439050, 1, 1;
L_0x7fc7464383b0 .part L_0x7fc746439130, 1, 1;
L_0x7fc7464387a0 .part L_0x7fc746438930, 0, 1;
L_0x7fc746438890 .part L_0x7fc746438930, 1, 1;
L_0x7fc746438930 .concat8 [ 1 1 1 1], L_0x7fc746437f00, L_0x7fc746438180, L_0x7fc7464384f0, L_0x7fc746438670;
L_0x7fc746438c80 .part L_0x7fc746438930, 2, 1;
L_0x7fc746438da0 .part L_0x7fc746438930, 3, 1;
L_0x7fc746438eb0 .concat8 [ 1 1 1 1], L_0x7fc746437c30, L_0x7fc7464385c0, L_0x7fc746438b20, L_0x7fc746438b90;
S_0x7fc745681670 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745681b40;
 .timescale -9 -12;
L_0x7fc746437c30 .functor AND 1, L_0x7fc746437af0, L_0x7fc746437b90, C4<1>, C4<1>;
L_0x7fc746437f00 .functor AND 1, L_0x7fc746437d40, L_0x7fc746437e20, C4<1>, C4<1>;
L_0x7fc746438180 .functor AND 1, L_0x7fc746438010, L_0x7fc7464380e0, C4<1>, C4<1>;
L_0x7fc7464384f0 .functor AND 1, L_0x7fc746438290, L_0x7fc7464383b0, C4<1>, C4<1>;
v0x7fc746ca2a00_0 .net *"_ivl_0", 0 0, L_0x7fc746437af0;  1 drivers
v0x7fc746ca2680_0 .net *"_ivl_1", 0 0, L_0x7fc746437b90;  1 drivers
v0x7fc746ca17e0_0 .net *"_ivl_10", 0 0, L_0x7fc746438180;  1 drivers
v0x7fc746ca1460_0 .net *"_ivl_12", 0 0, L_0x7fc746438290;  1 drivers
v0x7fc746ca2040_0 .net *"_ivl_13", 0 0, L_0x7fc7464383b0;  1 drivers
v0x7fc746c9c0c0_0 .net *"_ivl_14", 0 0, L_0x7fc7464384f0;  1 drivers
v0x7fc746c7ddf0_0 .net *"_ivl_2", 0 0, L_0x7fc746437c30;  1 drivers
v0x7fc746c461f0_0 .net *"_ivl_4", 0 0, L_0x7fc746437d40;  1 drivers
v0x7fc746c95940_0 .net *"_ivl_5", 0 0, L_0x7fc746437e20;  1 drivers
v0x7fc746c89b30_0 .net *"_ivl_6", 0 0, L_0x7fc746437f00;  1 drivers
v0x7fc746c951a0_0 .net *"_ivl_8", 0 0, L_0x7fc746438010;  1 drivers
v0x7fc746c94e20_0 .net *"_ivl_9", 0 0, L_0x7fc7464380e0;  1 drivers
S_0x7fc74567f280 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745681670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7464385c0 .functor XOR 1, L_0x7fc7464387a0, L_0x7fc746438890, C4<0>, C4<0>;
L_0x7fc746438670 .functor AND 1, L_0x7fc7464387a0, L_0x7fc746438890, C4<1>, C4<1>;
v0x7fc746cad3e0_0 .net "a", 0 0, L_0x7fc7464387a0;  1 drivers
v0x7fc746cadfc0_0 .net "b", 0 0, L_0x7fc746438890;  1 drivers
v0x7fc746cac9d0_0 .net "c", 0 0, L_0x7fc746438670;  1 drivers
v0x7fc746ca89e0_0 .net "s", 0 0, L_0x7fc7464385c0;  1 drivers
S_0x7fc74567ecd0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745681670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746438b20 .functor XOR 1, L_0x7fc746438c80, L_0x7fc746438da0, C4<0>, C4<0>;
L_0x7fc746438b90 .functor AND 1, L_0x7fc746438c80, L_0x7fc746438da0, C4<1>, C4<1>;
v0x7fc746ca8660_0 .net "a", 0 0, L_0x7fc746438c80;  1 drivers
v0x7fc746ca77c0_0 .net "b", 0 0, L_0x7fc746438da0;  1 drivers
v0x7fc746ca7440_0 .net "c", 0 0, L_0x7fc746438b90;  1 drivers
v0x7fc746ca8020_0 .net "s", 0 0, L_0x7fc746438b20;  1 drivers
S_0x7fc74567eb00 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc745682450;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7456af6b0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746c780e0_0 .net "a", 1 0, L_0x7fc74643a710;  1 drivers
v0x7fc746c78cc0_0 .net "b", 1 0, L_0x7fc74643a7e0;  1 drivers
v0x7fc746c736e0_0 .net "c", 3 0, L_0x7fc74643a570;  alias, 1 drivers
v0x7fc746c73360_0 .net "temp", 3 0, L_0x7fc746439ff0;  1 drivers
L_0x7fc746439210 .part L_0x7fc74643a710, 0, 1;
L_0x7fc7464392b0 .part L_0x7fc74643a7e0, 0, 1;
L_0x7fc746439440 .part L_0x7fc74643a710, 1, 1;
L_0x7fc746439520 .part L_0x7fc74643a7e0, 0, 1;
L_0x7fc7464396f0 .part L_0x7fc74643a710, 0, 1;
L_0x7fc7464397c0 .part L_0x7fc74643a7e0, 1, 1;
L_0x7fc746439950 .part L_0x7fc74643a710, 1, 1;
L_0x7fc746439a70 .part L_0x7fc74643a7e0, 1, 1;
L_0x7fc746439e60 .part L_0x7fc746439ff0, 0, 1;
L_0x7fc746439f50 .part L_0x7fc746439ff0, 1, 1;
L_0x7fc746439ff0 .concat8 [ 1 1 1 1], L_0x7fc746439600, L_0x7fc746439860, L_0x7fc746439bb0, L_0x7fc746439d30;
L_0x7fc74643a340 .part L_0x7fc746439ff0, 2, 1;
L_0x7fc74643a460 .part L_0x7fc746439ff0, 3, 1;
L_0x7fc74643a570 .concat8 [ 1 1 1 1], L_0x7fc746439350, L_0x7fc746439c80, L_0x7fc74643a1e0, L_0x7fc74643a250;
S_0x7fc74567e930 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74567eb00;
 .timescale -9 -12;
L_0x7fc746439350 .functor AND 1, L_0x7fc746439210, L_0x7fc7464392b0, C4<1>, C4<1>;
L_0x7fc746439600 .functor AND 1, L_0x7fc746439440, L_0x7fc746439520, C4<1>, C4<1>;
L_0x7fc746439860 .functor AND 1, L_0x7fc7464396f0, L_0x7fc7464397c0, C4<1>, C4<1>;
L_0x7fc746439bb0 .functor AND 1, L_0x7fc746439950, L_0x7fc746439a70, C4<1>, C4<1>;
v0x7fc746c87cc0_0 .net *"_ivl_0", 0 0, L_0x7fc746439210;  1 drivers
v0x7fc746c888a0_0 .net *"_ivl_1", 0 0, L_0x7fc7464392b0;  1 drivers
v0x7fc746c83280_0 .net *"_ivl_10", 0 0, L_0x7fc746439860;  1 drivers
v0x7fc746c82f00_0 .net *"_ivl_12", 0 0, L_0x7fc746439950;  1 drivers
v0x7fc746c82060_0 .net *"_ivl_13", 0 0, L_0x7fc746439a70;  1 drivers
v0x7fc746c81ce0_0 .net *"_ivl_14", 0 0, L_0x7fc746439bb0;  1 drivers
v0x7fc746c828c0_0 .net *"_ivl_2", 0 0, L_0x7fc746439350;  1 drivers
v0x7fc746c79e20_0 .net *"_ivl_4", 0 0, L_0x7fc746439440;  1 drivers
v0x7fc746c6e010_0 .net *"_ivl_5", 0 0, L_0x7fc746439520;  1 drivers
v0x7fc746c79680_0 .net *"_ivl_6", 0 0, L_0x7fc746439600;  1 drivers
v0x7fc746c79300_0 .net *"_ivl_8", 0 0, L_0x7fc7464396f0;  1 drivers
v0x7fc746c78460_0 .net *"_ivl_9", 0 0, L_0x7fc7464397c0;  1 drivers
S_0x7fc7456723f0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74567e930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746439c80 .functor XOR 1, L_0x7fc746439e60, L_0x7fc746439f50, C4<0>, C4<0>;
L_0x7fc746439d30 .functor AND 1, L_0x7fc746439e60, L_0x7fc746439f50, C4<1>, C4<1>;
v0x7fc746c8ee80_0 .net "a", 0 0, L_0x7fc746439e60;  1 drivers
v0x7fc746c8dfe0_0 .net "b", 0 0, L_0x7fc746439f50;  1 drivers
v0x7fc746c8dc60_0 .net "c", 0 0, L_0x7fc746439d30;  1 drivers
v0x7fc746c8e840_0 .net "s", 0 0, L_0x7fc746439c80;  1 drivers
S_0x7fc74567b770 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74567e930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74643a1e0 .functor XOR 1, L_0x7fc74643a340, L_0x7fc74643a460, C4<0>, C4<0>;
L_0x7fc74643a250 .functor AND 1, L_0x7fc74643a340, L_0x7fc74643a460, C4<1>, C4<1>;
v0x7fc746c8d250_0 .net "a", 0 0, L_0x7fc74643a340;  1 drivers
v0x7fc746c89260_0 .net "b", 0 0, L_0x7fc74643a460;  1 drivers
v0x7fc746c88ee0_0 .net "c", 0 0, L_0x7fc74643a250;  1 drivers
v0x7fc746c88040_0 .net "s", 0 0, L_0x7fc74643a1e0;  1 drivers
S_0x7fc74567b5a0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc745682450;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7456aa930 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746c5d1a0_0 .net "a", 1 0, L_0x7fc74643bd80;  1 drivers
v0x7fc746c57bc0_0 .net "b", 1 0, L_0x7fc74643bea0;  1 drivers
v0x7fc746c57840_0 .net "c", 3 0, L_0x7fc74643bbe0;  alias, 1 drivers
v0x7fc746c569a0_0 .net "temp", 3 0, L_0x7fc74643b660;  1 drivers
L_0x7fc74643a880 .part L_0x7fc74643bd80, 0, 1;
L_0x7fc74643a920 .part L_0x7fc74643bea0, 0, 1;
L_0x7fc74643aab0 .part L_0x7fc74643bd80, 1, 1;
L_0x7fc74643ab90 .part L_0x7fc74643bea0, 0, 1;
L_0x7fc74643ad60 .part L_0x7fc74643bd80, 0, 1;
L_0x7fc74643ae30 .part L_0x7fc74643bea0, 1, 1;
L_0x7fc74643afc0 .part L_0x7fc74643bd80, 1, 1;
L_0x7fc74643b0e0 .part L_0x7fc74643bea0, 1, 1;
L_0x7fc74643b4d0 .part L_0x7fc74643b660, 0, 1;
L_0x7fc74643b5c0 .part L_0x7fc74643b660, 1, 1;
L_0x7fc74643b660 .concat8 [ 1 1 1 1], L_0x7fc74643ac70, L_0x7fc74643aed0, L_0x7fc74643b220, L_0x7fc74643b3a0;
L_0x7fc74643b9b0 .part L_0x7fc74643b660, 2, 1;
L_0x7fc74643bad0 .part L_0x7fc74643b660, 3, 1;
L_0x7fc74643bbe0 .concat8 [ 1 1 1 1], L_0x7fc74643a9c0, L_0x7fc74643b2f0, L_0x7fc74643b850, L_0x7fc74643b8c0;
S_0x7fc74567b3d0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74567b5a0;
 .timescale -9 -12;
L_0x7fc74643a9c0 .functor AND 1, L_0x7fc74643a880, L_0x7fc74643a920, C4<1>, C4<1>;
L_0x7fc74643ac70 .functor AND 1, L_0x7fc74643aab0, L_0x7fc74643ab90, C4<1>, C4<1>;
L_0x7fc74643aed0 .functor AND 1, L_0x7fc74643ad60, L_0x7fc74643ae30, C4<1>, C4<1>;
L_0x7fc74643b220 .functor AND 1, L_0x7fc74643afc0, L_0x7fc74643b0e0, C4<1>, C4<1>;
v0x7fc746c6cd80_0 .net *"_ivl_0", 0 0, L_0x7fc74643a880;  1 drivers
v0x7fc746c67760_0 .net *"_ivl_1", 0 0, L_0x7fc74643a920;  1 drivers
v0x7fc746c673e0_0 .net *"_ivl_10", 0 0, L_0x7fc74643aed0;  1 drivers
v0x7fc746c66540_0 .net *"_ivl_12", 0 0, L_0x7fc74643afc0;  1 drivers
v0x7fc746c661c0_0 .net *"_ivl_13", 0 0, L_0x7fc74643b0e0;  1 drivers
v0x7fc746c66da0_0 .net *"_ivl_14", 0 0, L_0x7fc74643b220;  1 drivers
v0x7fc746c5e300_0 .net *"_ivl_2", 0 0, L_0x7fc74643a9c0;  1 drivers
v0x7fc746c524f0_0 .net *"_ivl_4", 0 0, L_0x7fc74643aab0;  1 drivers
v0x7fc746c5db60_0 .net *"_ivl_5", 0 0, L_0x7fc74643ab90;  1 drivers
v0x7fc746c5d7e0_0 .net *"_ivl_6", 0 0, L_0x7fc74643ac70;  1 drivers
v0x7fc746c5c940_0 .net *"_ivl_8", 0 0, L_0x7fc74643ad60;  1 drivers
v0x7fc746c5c5c0_0 .net *"_ivl_9", 0 0, L_0x7fc74643ae30;  1 drivers
S_0x7fc74567b200 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74567b3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74643b2f0 .functor XOR 1, L_0x7fc74643b4d0, L_0x7fc74643b5c0, C4<0>, C4<0>;
L_0x7fc74643b3a0 .functor AND 1, L_0x7fc74643b4d0, L_0x7fc74643b5c0, C4<1>, C4<1>;
v0x7fc746c724c0_0 .net "a", 0 0, L_0x7fc74643b4d0;  1 drivers
v0x7fc746c72140_0 .net "b", 0 0, L_0x7fc74643b5c0;  1 drivers
v0x7fc746c72d20_0 .net "c", 0 0, L_0x7fc74643b3a0;  1 drivers
v0x7fc746c71730_0 .net "s", 0 0, L_0x7fc74643b2f0;  1 drivers
S_0x7fc74567b030 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74567b3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74643b850 .functor XOR 1, L_0x7fc74643b9b0, L_0x7fc74643bad0, C4<0>, C4<0>;
L_0x7fc74643b8c0 .functor AND 1, L_0x7fc74643b9b0, L_0x7fc74643bad0, C4<1>, C4<1>;
v0x7fc746c6d740_0 .net "a", 0 0, L_0x7fc74643b9b0;  1 drivers
v0x7fc746c6d3c0_0 .net "b", 0 0, L_0x7fc74643bad0;  1 drivers
v0x7fc746c6c520_0 .net "c", 0 0, L_0x7fc74643b8c0;  1 drivers
v0x7fc746c6c1a0_0 .net "s", 0 0, L_0x7fc74643b850;  1 drivers
S_0x7fc74567ae60 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc7456f6270;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x7fc7456a4950 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000001000>;
v0x7fc746904080_0 .net "a", 7 0, L_0x7fc746458740;  1 drivers
v0x7fc746904110_0 .net "b", 7 0, L_0x7fc746458820;  1 drivers
v0x7fc746c2a8d0_0 .net "c", 15 0, L_0x7fc7464585b0;  alias, 1 drivers
v0x7fc746c2a960_0 .net "concat1", 7 0, L_0x7fc746457d00;  1 drivers
v0x7fc746cb2970_0 .net "concat2", 11 0, L_0x7fc746457ee0;  1 drivers
v0x7fc746cb2a00_0 .net "concat3", 11 0, L_0x7fc746457f80;  1 drivers
v0x7fc746caeea0_0 .net "concat4", 11 0, L_0x7fc746458200;  1 drivers
v0x7fc746caef30_0 .net "mul_00", 7 0, L_0x7fc746443f70;  1 drivers
v0x7fc746cacd70_0 .net "mul_01", 7 0, L_0x7fc746450f90;  1 drivers
v0x7fc746cace00_0 .net "mul_10", 7 0, L_0x7fc74644a770;  1 drivers
v0x7fc746ca8f00_0 .net "mul_11", 7 0, L_0x7fc746457840;  1 drivers
v0x7fc746ca8f90_0 .net "sum_temp1", 7 0, L_0x7fc746457da0;  1 drivers
v0x7fc746ca6dd0_0 .net "sum_temp2", 11 0, L_0x7fc746458060;  1 drivers
v0x7fc746ca6e60_0 .net "sum_temp3", 11 0, L_0x7fc7464582e0;  1 drivers
L_0x7fc746444100 .part L_0x7fc746458740, 0, 4;
L_0x7fc7464441a0 .part L_0x7fc746458820, 0, 4;
L_0x7fc74644a900 .part L_0x7fc746458740, 4, 4;
L_0x7fc74644a9e0 .part L_0x7fc746458820, 0, 4;
L_0x7fc746451120 .part L_0x7fc746458740, 0, 4;
L_0x7fc7464511c0 .part L_0x7fc746458820, 4, 4;
L_0x7fc7464579d0 .part L_0x7fc746458740, 4, 4;
L_0x7fc746457af0 .part L_0x7fc746458820, 4, 4;
L_0x7fc746457c10 .part L_0x7fc746443f70, 4, 4;
L_0x7fc746457da0 .arith/sum 8, L_0x7fc74644a770, L_0x7fc746457d00;
L_0x7fc746458060 .arith/sum 12, L_0x7fc746457ee0, L_0x7fc746457f80;
L_0x7fc7464582e0 .arith/sum 12, L_0x7fc746458200, L_0x7fc746458060;
L_0x7fc746458420 .part L_0x7fc746443f70, 0, 4;
L_0x7fc7464585b0 .concat8 [ 4 12 0 0], L_0x7fc746458420, L_0x7fc746458690;
S_0x7fc74567ac90 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc74567ae60;
 .timescale -9 -12;
L_0x7fc746458690 .functor BUFZ 12, L_0x7fc7464582e0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7fc746910050_0 .net *"_ivl_10", 3 0, L_0x7fc746457c10;  1 drivers
L_0x7fc746e00a70 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc74690c150_0 .net/2u *"_ivl_13", 3 0, L_0x7fc746e00a70;  1 drivers
L_0x7fc746e00ab8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc74690c1e0_0 .net/2u *"_ivl_17", 3 0, L_0x7fc746e00ab8;  1 drivers
L_0x7fc746e00b00 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc74690a020_0 .net/2u *"_ivl_21", 3 0, L_0x7fc746e00b00;  1 drivers
v0x7fc74690a0b0_0 .net *"_ivl_25", 3 0, L_0x7fc746458420;  1 drivers
v0x7fc7469061b0_0 .net *"_ivl_27", 11 0, L_0x7fc746458690;  1 drivers
L_0x7fc746e00a28 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746906240_0 .net/2u *"_ivl_8", 3 0, L_0x7fc746e00a28;  1 drivers
L_0x7fc746457d00 .concat [ 4 4 0 0], L_0x7fc746457c10, L_0x7fc746e00a28;
L_0x7fc746457ee0 .concat [ 8 4 0 0], L_0x7fc746450f90, L_0x7fc746e00a70;
L_0x7fc746457f80 .concat [ 4 8 0 0], L_0x7fc746e00ab8, L_0x7fc746457840;
L_0x7fc746458200 .concat [ 8 4 0 0], L_0x7fc746457da0, L_0x7fc746e00b00;
S_0x7fc74567aac0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc74567ac90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc7456a3730 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc7456991e0_0 .net "a", 3 0, L_0x7fc746444100;  1 drivers
v0x7fc745699270_0 .net "b", 3 0, L_0x7fc7464441a0;  1 drivers
v0x7fc745624e10_0 .net "c", 7 0, L_0x7fc746443f70;  alias, 1 drivers
v0x7fc745624ea0_0 .net "concat1", 3 0, L_0x7fc7464436c0;  1 drivers
v0x7fc745624bd0_0 .net "concat2", 5 0, L_0x7fc7464438a0;  1 drivers
v0x7fc745624c60_0 .net "concat3", 5 0, L_0x7fc746443940;  1 drivers
v0x7fc7456174e0_0 .net "concat4", 5 0, L_0x7fc746443bc0;  1 drivers
v0x7fc745617570_0 .net "mul_00", 3 0, L_0x7fc74643ee20;  1 drivers
v0x7fc7456172a0_0 .net "mul_01", 3 0, L_0x7fc746441b80;  1 drivers
v0x7fc745617330_0 .net "mul_10", 3 0, L_0x7fc7464404c0;  1 drivers
v0x7fc7469f4e30_0 .net "mul_11", 3 0, L_0x7fc7464431f0;  1 drivers
v0x7fc7469f4ec0_0 .net "sum_temp1", 3 0, L_0x7fc746443760;  1 drivers
v0x7fc7469e52f0_0 .net "sum_temp2", 5 0, L_0x7fc746443a20;  1 drivers
v0x7fc7469e5380_0 .net "sum_temp3", 5 0, L_0x7fc746443ca0;  1 drivers
L_0x7fc74643efc0 .part L_0x7fc746444100, 0, 2;
L_0x7fc74643f060 .part L_0x7fc7464441a0, 0, 2;
L_0x7fc746440660 .part L_0x7fc746444100, 2, 2;
L_0x7fc746440740 .part L_0x7fc7464441a0, 0, 2;
L_0x7fc746441d20 .part L_0x7fc746444100, 0, 2;
L_0x7fc746441df0 .part L_0x7fc7464441a0, 2, 2;
L_0x7fc746443390 .part L_0x7fc746444100, 2, 2;
L_0x7fc7464434b0 .part L_0x7fc7464441a0, 2, 2;
L_0x7fc7464435d0 .part L_0x7fc74643ee20, 2, 2;
L_0x7fc746443760 .arith/sum 4, L_0x7fc7464404c0, L_0x7fc7464436c0;
L_0x7fc746443a20 .arith/sum 6, L_0x7fc7464438a0, L_0x7fc746443940;
L_0x7fc746443ca0 .arith/sum 6, L_0x7fc746443bc0, L_0x7fc746443a20;
L_0x7fc746443de0 .part L_0x7fc74643ee20, 0, 2;
L_0x7fc746443f70 .concat8 [ 2 6 0 0], L_0x7fc746443de0, L_0x7fc746444050;
S_0x7fc74567a8f0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc74567aac0;
 .timescale -9 -12;
L_0x7fc746444050 .functor BUFZ 6, L_0x7fc746443ca0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc7456d4590_0 .net *"_ivl_10", 1 0, L_0x7fc7464435d0;  1 drivers
L_0x7fc746e005f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7456c85c0_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e005f0;  1 drivers
L_0x7fc746e00638 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7456c8650_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e00638;  1 drivers
L_0x7fc746e00680 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7456b4d40_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e00680;  1 drivers
v0x7fc7456b4dd0_0 .net *"_ivl_25", 1 0, L_0x7fc746443de0;  1 drivers
v0x7fc7456a8e00_0 .net *"_ivl_27", 5 0, L_0x7fc746444050;  1 drivers
L_0x7fc746e005a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7456a8e90_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e005a8;  1 drivers
L_0x7fc7464436c0 .concat [ 2 2 0 0], L_0x7fc7464435d0, L_0x7fc746e005a8;
L_0x7fc7464438a0 .concat [ 4 2 0 0], L_0x7fc746441b80, L_0x7fc746e005f0;
L_0x7fc746443940 .concat [ 2 4 0 0], L_0x7fc746e00638, L_0x7fc7464431f0;
L_0x7fc746443bc0 .concat [ 4 2 0 0], L_0x7fc746443760, L_0x7fc746e00680;
S_0x7fc74567a720 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc74567a8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc74569ad10 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746c07860_0 .net "a", 1 0, L_0x7fc74643efc0;  1 drivers
v0x7fc746c06d20_0 .net "b", 1 0, L_0x7fc74643f060;  1 drivers
v0x7fc746c069a0_0 .net "c", 3 0, L_0x7fc74643ee20;  alias, 1 drivers
v0x7fc746c05b00_0 .net "temp", 3 0, L_0x7fc74643e8a0;  1 drivers
L_0x7fc74643da20 .part L_0x7fc74643efc0, 0, 1;
L_0x7fc74643dac0 .part L_0x7fc74643f060, 0, 1;
L_0x7fc74643dcb0 .part L_0x7fc74643efc0, 1, 1;
L_0x7fc74643dd90 .part L_0x7fc74643f060, 0, 1;
L_0x7fc74643df80 .part L_0x7fc74643efc0, 0, 1;
L_0x7fc74643e050 .part L_0x7fc74643f060, 1, 1;
L_0x7fc74643e200 .part L_0x7fc74643efc0, 1, 1;
L_0x7fc74643e320 .part L_0x7fc74643f060, 1, 1;
L_0x7fc74643e710 .part L_0x7fc74643e8a0, 0, 1;
L_0x7fc74643e800 .part L_0x7fc74643e8a0, 1, 1;
L_0x7fc74643e8a0 .concat8 [ 1 1 1 1], L_0x7fc74643de70, L_0x7fc74643e0f0, L_0x7fc74643e460, L_0x7fc74643e5e0;
L_0x7fc74643ebf0 .part L_0x7fc74643e8a0, 2, 1;
L_0x7fc74643ed10 .part L_0x7fc74643e8a0, 3, 1;
L_0x7fc74643ee20 .concat8 [ 1 1 1 1], L_0x7fc74643db80, L_0x7fc74643e530, L_0x7fc74643ea90, L_0x7fc74643eb00;
S_0x7fc74567a550 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74567a720;
 .timescale -9 -12;
L_0x7fc74643db80 .functor AND 1, L_0x7fc74643da20, L_0x7fc74643dac0, C4<1>, C4<1>;
L_0x7fc74643de70 .functor AND 1, L_0x7fc74643dcb0, L_0x7fc74643dd90, C4<1>, C4<1>;
L_0x7fc74643e0f0 .functor AND 1, L_0x7fc74643df80, L_0x7fc74643e050, C4<1>, C4<1>;
L_0x7fc74643e460 .functor AND 1, L_0x7fc74643e200, L_0x7fc74643e320, C4<1>, C4<1>;
v0x7fc746c1a8f0_0 .net *"_ivl_0", 0 0, L_0x7fc74643da20;  1 drivers
v0x7fc746c16900_0 .net *"_ivl_1", 0 0, L_0x7fc74643dac0;  1 drivers
v0x7fc746c16580_0 .net *"_ivl_10", 0 0, L_0x7fc74643e0f0;  1 drivers
v0x7fc746c156e0_0 .net *"_ivl_12", 0 0, L_0x7fc74643e200;  1 drivers
v0x7fc746c15360_0 .net *"_ivl_13", 0 0, L_0x7fc74643e320;  1 drivers
v0x7fc746c15f40_0 .net *"_ivl_14", 0 0, L_0x7fc74643e460;  1 drivers
v0x7fc746c10920_0 .net *"_ivl_2", 0 0, L_0x7fc74643db80;  1 drivers
v0x7fc746c105a0_0 .net *"_ivl_4", 0 0, L_0x7fc74643dcb0;  1 drivers
v0x7fc746c0f700_0 .net *"_ivl_5", 0 0, L_0x7fc74643dd90;  1 drivers
v0x7fc746c0f380_0 .net *"_ivl_6", 0 0, L_0x7fc74643de70;  1 drivers
v0x7fc746c0ff60_0 .net *"_ivl_8", 0 0, L_0x7fc74643df80;  1 drivers
v0x7fc746c0a070_0 .net *"_ivl_9", 0 0, L_0x7fc74643e050;  1 drivers
S_0x7fc745678ec0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74567a550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74643e530 .functor XOR 1, L_0x7fc74643e710, L_0x7fc74643e800, C4<0>, C4<0>;
L_0x7fc74643e5e0 .functor AND 1, L_0x7fc74643e710, L_0x7fc74643e800, C4<1>, C4<1>;
v0x7fc746c21620_0 .net "a", 0 0, L_0x7fc74643e710;  1 drivers
v0x7fc746c212a0_0 .net "b", 0 0, L_0x7fc74643e800;  1 drivers
v0x7fc746c21e80_0 .net "c", 0 0, L_0x7fc74643e5e0;  1 drivers
v0x7fc746c1c8a0_0 .net "s", 0 0, L_0x7fc74643e530;  1 drivers
S_0x7fc745678cf0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74567a550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74643ea90 .functor XOR 1, L_0x7fc74643ebf0, L_0x7fc74643ed10, C4<0>, C4<0>;
L_0x7fc74643eb00 .functor AND 1, L_0x7fc74643ebf0, L_0x7fc74643ed10, C4<1>, C4<1>;
v0x7fc746c1c520_0 .net "a", 0 0, L_0x7fc74643ebf0;  1 drivers
v0x7fc746c1b680_0 .net "b", 0 0, L_0x7fc74643ed10;  1 drivers
v0x7fc746c1b300_0 .net "c", 0 0, L_0x7fc74643eb00;  1 drivers
v0x7fc746c1bee0_0 .net "s", 0 0, L_0x7fc74643ea90;  1 drivers
S_0x7fc745678b20 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc74567a8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc745699af0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7469eef40_0 .net "a", 1 0, L_0x7fc746440660;  1 drivers
v0x7fc7469d34d0_0 .net "b", 1 0, L_0x7fc746440740;  1 drivers
v0x7fc7469d3560_0 .net "c", 3 0, L_0x7fc7464404c0;  alias, 1 drivers
v0x7fc7469c9f80_0 .net "temp", 3 0, L_0x7fc74643ff40;  1 drivers
L_0x7fc74643f100 .part L_0x7fc746440660, 0, 1;
L_0x7fc74643f1a0 .part L_0x7fc746440740, 0, 1;
L_0x7fc74643f350 .part L_0x7fc746440660, 1, 1;
L_0x7fc74643f430 .part L_0x7fc746440740, 0, 1;
L_0x7fc74643f620 .part L_0x7fc746440660, 0, 1;
L_0x7fc74643f6f0 .part L_0x7fc746440740, 1, 1;
L_0x7fc74643f8a0 .part L_0x7fc746440660, 1, 1;
L_0x7fc74643f9c0 .part L_0x7fc746440740, 1, 1;
L_0x7fc74643fdb0 .part L_0x7fc74643ff40, 0, 1;
L_0x7fc74643fea0 .part L_0x7fc74643ff40, 1, 1;
L_0x7fc74643ff40 .concat8 [ 1 1 1 1], L_0x7fc74643f510, L_0x7fc74643f790, L_0x7fc74643fb00, L_0x7fc74643fc80;
L_0x7fc746440290 .part L_0x7fc74643ff40, 2, 1;
L_0x7fc7464403b0 .part L_0x7fc74643ff40, 3, 1;
L_0x7fc7464404c0 .concat8 [ 1 1 1 1], L_0x7fc74643f240, L_0x7fc74643fbd0, L_0x7fc746440130, L_0x7fc7464401a0;
S_0x7fc745678950 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745678b20;
 .timescale -9 -12;
L_0x7fc74643f240 .functor AND 1, L_0x7fc74643f100, L_0x7fc74643f1a0, C4<1>, C4<1>;
L_0x7fc74643f510 .functor AND 1, L_0x7fc74643f350, L_0x7fc74643f430, C4<1>, C4<1>;
L_0x7fc74643f790 .functor AND 1, L_0x7fc74643f620, L_0x7fc74643f6f0, C4<1>, C4<1>;
L_0x7fc74643fb00 .functor AND 1, L_0x7fc74643f8a0, L_0x7fc74643f9c0, C4<1>, C4<1>;
v0x7fc7456f9d00_0 .net *"_ivl_0", 0 0, L_0x7fc74643f100;  1 drivers
v0x7fc7456de150_0 .net *"_ivl_1", 0 0, L_0x7fc74643f1a0;  1 drivers
v0x7fc7456de1e0_0 .net *"_ivl_10", 0 0, L_0x7fc74643f790;  1 drivers
v0x7fc7456c25f0_0 .net *"_ivl_12", 0 0, L_0x7fc74643f8a0;  1 drivers
v0x7fc7456c2680_0 .net *"_ivl_13", 0 0, L_0x7fc74643f9c0;  1 drivers
v0x7fc7456bb1b0_0 .net *"_ivl_14", 0 0, L_0x7fc74643fb00;  1 drivers
v0x7fc7456bb240_0 .net *"_ivl_2", 0 0, L_0x7fc74643f240;  1 drivers
v0x7fc7456a2e30_0 .net *"_ivl_4", 0 0, L_0x7fc74643f350;  1 drivers
v0x7fc7456a2ec0_0 .net *"_ivl_5", 0 0, L_0x7fc74643f430;  1 drivers
v0x7fc7469eb760_0 .net *"_ivl_6", 0 0, L_0x7fc74643f510;  1 drivers
v0x7fc7469eb7f0_0 .net *"_ivl_8", 0 0, L_0x7fc74643f620;  1 drivers
v0x7fc7469eeeb0_0 .net *"_ivl_9", 0 0, L_0x7fc74643f6f0;  1 drivers
S_0x7fc745678780 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745678950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74643fbd0 .functor XOR 1, L_0x7fc74643fdb0, L_0x7fc74643fea0, C4<0>, C4<0>;
L_0x7fc74643fc80 .functor AND 1, L_0x7fc74643fdb0, L_0x7fc74643fea0, C4<1>, C4<1>;
v0x7fc746c05780_0 .net "a", 0 0, L_0x7fc74643fdb0;  1 drivers
v0x7fc746c06360_0 .net "b", 0 0, L_0x7fc74643fea0;  1 drivers
v0x7fc746c04d70_0 .net "c", 0 0, L_0x7fc74643fc80;  1 drivers
v0x7fc745665ca0_0 .net "s", 0 0, L_0x7fc74643fbd0;  1 drivers
S_0x7fc7456785b0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745678950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746440130 .functor XOR 1, L_0x7fc746440290, L_0x7fc7464403b0, C4<0>, C4<0>;
L_0x7fc7464401a0 .functor AND 1, L_0x7fc746440290, L_0x7fc7464403b0, C4<1>, C4<1>;
v0x7fc745665d30_0 .net "a", 0 0, L_0x7fc746440290;  1 drivers
v0x7fc7456f64d0_0 .net "b", 0 0, L_0x7fc7464403b0;  1 drivers
v0x7fc7456f6560_0 .net "c", 0 0, L_0x7fc7464401a0;  1 drivers
v0x7fc7456f9c70_0 .net "s", 0 0, L_0x7fc746440130;  1 drivers
S_0x7fc7456783e0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc74567a8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc74568c940 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746c9d580_0 .net "a", 1 0, L_0x7fc746441d20;  1 drivers
v0x7fc746ca0a40_0 .net "b", 1 0, L_0x7fc746441df0;  1 drivers
v0x7fc746ca0ad0_0 .net "c", 3 0, L_0x7fc746441b80;  alias, 1 drivers
v0x7fc746c99640_0 .net "temp", 3 0, L_0x7fc746441600;  1 drivers
L_0x7fc746440820 .part L_0x7fc746441d20, 0, 1;
L_0x7fc7464408c0 .part L_0x7fc746441df0, 0, 1;
L_0x7fc746440a50 .part L_0x7fc746441d20, 1, 1;
L_0x7fc746440b30 .part L_0x7fc746441df0, 0, 1;
L_0x7fc746440d00 .part L_0x7fc746441d20, 0, 1;
L_0x7fc746440dd0 .part L_0x7fc746441df0, 1, 1;
L_0x7fc746440f60 .part L_0x7fc746441d20, 1, 1;
L_0x7fc746441080 .part L_0x7fc746441df0, 1, 1;
L_0x7fc746441470 .part L_0x7fc746441600, 0, 1;
L_0x7fc746441560 .part L_0x7fc746441600, 1, 1;
L_0x7fc746441600 .concat8 [ 1 1 1 1], L_0x7fc746440c10, L_0x7fc746440e70, L_0x7fc7464411c0, L_0x7fc746441340;
L_0x7fc746441950 .part L_0x7fc746441600, 2, 1;
L_0x7fc746441a70 .part L_0x7fc746441600, 3, 1;
L_0x7fc746441b80 .concat8 [ 1 1 1 1], L_0x7fc746440960, L_0x7fc746441290, L_0x7fc7464417f0, L_0x7fc746441860;
S_0x7fc745678210 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc7456783e0;
 .timescale -9 -12;
L_0x7fc746440960 .functor AND 1, L_0x7fc746440820, L_0x7fc7464408c0, C4<1>, C4<1>;
L_0x7fc746440c10 .functor AND 1, L_0x7fc746440a50, L_0x7fc746440b30, C4<1>, C4<1>;
L_0x7fc746440e70 .functor AND 1, L_0x7fc746440d00, L_0x7fc746440dd0, C4<1>, C4<1>;
L_0x7fc7464411c0 .functor AND 1, L_0x7fc746440f60, L_0x7fc746441080, C4<1>, C4<1>;
v0x7fc74696cf00_0 .net *"_ivl_0", 0 0, L_0x7fc746440820;  1 drivers
v0x7fc746970610_0 .net *"_ivl_1", 0 0, L_0x7fc7464408c0;  1 drivers
v0x7fc7469706a0_0 .net *"_ivl_10", 0 0, L_0x7fc746440e70;  1 drivers
v0x7fc746954af0_0 .net *"_ivl_12", 0 0, L_0x7fc746440f60;  1 drivers
v0x7fc746954b80_0 .net *"_ivl_13", 0 0, L_0x7fc746441080;  1 drivers
v0x7fc746938f90_0 .net *"_ivl_14", 0 0, L_0x7fc7464411c0;  1 drivers
v0x7fc746939020_0 .net *"_ivl_2", 0 0, L_0x7fc746440960;  1 drivers
v0x7fc746931b90_0 .net *"_ivl_4", 0 0, L_0x7fc746440a50;  1 drivers
v0x7fc746931c20_0 .net *"_ivl_5", 0 0, L_0x7fc746440b30;  1 drivers
v0x7fc746919810_0 .net *"_ivl_6", 0 0, L_0x7fc746440c10;  1 drivers
v0x7fc7469198a0_0 .net *"_ivl_8", 0 0, L_0x7fc746440d00;  1 drivers
v0x7fc746c9d4f0_0 .net *"_ivl_9", 0 0, L_0x7fc746440dd0;  1 drivers
S_0x7fc745678040 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745678210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746441290 .functor XOR 1, L_0x7fc746441470, L_0x7fc746441560, C4<0>, C4<0>;
L_0x7fc746441340 .functor AND 1, L_0x7fc746441470, L_0x7fc746441560, C4<1>, C4<1>;
v0x7fc7469ca010_0 .net "a", 0 0, L_0x7fc746441470;  1 drivers
v0x7fc7469c3fa0_0 .net "b", 0 0, L_0x7fc746441560;  1 drivers
v0x7fc7469c4030_0 .net "c", 0 0, L_0x7fc746441340;  1 drivers
v0x7fc746995000_0 .net "s", 0 0, L_0x7fc746441290;  1 drivers
S_0x7fc745677e70 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745678210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7464417f0 .functor XOR 1, L_0x7fc746441950, L_0x7fc746441a70, C4<0>, C4<0>;
L_0x7fc746441860 .functor AND 1, L_0x7fc746441950, L_0x7fc746441a70, C4<1>, C4<1>;
v0x7fc746995090_0 .net "a", 0 0, L_0x7fc746441950;  1 drivers
v0x7fc746935a40_0 .net "b", 0 0, L_0x7fc746441a70;  1 drivers
v0x7fc746935ad0_0 .net "c", 0 0, L_0x7fc746441860;  1 drivers
v0x7fc74696ce70_0 .net "s", 0 0, L_0x7fc7464417f0;  1 drivers
S_0x7fc745677ca0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc74567a8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7469f09d0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7456f00f0_0 .net "a", 1 0, L_0x7fc746443390;  1 drivers
v0x7fc7456e4120_0 .net "b", 1 0, L_0x7fc7464434b0;  1 drivers
v0x7fc7456e41b0_0 .net "c", 3 0, L_0x7fc7464431f0;  alias, 1 drivers
v0x7fc7456d4500_0 .net "temp", 3 0, L_0x7fc746442c70;  1 drivers
L_0x7fc746441e90 .part L_0x7fc746443390, 0, 1;
L_0x7fc746441f30 .part L_0x7fc7464434b0, 0, 1;
L_0x7fc7464420c0 .part L_0x7fc746443390, 1, 1;
L_0x7fc7464421a0 .part L_0x7fc7464434b0, 0, 1;
L_0x7fc746442370 .part L_0x7fc746443390, 0, 1;
L_0x7fc746442440 .part L_0x7fc7464434b0, 1, 1;
L_0x7fc7464425d0 .part L_0x7fc746443390, 1, 1;
L_0x7fc7464426f0 .part L_0x7fc7464434b0, 1, 1;
L_0x7fc746442ae0 .part L_0x7fc746442c70, 0, 1;
L_0x7fc746442bd0 .part L_0x7fc746442c70, 1, 1;
L_0x7fc746442c70 .concat8 [ 1 1 1 1], L_0x7fc746442280, L_0x7fc7464424e0, L_0x7fc746442830, L_0x7fc7464429b0;
L_0x7fc746442fc0 .part L_0x7fc746442c70, 2, 1;
L_0x7fc7464430e0 .part L_0x7fc746442c70, 3, 1;
L_0x7fc7464431f0 .concat8 [ 1 1 1 1], L_0x7fc746441fd0, L_0x7fc746442900, L_0x7fc746442e60, L_0x7fc746442ed0;
S_0x7fc745676610 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745677ca0;
 .timescale -9 -12;
L_0x7fc746441fd0 .functor AND 1, L_0x7fc746441e90, L_0x7fc746441f30, C4<1>, C4<1>;
L_0x7fc746442280 .functor AND 1, L_0x7fc7464420c0, L_0x7fc7464421a0, C4<1>, C4<1>;
L_0x7fc7464424e0 .functor AND 1, L_0x7fc746442370, L_0x7fc746442440, C4<1>, C4<1>;
L_0x7fc746442830 .functor AND 1, L_0x7fc7464425d0, L_0x7fc7464426f0, C4<1>, C4<1>;
v0x7fc746c49d10_0 .net *"_ivl_0", 0 0, L_0x7fc746441e90;  1 drivers
v0x7fc746c2e120_0 .net *"_ivl_1", 0 0, L_0x7fc746441f30;  1 drivers
v0x7fc746c2e1b0_0 .net *"_ivl_10", 0 0, L_0x7fc7464424e0;  1 drivers
v0x7fc746c26ce0_0 .net *"_ivl_12", 0 0, L_0x7fc7464425d0;  1 drivers
v0x7fc746c26d70_0 .net *"_ivl_13", 0 0, L_0x7fc7464426f0;  1 drivers
v0x7fc746c0e960_0 .net *"_ivl_14", 0 0, L_0x7fc746442830;  1 drivers
v0x7fc746c0e9f0_0 .net *"_ivl_2", 0 0, L_0x7fc746441fd0;  1 drivers
v0x7fc74566a610_0 .net *"_ivl_4", 0 0, L_0x7fc7464420c0;  1 drivers
v0x7fc74566a6a0_0 .net *"_ivl_5", 0 0, L_0x7fc7464421a0;  1 drivers
v0x7fc745667760_0 .net *"_ivl_6", 0 0, L_0x7fc746442280;  1 drivers
v0x7fc7456677f0_0 .net *"_ivl_8", 0 0, L_0x7fc746442370;  1 drivers
v0x7fc7456f0060_0 .net *"_ivl_9", 0 0, L_0x7fc746442440;  1 drivers
S_0x7fc745676440 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745676610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746442900 .functor XOR 1, L_0x7fc746442ae0, L_0x7fc746442bd0, C4<0>, C4<0>;
L_0x7fc7464429b0 .functor AND 1, L_0x7fc746442ae0, L_0x7fc746442bd0, C4<1>, C4<1>;
v0x7fc746c996d0_0 .net "a", 0 0, L_0x7fc746442ae0;  1 drivers
v0x7fc746c62000_0 .net "b", 0 0, L_0x7fc746442bd0;  1 drivers
v0x7fc746c62090_0 .net "c", 0 0, L_0x7fc7464429b0;  1 drivers
v0x7fc746c812c0_0 .net "s", 0 0, L_0x7fc746442900;  1 drivers
S_0x7fc745676270 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745676610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746442e60 .functor XOR 1, L_0x7fc746442fc0, L_0x7fc7464430e0, C4<0>, C4<0>;
L_0x7fc746442ed0 .functor AND 1, L_0x7fc746442fc0, L_0x7fc7464430e0, C4<1>, C4<1>;
v0x7fc746c81350_0 .net "a", 0 0, L_0x7fc746442fc0;  1 drivers
v0x7fc746c657a0_0 .net "b", 0 0, L_0x7fc7464430e0;  1 drivers
v0x7fc746c65830_0 .net "c", 0 0, L_0x7fc746442ed0;  1 drivers
v0x7fc746c49c80_0 .net "s", 0 0, L_0x7fc746442e60;  1 drivers
S_0x7fc7456760a0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc74567ac90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc7469d3d10 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc74569f430_0 .net "a", 3 0, L_0x7fc74644a900;  1 drivers
v0x7fc7456bb9a0_0 .net "b", 3 0, L_0x7fc74644a9e0;  1 drivers
v0x7fc7456bba30_0 .net "c", 7 0, L_0x7fc74644a770;  alias, 1 drivers
v0x7fc7456b8170_0 .net "concat1", 3 0, L_0x7fc746449ec0;  1 drivers
v0x7fc7456b8200_0 .net "concat2", 5 0, L_0x7fc74644a0a0;  1 drivers
v0x7fc7456ba050_0 .net "concat3", 5 0, L_0x7fc74644a140;  1 drivers
v0x7fc7456ba0e0_0 .net "concat4", 5 0, L_0x7fc74644a3c0;  1 drivers
v0x7fc7456b94a0_0 .net "mul_00", 3 0, L_0x7fc746445620;  1 drivers
v0x7fc7456b9530_0 .net "mul_01", 3 0, L_0x7fc746448380;  1 drivers
v0x7fc7456b9c90_0 .net "mul_10", 3 0, L_0x7fc746446cc0;  1 drivers
v0x7fc7456b9d20_0 .net "mul_11", 3 0, L_0x7fc7464499f0;  1 drivers
v0x7fc7456b7de0_0 .net "sum_temp1", 3 0, L_0x7fc746449f60;  1 drivers
v0x7fc7456b7e70_0 .net "sum_temp2", 5 0, L_0x7fc74644a220;  1 drivers
v0x7fc7456b5100_0 .net "sum_temp3", 5 0, L_0x7fc74644a4a0;  1 drivers
L_0x7fc7464457c0 .part L_0x7fc74644a900, 0, 2;
L_0x7fc746445860 .part L_0x7fc74644a9e0, 0, 2;
L_0x7fc746446e60 .part L_0x7fc74644a900, 2, 2;
L_0x7fc746446f40 .part L_0x7fc74644a9e0, 0, 2;
L_0x7fc746448520 .part L_0x7fc74644a900, 0, 2;
L_0x7fc7464485f0 .part L_0x7fc74644a9e0, 2, 2;
L_0x7fc746449b90 .part L_0x7fc74644a900, 2, 2;
L_0x7fc746449cb0 .part L_0x7fc74644a9e0, 2, 2;
L_0x7fc746449dd0 .part L_0x7fc746445620, 2, 2;
L_0x7fc746449f60 .arith/sum 4, L_0x7fc746446cc0, L_0x7fc746449ec0;
L_0x7fc74644a220 .arith/sum 6, L_0x7fc74644a0a0, L_0x7fc74644a140;
L_0x7fc74644a4a0 .arith/sum 6, L_0x7fc74644a3c0, L_0x7fc74644a220;
L_0x7fc74644a5e0 .part L_0x7fc746445620, 0, 2;
L_0x7fc74644a770 .concat8 [ 2 6 0 0], L_0x7fc74644a5e0, L_0x7fc74644a850;
S_0x7fc745675ed0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc7456760a0;
 .timescale -9 -12;
L_0x7fc74644a850 .functor BUFZ 6, L_0x7fc74644a4a0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc7456c8980_0 .net *"_ivl_10", 1 0, L_0x7fc746449dd0;  1 drivers
L_0x7fc746e00710 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7456c8a10_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e00710;  1 drivers
L_0x7fc746e00758 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7456c29a0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e00758;  1 drivers
L_0x7fc746e007a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7456c2a30_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e007a0;  1 drivers
v0x7fc7456bd060_0 .net *"_ivl_25", 1 0, L_0x7fc74644a5e0;  1 drivers
v0x7fc7456bd0f0_0 .net *"_ivl_27", 5 0, L_0x7fc74644a850;  1 drivers
L_0x7fc746e006c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74569f3a0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e006c8;  1 drivers
L_0x7fc746449ec0 .concat [ 2 2 0 0], L_0x7fc746449dd0, L_0x7fc746e006c8;
L_0x7fc74644a0a0 .concat [ 4 2 0 0], L_0x7fc746448380, L_0x7fc746e00710;
L_0x7fc74644a140 .concat [ 2 4 0 0], L_0x7fc746e00758, L_0x7fc7464499f0;
L_0x7fc74644a3c0 .concat [ 4 2 0 0], L_0x7fc746449f60, L_0x7fc746e007a0;
S_0x7fc745675d00 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc745675ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7469cb9e0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc74693ef60_0 .net "a", 1 0, L_0x7fc7464457c0;  1 drivers
v0x7fc74693eff0_0 .net "b", 1 0, L_0x7fc746445860;  1 drivers
v0x7fc74692b720_0 .net "c", 3 0, L_0x7fc746445620;  alias, 1 drivers
v0x7fc74692b7b0_0 .net "temp", 3 0, L_0x7fc7464450a0;  1 drivers
L_0x7fc746444240 .part L_0x7fc7464457c0, 0, 1;
L_0x7fc7464442e0 .part L_0x7fc746445860, 0, 1;
L_0x7fc7464444b0 .part L_0x7fc7464457c0, 1, 1;
L_0x7fc746444590 .part L_0x7fc746445860, 0, 1;
L_0x7fc746444780 .part L_0x7fc7464457c0, 0, 1;
L_0x7fc746444850 .part L_0x7fc746445860, 1, 1;
L_0x7fc746444a00 .part L_0x7fc7464457c0, 1, 1;
L_0x7fc746444b20 .part L_0x7fc746445860, 1, 1;
L_0x7fc746444f10 .part L_0x7fc7464450a0, 0, 1;
L_0x7fc746445000 .part L_0x7fc7464450a0, 1, 1;
L_0x7fc7464450a0 .concat8 [ 1 1 1 1], L_0x7fc746444670, L_0x7fc7464448f0, L_0x7fc746444c60, L_0x7fc746444de0;
L_0x7fc7464453f0 .part L_0x7fc7464450a0, 2, 1;
L_0x7fc746445510 .part L_0x7fc7464450a0, 3, 1;
L_0x7fc746445620 .concat8 [ 1 1 1 1], L_0x7fc746444380, L_0x7fc746444d30, L_0x7fc746445290, L_0x7fc746445300;
S_0x7fc745675b30 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745675d00;
 .timescale -9 -12;
L_0x7fc746444380 .functor AND 1, L_0x7fc746444240, L_0x7fc7464442e0, C4<1>, C4<1>;
L_0x7fc746444670 .functor AND 1, L_0x7fc7464444b0, L_0x7fc746444590, C4<1>, C4<1>;
L_0x7fc7464448f0 .functor AND 1, L_0x7fc746444780, L_0x7fc746444850, C4<1>, C4<1>;
L_0x7fc746444c60 .functor AND 1, L_0x7fc746444a00, L_0x7fc746444b20, C4<1>, C4<1>;
v0x7fc74699afd0_0 .net *"_ivl_0", 0 0, L_0x7fc746444240;  1 drivers
v0x7fc74699b060_0 .net *"_ivl_1", 0 0, L_0x7fc7464442e0;  1 drivers
v0x7fc746982520_0 .net *"_ivl_10", 0 0, L_0x7fc7464448f0;  1 drivers
v0x7fc7469825b0_0 .net *"_ivl_12", 0 0, L_0x7fc746444a00;  1 drivers
v0x7fc7469765e0_0 .net *"_ivl_13", 0 0, L_0x7fc746444b20;  1 drivers
v0x7fc746976670_0 .net *"_ivl_14", 0 0, L_0x7fc746444c60;  1 drivers
v0x7fc746966a00_0 .net *"_ivl_2", 0 0, L_0x7fc746444380;  1 drivers
v0x7fc746966a90_0 .net *"_ivl_4", 0 0, L_0x7fc7464444b0;  1 drivers
v0x7fc74695aac0_0 .net *"_ivl_5", 0 0, L_0x7fc746444590;  1 drivers
v0x7fc74695ab50_0 .net *"_ivl_6", 0 0, L_0x7fc746444670;  1 drivers
v0x7fc74694aea0_0 .net *"_ivl_8", 0 0, L_0x7fc746444780;  1 drivers
v0x7fc74694af30_0 .net *"_ivl_9", 0 0, L_0x7fc746444850;  1 drivers
S_0x7fc745675960 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745675b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746444d30 .functor XOR 1, L_0x7fc746444f10, L_0x7fc746445000, C4<0>, C4<0>;
L_0x7fc746444de0 .functor AND 1, L_0x7fc746444f10, L_0x7fc746445000, C4<1>, C4<1>;
v0x7fc7469d9450_0 .net "a", 0 0, L_0x7fc746444f10;  1 drivers
v0x7fc7469d94e0_0 .net "b", 0 0, L_0x7fc746445000;  1 drivers
v0x7fc7469ba350_0 .net "c", 0 0, L_0x7fc746444de0;  1 drivers
v0x7fc7469ba3e0_0 .net "s", 0 0, L_0x7fc746444d30;  1 drivers
S_0x7fc745675790 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745675b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746445290 .functor XOR 1, L_0x7fc7464453f0, L_0x7fc746445510, C4<0>, C4<0>;
L_0x7fc746445300 .functor AND 1, L_0x7fc7464453f0, L_0x7fc746445510, C4<1>, C4<1>;
v0x7fc7469ae410_0 .net "a", 0 0, L_0x7fc7464453f0;  1 drivers
v0x7fc7469ae4a0_0 .net "b", 0 0, L_0x7fc746445510;  1 drivers
v0x7fc7469a6f10_0 .net "c", 0 0, L_0x7fc746445300;  1 drivers
v0x7fc7469a6fa0_0 .net "s", 0 0, L_0x7fc746445290;  1 drivers
S_0x7fc7456755c0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc745675ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7469be4d0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746c340f0_0 .net "a", 1 0, L_0x7fc746446e60;  1 drivers
v0x7fc746c34180_0 .net "b", 1 0, L_0x7fc746446f40;  1 drivers
v0x7fc746c20870_0 .net "c", 3 0, L_0x7fc746446cc0;  alias, 1 drivers
v0x7fc746c20900_0 .net "temp", 3 0, L_0x7fc746446740;  1 drivers
L_0x7fc746445900 .part L_0x7fc746446e60, 0, 1;
L_0x7fc7464459a0 .part L_0x7fc746446f40, 0, 1;
L_0x7fc746445b50 .part L_0x7fc746446e60, 1, 1;
L_0x7fc746445c30 .part L_0x7fc746446f40, 0, 1;
L_0x7fc746445e20 .part L_0x7fc746446e60, 0, 1;
L_0x7fc746445ef0 .part L_0x7fc746446f40, 1, 1;
L_0x7fc7464460a0 .part L_0x7fc746446e60, 1, 1;
L_0x7fc7464461c0 .part L_0x7fc746446f40, 1, 1;
L_0x7fc7464465b0 .part L_0x7fc746446740, 0, 1;
L_0x7fc7464466a0 .part L_0x7fc746446740, 1, 1;
L_0x7fc746446740 .concat8 [ 1 1 1 1], L_0x7fc746445d10, L_0x7fc746445f90, L_0x7fc746446300, L_0x7fc746446480;
L_0x7fc746446a90 .part L_0x7fc746446740, 2, 1;
L_0x7fc746446bb0 .part L_0x7fc746446740, 3, 1;
L_0x7fc746446cc0 .concat8 [ 1 1 1 1], L_0x7fc746445a40, L_0x7fc7464463d0, L_0x7fc746446930, L_0x7fc7464469a0;
S_0x7fc7456753f0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc7456755c0;
 .timescale -9 -12;
L_0x7fc746445a40 .functor AND 1, L_0x7fc746445900, L_0x7fc7464459a0, C4<1>, C4<1>;
L_0x7fc746445d10 .functor AND 1, L_0x7fc746445b50, L_0x7fc746445c30, C4<1>, C4<1>;
L_0x7fc746445f90 .functor AND 1, L_0x7fc746445e20, L_0x7fc746445ef0, C4<1>, C4<1>;
L_0x7fc746446300 .functor AND 1, L_0x7fc7464460a0, L_0x7fc7464461c0, C4<1>, C4<1>;
v0x7fc746c87290_0 .net *"_ivl_0", 0 0, L_0x7fc746445900;  1 drivers
v0x7fc746c87320_0 .net *"_ivl_1", 0 0, L_0x7fc7464459a0;  1 drivers
v0x7fc746c776b0_0 .net *"_ivl_10", 0 0, L_0x7fc746445f90;  1 drivers
v0x7fc746c77740_0 .net *"_ivl_12", 0 0, L_0x7fc7464460a0;  1 drivers
v0x7fc746c6b770_0 .net *"_ivl_13", 0 0, L_0x7fc7464461c0;  1 drivers
v0x7fc746c6b800_0 .net *"_ivl_14", 0 0, L_0x7fc746446300;  1 drivers
v0x7fc746c5bb90_0 .net *"_ivl_2", 0 0, L_0x7fc746445a40;  1 drivers
v0x7fc746c5bc20_0 .net *"_ivl_4", 0 0, L_0x7fc746445b50;  1 drivers
v0x7fc746c4fc50_0 .net *"_ivl_5", 0 0, L_0x7fc746445c30;  1 drivers
v0x7fc746c4fce0_0 .net *"_ivl_6", 0 0, L_0x7fc746445d10;  1 drivers
v0x7fc746c40030_0 .net *"_ivl_8", 0 0, L_0x7fc746445e20;  1 drivers
v0x7fc746c400c0_0 .net *"_ivl_9", 0 0, L_0x7fc746445ef0;  1 drivers
S_0x7fc745673d60 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc7456753f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7464463d0 .functor XOR 1, L_0x7fc7464465b0, L_0x7fc7464466a0, C4<0>, C4<0>;
L_0x7fc746446480 .functor AND 1, L_0x7fc7464465b0, L_0x7fc7464466a0, C4<1>, C4<1>;
v0x7fc74691f7e0_0 .net "a", 0 0, L_0x7fc7464465b0;  1 drivers
v0x7fc74691f870_0 .net "b", 0 0, L_0x7fc7464466a0;  1 drivers
v0x7fc74690fc00_0 .net "c", 0 0, L_0x7fc746446480;  1 drivers
v0x7fc74690fc90_0 .net "s", 0 0, L_0x7fc7464463d0;  1 drivers
S_0x7fc745673b90 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc7456753f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746446930 .functor XOR 1, L_0x7fc746446a90, L_0x7fc746446bb0, C4<0>, C4<0>;
L_0x7fc7464469a0 .functor AND 1, L_0x7fc746446a90, L_0x7fc746446bb0, C4<1>, C4<1>;
v0x7fc746ca6a10_0 .net "a", 0 0, L_0x7fc746446a90;  1 drivers
v0x7fc746ca6aa0_0 .net "b", 0 0, L_0x7fc746446bb0;  1 drivers
v0x7fc746c931d0_0 .net "c", 0 0, L_0x7fc7464469a0;  1 drivers
v0x7fc746c93260_0 .net "s", 0 0, L_0x7fc746446930;  1 drivers
S_0x7fc7456739c0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc745675ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7469aff40 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7456ec5b0_0 .net "a", 1 0, L_0x7fc746448520;  1 drivers
v0x7fc7456ec640_0 .net "b", 1 0, L_0x7fc7464485f0;  1 drivers
v0x7fc7456ea480_0 .net "c", 3 0, L_0x7fc746448380;  alias, 1 drivers
v0x7fc7456ea510_0 .net "temp", 3 0, L_0x7fc746447e00;  1 drivers
L_0x7fc746447020 .part L_0x7fc746448520, 0, 1;
L_0x7fc7464470c0 .part L_0x7fc7464485f0, 0, 1;
L_0x7fc746447250 .part L_0x7fc746448520, 1, 1;
L_0x7fc746447330 .part L_0x7fc7464485f0, 0, 1;
L_0x7fc746447500 .part L_0x7fc746448520, 0, 1;
L_0x7fc7464475d0 .part L_0x7fc7464485f0, 1, 1;
L_0x7fc746447760 .part L_0x7fc746448520, 1, 1;
L_0x7fc746447880 .part L_0x7fc7464485f0, 1, 1;
L_0x7fc746447c70 .part L_0x7fc746447e00, 0, 1;
L_0x7fc746447d60 .part L_0x7fc746447e00, 1, 1;
L_0x7fc746447e00 .concat8 [ 1 1 1 1], L_0x7fc746447410, L_0x7fc746447670, L_0x7fc7464479c0, L_0x7fc746447b40;
L_0x7fc746448150 .part L_0x7fc746447e00, 2, 1;
L_0x7fc746448270 .part L_0x7fc746447e00, 3, 1;
L_0x7fc746448380 .concat8 [ 1 1 1 1], L_0x7fc746447160, L_0x7fc746447a90, L_0x7fc746447ff0, L_0x7fc746448060;
S_0x7fc7456737f0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc7456739c0;
 .timescale -9 -12;
L_0x7fc746447160 .functor AND 1, L_0x7fc746447020, L_0x7fc7464470c0, C4<1>, C4<1>;
L_0x7fc746447410 .functor AND 1, L_0x7fc746447250, L_0x7fc746447330, C4<1>, C4<1>;
L_0x7fc746447670 .functor AND 1, L_0x7fc746447500, L_0x7fc7464475d0, C4<1>, C4<1>;
L_0x7fc7464479c0 .functor AND 1, L_0x7fc746447760, L_0x7fc746447880, C4<1>, C4<1>;
v0x7fc7456f3490_0 .net *"_ivl_0", 0 0, L_0x7fc746447020;  1 drivers
v0x7fc7456f3520_0 .net *"_ivl_1", 0 0, L_0x7fc7464470c0;  1 drivers
v0x7fc7456f5370_0 .net *"_ivl_10", 0 0, L_0x7fc746447670;  1 drivers
v0x7fc7456f5400_0 .net *"_ivl_12", 0 0, L_0x7fc746447760;  1 drivers
v0x7fc7456f47c0_0 .net *"_ivl_13", 0 0, L_0x7fc746447880;  1 drivers
v0x7fc7456f4850_0 .net *"_ivl_14", 0 0, L_0x7fc7464479c0;  1 drivers
v0x7fc7456f4fb0_0 .net *"_ivl_2", 0 0, L_0x7fc746447160;  1 drivers
v0x7fc7456f5040_0 .net *"_ivl_4", 0 0, L_0x7fc746447250;  1 drivers
v0x7fc7456f3100_0 .net *"_ivl_5", 0 0, L_0x7fc746447330;  1 drivers
v0x7fc7456f3190_0 .net *"_ivl_6", 0 0, L_0x7fc746447410;  1 drivers
v0x7fc7456f0420_0 .net *"_ivl_8", 0 0, L_0x7fc746447500;  1 drivers
v0x7fc7456f04b0_0 .net *"_ivl_9", 0 0, L_0x7fc7464475d0;  1 drivers
S_0x7fc745673620 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc7456737f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746447a90 .functor XOR 1, L_0x7fc746447c70, L_0x7fc746447d60, C4<0>, C4<0>;
L_0x7fc746447b40 .functor AND 1, L_0x7fc746447c70, L_0x7fc746447d60, C4<1>, C4<1>;
v0x7fc746c14930_0 .net "a", 0 0, L_0x7fc746447c70;  1 drivers
v0x7fc746c149c0_0 .net "b", 0 0, L_0x7fc746447d60;  1 drivers
v0x7fc7456beda0_0 .net "c", 0 0, L_0x7fc746447b40;  1 drivers
v0x7fc7456bee30_0 .net "s", 0 0, L_0x7fc746447a90;  1 drivers
S_0x7fc745673450 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc7456737f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746447ff0 .functor XOR 1, L_0x7fc746448150, L_0x7fc746448270, C4<0>, C4<0>;
L_0x7fc746448060 .functor AND 1, L_0x7fc746448150, L_0x7fc746448270, C4<1>, C4<1>;
v0x7fc7456da970_0 .net "a", 0 0, L_0x7fc746448150;  1 drivers
v0x7fc7456daa00_0 .net "b", 0 0, L_0x7fc746448270;  1 drivers
v0x7fc7456fa020_0 .net "c", 0 0, L_0x7fc746448060;  1 drivers
v0x7fc7456fa0b0_0 .net "s", 0 0, L_0x7fc746447ff0;  1 drivers
S_0x7fc745673280 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc745675ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7469a7760 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7456ce920_0 .net "a", 1 0, L_0x7fc746449b90;  1 drivers
v0x7fc7456ce9b0_0 .net "b", 1 0, L_0x7fc746449cb0;  1 drivers
v0x7fc7456caab0_0 .net "c", 3 0, L_0x7fc7464499f0;  alias, 1 drivers
v0x7fc7456cab40_0 .net "temp", 3 0, L_0x7fc746449470;  1 drivers
L_0x7fc746448690 .part L_0x7fc746449b90, 0, 1;
L_0x7fc746448730 .part L_0x7fc746449cb0, 0, 1;
L_0x7fc7464488c0 .part L_0x7fc746449b90, 1, 1;
L_0x7fc7464489a0 .part L_0x7fc746449cb0, 0, 1;
L_0x7fc746448b70 .part L_0x7fc746449b90, 0, 1;
L_0x7fc746448c40 .part L_0x7fc746449cb0, 1, 1;
L_0x7fc746448dd0 .part L_0x7fc746449b90, 1, 1;
L_0x7fc746448ef0 .part L_0x7fc746449cb0, 1, 1;
L_0x7fc7464492e0 .part L_0x7fc746449470, 0, 1;
L_0x7fc7464493d0 .part L_0x7fc746449470, 1, 1;
L_0x7fc746449470 .concat8 [ 1 1 1 1], L_0x7fc746448a80, L_0x7fc746448ce0, L_0x7fc746449030, L_0x7fc7464491b0;
L_0x7fc7464497c0 .part L_0x7fc746449470, 2, 1;
L_0x7fc7464498e0 .part L_0x7fc746449470, 3, 1;
L_0x7fc7464499f0 .concat8 [ 1 1 1 1], L_0x7fc7464487d0, L_0x7fc746449100, L_0x7fc746449660, L_0x7fc7464496d0;
S_0x7fc7456730b0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745673280;
 .timescale -9 -12;
L_0x7fc7464487d0 .functor AND 1, L_0x7fc746448690, L_0x7fc746448730, C4<1>, C4<1>;
L_0x7fc746448a80 .functor AND 1, L_0x7fc7464488c0, L_0x7fc7464489a0, C4<1>, C4<1>;
L_0x7fc746448ce0 .functor AND 1, L_0x7fc746448b70, L_0x7fc746448c40, C4<1>, C4<1>;
L_0x7fc746449030 .functor AND 1, L_0x7fc746448dd0, L_0x7fc746448ef0, C4<1>, C4<1>;
v0x7fc7456d9810_0 .net *"_ivl_0", 0 0, L_0x7fc746448690;  1 drivers
v0x7fc7456d98a0_0 .net *"_ivl_1", 0 0, L_0x7fc746448730;  1 drivers
v0x7fc7456d8c60_0 .net *"_ivl_10", 0 0, L_0x7fc746448ce0;  1 drivers
v0x7fc7456d8cf0_0 .net *"_ivl_12", 0 0, L_0x7fc746448dd0;  1 drivers
v0x7fc7456d9450_0 .net *"_ivl_13", 0 0, L_0x7fc746448ef0;  1 drivers
v0x7fc7456d94e0_0 .net *"_ivl_14", 0 0, L_0x7fc746449030;  1 drivers
v0x7fc7456d75a0_0 .net *"_ivl_2", 0 0, L_0x7fc7464487d0;  1 drivers
v0x7fc7456d7630_0 .net *"_ivl_4", 0 0, L_0x7fc7464488c0;  1 drivers
v0x7fc7456d48c0_0 .net *"_ivl_5", 0 0, L_0x7fc7464489a0;  1 drivers
v0x7fc7456d4950_0 .net *"_ivl_6", 0 0, L_0x7fc746448a80;  1 drivers
v0x7fc7456d0a50_0 .net *"_ivl_8", 0 0, L_0x7fc746448b70;  1 drivers
v0x7fc7456d0ae0_0 .net *"_ivl_9", 0 0, L_0x7fc746448c40;  1 drivers
S_0x7fc745672ee0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc7456730b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746449100 .functor XOR 1, L_0x7fc7464492e0, L_0x7fc7464493d0, C4<0>, C4<0>;
L_0x7fc7464491b0 .functor AND 1, L_0x7fc7464492e0, L_0x7fc7464493d0, C4<1>, C4<1>;
v0x7fc7456e6610_0 .net "a", 0 0, L_0x7fc7464492e0;  1 drivers
v0x7fc7456e66a0_0 .net "b", 0 0, L_0x7fc7464493d0;  1 drivers
v0x7fc7456e44e0_0 .net "c", 0 0, L_0x7fc7464491b0;  1 drivers
v0x7fc7456e4570_0 .net "s", 0 0, L_0x7fc746449100;  1 drivers
S_0x7fc745672d10 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc7456730b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746449660 .functor XOR 1, L_0x7fc7464497c0, L_0x7fc7464498e0, C4<0>, C4<0>;
L_0x7fc7464496d0 .functor AND 1, L_0x7fc7464497c0, L_0x7fc7464498e0, C4<1>, C4<1>;
v0x7fc7456de500_0 .net "a", 0 0, L_0x7fc7464497c0;  1 drivers
v0x7fc7456de590_0 .net "b", 0 0, L_0x7fc7464498e0;  1 drivers
v0x7fc7456d7930_0 .net "c", 0 0, L_0x7fc7464496d0;  1 drivers
v0x7fc7456d79c0_0 .net "s", 0 0, L_0x7fc746449660;  1 drivers
S_0x7fc745672b40 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc74567ac90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc74698cd80 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc7469a9fb0_0 .net "a", 3 0, L_0x7fc746451120;  1 drivers
v0x7fc7469aa040_0 .net "b", 3 0, L_0x7fc7464511c0;  1 drivers
v0x7fc7469a72d0_0 .net "c", 7 0, L_0x7fc746450f90;  alias, 1 drivers
v0x7fc7469a7360_0 .net "concat1", 3 0, L_0x7fc7464506e0;  1 drivers
v0x7fc7469a3460_0 .net "concat2", 5 0, L_0x7fc7464508c0;  1 drivers
v0x7fc7469a34f0_0 .net "concat3", 5 0, L_0x7fc746450960;  1 drivers
v0x7fc7469a1330_0 .net "concat4", 5 0, L_0x7fc746450be0;  1 drivers
v0x7fc7469a13c0_0 .net "mul_00", 3 0, L_0x7fc74644be40;  1 drivers
v0x7fc74699d4c0_0 .net "mul_01", 3 0, L_0x7fc74644eba0;  1 drivers
v0x7fc74699d550_0 .net "mul_10", 3 0, L_0x7fc74644d4e0;  1 drivers
v0x7fc74699b390_0 .net "mul_11", 3 0, L_0x7fc746450210;  1 drivers
v0x7fc74699b420_0 .net "sum_temp1", 3 0, L_0x7fc746450780;  1 drivers
v0x7fc7469953b0_0 .net "sum_temp2", 5 0, L_0x7fc746450a40;  1 drivers
v0x7fc746995440_0 .net "sum_temp3", 5 0, L_0x7fc746450cc0;  1 drivers
L_0x7fc74644bfe0 .part L_0x7fc746451120, 0, 2;
L_0x7fc74644c080 .part L_0x7fc7464511c0, 0, 2;
L_0x7fc74644d680 .part L_0x7fc746451120, 2, 2;
L_0x7fc74644d760 .part L_0x7fc7464511c0, 0, 2;
L_0x7fc74644ed40 .part L_0x7fc746451120, 0, 2;
L_0x7fc74644ee10 .part L_0x7fc7464511c0, 2, 2;
L_0x7fc7464503b0 .part L_0x7fc746451120, 2, 2;
L_0x7fc7464504d0 .part L_0x7fc7464511c0, 2, 2;
L_0x7fc7464505f0 .part L_0x7fc74644be40, 2, 2;
L_0x7fc746450780 .arith/sum 4, L_0x7fc74644d4e0, L_0x7fc7464506e0;
L_0x7fc746450a40 .arith/sum 6, L_0x7fc7464508c0, L_0x7fc746450960;
L_0x7fc746450cc0 .arith/sum 6, L_0x7fc746450be0, L_0x7fc746450a40;
L_0x7fc746450e00 .part L_0x7fc74644be40, 0, 2;
L_0x7fc746450f90 .concat8 [ 2 6 0 0], L_0x7fc746450e00, L_0x7fc746451070;
S_0x7fc74566de30 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc745672b40;
 .timescale -9 -12;
L_0x7fc746451070 .functor BUFZ 6, L_0x7fc746450cc0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc7469b4800_0 .net *"_ivl_10", 1 0, L_0x7fc7464505f0;  1 drivers
L_0x7fc746e00830 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7469b0900_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e00830;  1 drivers
L_0x7fc746e00878 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7469b0990_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e00878;  1 drivers
L_0x7fc746e008c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7469ae7d0_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e008c0;  1 drivers
v0x7fc7469ae860_0 .net *"_ivl_25", 1 0, L_0x7fc746450e00;  1 drivers
v0x7fc7469aa340_0 .net *"_ivl_27", 5 0, L_0x7fc746451070;  1 drivers
L_0x7fc746e007e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7469aa3d0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e007e8;  1 drivers
L_0x7fc7464506e0 .concat [ 2 2 0 0], L_0x7fc7464505f0, L_0x7fc746e007e8;
L_0x7fc7464508c0 .concat [ 4 2 0 0], L_0x7fc74644eba0, L_0x7fc746e00830;
L_0x7fc746450960 .concat [ 2 4 0 0], L_0x7fc746e00878, L_0x7fc746450210;
L_0x7fc746450be0 .concat [ 4 2 0 0], L_0x7fc746450780, L_0x7fc746e008c0;
S_0x7fc74566dc60 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc74566de30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc74698b9a0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc745693690_0 .net "a", 1 0, L_0x7fc74644bfe0;  1 drivers
v0x7fc74568e160_0 .net "b", 1 0, L_0x7fc74644c080;  1 drivers
v0x7fc74568e1f0_0 .net "c", 3 0, L_0x7fc74644be40;  alias, 1 drivers
v0x7fc74568e770_0 .net "temp", 3 0, L_0x7fc74644b8c0;  1 drivers
L_0x7fc74644aac0 .part L_0x7fc74644bfe0, 0, 1;
L_0x7fc74644ab60 .part L_0x7fc74644c080, 0, 1;
L_0x7fc74644acf0 .part L_0x7fc74644bfe0, 1, 1;
L_0x7fc74644add0 .part L_0x7fc74644c080, 0, 1;
L_0x7fc74644afa0 .part L_0x7fc74644bfe0, 0, 1;
L_0x7fc74644b070 .part L_0x7fc74644c080, 1, 1;
L_0x7fc74644b220 .part L_0x7fc74644bfe0, 1, 1;
L_0x7fc74644b340 .part L_0x7fc74644c080, 1, 1;
L_0x7fc74644b730 .part L_0x7fc74644b8c0, 0, 1;
L_0x7fc74644b820 .part L_0x7fc74644b8c0, 1, 1;
L_0x7fc74644b8c0 .concat8 [ 1 1 1 1], L_0x7fc74644aeb0, L_0x7fc74644b110, L_0x7fc74644b480, L_0x7fc74644b600;
L_0x7fc74644bc10 .part L_0x7fc74644b8c0, 2, 1;
L_0x7fc74644bd30 .part L_0x7fc74644b8c0, 3, 1;
L_0x7fc74644be40 .concat8 [ 1 1 1 1], L_0x7fc74644ac00, L_0x7fc74644b550, L_0x7fc74644bab0, L_0x7fc74644bb20;
S_0x7fc74566da90 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74566dc60;
 .timescale -9 -12;
L_0x7fc74644ac00 .functor AND 1, L_0x7fc74644aac0, L_0x7fc74644ab60, C4<1>, C4<1>;
L_0x7fc74644aeb0 .functor AND 1, L_0x7fc74644acf0, L_0x7fc74644add0, C4<1>, C4<1>;
L_0x7fc74644b110 .functor AND 1, L_0x7fc74644afa0, L_0x7fc74644b070, C4<1>, C4<1>;
L_0x7fc74644b480 .functor AND 1, L_0x7fc74644b220, L_0x7fc74644b340, C4<1>, C4<1>;
v0x7fc7456a9250_0 .net *"_ivl_0", 0 0, L_0x7fc74644aac0;  1 drivers
v0x7fc7456a31e0_0 .net *"_ivl_1", 0 0, L_0x7fc74644ab60;  1 drivers
v0x7fc7456a3270_0 .net *"_ivl_10", 0 0, L_0x7fc74644b110;  1 drivers
v0x7fc74569d930_0 .net *"_ivl_12", 0 0, L_0x7fc74644b220;  1 drivers
v0x7fc74569d9c0_0 .net *"_ivl_13", 0 0, L_0x7fc74644b340;  1 drivers
v0x7fc74569b6d0_0 .net *"_ivl_14", 0 0, L_0x7fc74644b480;  1 drivers
v0x7fc74569b760_0 .net *"_ivl_2", 0 0, L_0x7fc74644ac00;  1 drivers
v0x7fc7456995a0_0 .net *"_ivl_4", 0 0, L_0x7fc74644acf0;  1 drivers
v0x7fc745699630_0 .net *"_ivl_5", 0 0, L_0x7fc74644add0;  1 drivers
v0x7fc745695730_0 .net *"_ivl_6", 0 0, L_0x7fc74644aeb0;  1 drivers
v0x7fc7456957c0_0 .net *"_ivl_8", 0 0, L_0x7fc74644afa0;  1 drivers
v0x7fc745693600_0 .net *"_ivl_9", 0 0, L_0x7fc74644b070;  1 drivers
S_0x7fc74566d8c0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74566da90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74644b550 .functor XOR 1, L_0x7fc74644b730, L_0x7fc74644b820, C4<0>, C4<0>;
L_0x7fc74644b600 .functor AND 1, L_0x7fc74644b730, L_0x7fc74644b820, C4<1>, C4<1>;
v0x7fc7456b5190_0 .net "a", 0 0, L_0x7fc74644b730;  1 drivers
v0x7fc7456b1290_0 .net "b", 0 0, L_0x7fc74644b820;  1 drivers
v0x7fc7456b1320_0 .net "c", 0 0, L_0x7fc74644b600;  1 drivers
v0x7fc7456af160_0 .net "s", 0 0, L_0x7fc74644b550;  1 drivers
S_0x7fc74566d6f0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74566da90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74644bab0 .functor XOR 1, L_0x7fc74644bc10, L_0x7fc74644bd30, C4<0>, C4<0>;
L_0x7fc74644bb20 .functor AND 1, L_0x7fc74644bc10, L_0x7fc74644bd30, C4<1>, C4<1>;
v0x7fc7456af1f0_0 .net "a", 0 0, L_0x7fc74644bc10;  1 drivers
v0x7fc7456ab2f0_0 .net "b", 0 0, L_0x7fc74644bd30;  1 drivers
v0x7fc7456ab380_0 .net "c", 0 0, L_0x7fc74644bb20;  1 drivers
v0x7fc7456a91c0_0 .net "s", 0 0, L_0x7fc74644bab0;  1 drivers
S_0x7fc74566d520 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc74566de30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746982e30 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7469e87b0_0 .net "a", 1 0, L_0x7fc74644d680;  1 drivers
v0x7fc7469ea600_0 .net "b", 1 0, L_0x7fc74644d760;  1 drivers
v0x7fc7469ea690_0 .net "c", 3 0, L_0x7fc74644d4e0;  alias, 1 drivers
v0x7fc7469e9a50_0 .net "temp", 3 0, L_0x7fc74644cf60;  1 drivers
L_0x7fc74644c120 .part L_0x7fc74644d680, 0, 1;
L_0x7fc74644c1c0 .part L_0x7fc74644d760, 0, 1;
L_0x7fc74644c370 .part L_0x7fc74644d680, 1, 1;
L_0x7fc74644c450 .part L_0x7fc74644d760, 0, 1;
L_0x7fc74644c640 .part L_0x7fc74644d680, 0, 1;
L_0x7fc74644c710 .part L_0x7fc74644d760, 1, 1;
L_0x7fc74644c8c0 .part L_0x7fc74644d680, 1, 1;
L_0x7fc74644c9e0 .part L_0x7fc74644d760, 1, 1;
L_0x7fc74644cdd0 .part L_0x7fc74644cf60, 0, 1;
L_0x7fc74644cec0 .part L_0x7fc74644cf60, 1, 1;
L_0x7fc74644cf60 .concat8 [ 1 1 1 1], L_0x7fc74644c530, L_0x7fc74644c7b0, L_0x7fc74644cb20, L_0x7fc74644cca0;
L_0x7fc74644d2b0 .part L_0x7fc74644cf60, 2, 1;
L_0x7fc74644d3d0 .part L_0x7fc74644cf60, 3, 1;
L_0x7fc74644d4e0 .concat8 [ 1 1 1 1], L_0x7fc74644c260, L_0x7fc74644cbf0, L_0x7fc74644d150, L_0x7fc74644d1c0;
S_0x7fc74566d350 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74566d520;
 .timescale -9 -12;
L_0x7fc74644c260 .functor AND 1, L_0x7fc74644c120, L_0x7fc74644c1c0, C4<1>, C4<1>;
L_0x7fc74644c530 .functor AND 1, L_0x7fc74644c370, L_0x7fc74644c450, C4<1>, C4<1>;
L_0x7fc74644c7b0 .functor AND 1, L_0x7fc74644c640, L_0x7fc74644c710, C4<1>, C4<1>;
L_0x7fc74644cb20 .functor AND 1, L_0x7fc74644c8c0, L_0x7fc74644c9e0, C4<1>, C4<1>;
v0x7fc7469cfde0_0 .net *"_ivl_0", 0 0, L_0x7fc74644c120;  1 drivers
v0x7fc7469fd270_0 .net *"_ivl_1", 0 0, L_0x7fc74644c1c0;  1 drivers
v0x7fc7469fd300_0 .net *"_ivl_10", 0 0, L_0x7fc74644c7b0;  1 drivers
v0x7fc7469fb140_0 .net *"_ivl_12", 0 0, L_0x7fc74644c8c0;  1 drivers
v0x7fc7469fb1d0_0 .net *"_ivl_13", 0 0, L_0x7fc74644c9e0;  1 drivers
v0x7fc7469f7320_0 .net *"_ivl_14", 0 0, L_0x7fc74644cb20;  1 drivers
v0x7fc7469f73b0_0 .net *"_ivl_2", 0 0, L_0x7fc74644c260;  1 drivers
v0x7fc7469f51f0_0 .net *"_ivl_4", 0 0, L_0x7fc74644c370;  1 drivers
v0x7fc7469f5280_0 .net *"_ivl_5", 0 0, L_0x7fc74644c450;  1 drivers
v0x7fc7469ef260_0 .net *"_ivl_6", 0 0, L_0x7fc74644c530;  1 drivers
v0x7fc7469ef2f0_0 .net *"_ivl_8", 0 0, L_0x7fc74644c640;  1 drivers
v0x7fc7469e8720_0 .net *"_ivl_9", 0 0, L_0x7fc74644c710;  1 drivers
S_0x7fc74566d180 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74566d350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74644cbf0 .functor XOR 1, L_0x7fc74644cdd0, L_0x7fc74644cec0, C4<0>, C4<0>;
L_0x7fc74644cca0 .functor AND 1, L_0x7fc74644cdd0, L_0x7fc74644cec0, C4<1>, C4<1>;
v0x7fc74568e800_0 .net "a", 0 0, L_0x7fc74644cdd0;  1 drivers
v0x7fc74568c640_0 .net "b", 0 0, L_0x7fc74644cec0;  1 drivers
v0x7fc74568c6d0_0 .net "c", 0 0, L_0x7fc74644cca0;  1 drivers
v0x7fc74568c250_0 .net "s", 0 0, L_0x7fc74644cbf0;  1 drivers
S_0x7fc74566cfb0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74566d350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74644d150 .functor XOR 1, L_0x7fc74644d2b0, L_0x7fc74644d3d0, C4<0>, C4<0>;
L_0x7fc74644d1c0 .functor AND 1, L_0x7fc74644d2b0, L_0x7fc74644d3d0, C4<1>, C4<1>;
v0x7fc74568c2e0_0 .net "a", 0 0, L_0x7fc74644d2b0;  1 drivers
v0x7fc745615ea0_0 .net "b", 0 0, L_0x7fc74644d3d0;  1 drivers
v0x7fc745615f30_0 .net "c", 0 0, L_0x7fc74644d1c0;  1 drivers
v0x7fc7469cfd50_0 .net "s", 0 0, L_0x7fc74644d150;  1 drivers
S_0x7fc74566cde0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc74566de30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746978110 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7469cdd30_0 .net "a", 1 0, L_0x7fc74644ed40;  1 drivers
v0x7fc7469cd0d0_0 .net "b", 1 0, L_0x7fc74644ee10;  1 drivers
v0x7fc7469cd160_0 .net "c", 3 0, L_0x7fc74644eba0;  alias, 1 drivers
v0x7fc7469c0510_0 .net "temp", 3 0, L_0x7fc74644e620;  1 drivers
L_0x7fc74644d840 .part L_0x7fc74644ed40, 0, 1;
L_0x7fc74644d8e0 .part L_0x7fc74644ee10, 0, 1;
L_0x7fc74644da70 .part L_0x7fc74644ed40, 1, 1;
L_0x7fc74644db50 .part L_0x7fc74644ee10, 0, 1;
L_0x7fc74644dd20 .part L_0x7fc74644ed40, 0, 1;
L_0x7fc74644ddf0 .part L_0x7fc74644ee10, 1, 1;
L_0x7fc74644df80 .part L_0x7fc74644ed40, 1, 1;
L_0x7fc74644e0a0 .part L_0x7fc74644ee10, 1, 1;
L_0x7fc74644e490 .part L_0x7fc74644e620, 0, 1;
L_0x7fc74644e580 .part L_0x7fc74644e620, 1, 1;
L_0x7fc74644e620 .concat8 [ 1 1 1 1], L_0x7fc74644dc30, L_0x7fc74644de90, L_0x7fc74644e1e0, L_0x7fc74644e360;
L_0x7fc74644e970 .part L_0x7fc74644e620, 2, 1;
L_0x7fc74644ea90 .part L_0x7fc74644e620, 3, 1;
L_0x7fc74644eba0 .concat8 [ 1 1 1 1], L_0x7fc74644d980, L_0x7fc74644e2b0, L_0x7fc74644e810, L_0x7fc74644e880;
S_0x7fc74566cc10 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74566cde0;
 .timescale -9 -12;
L_0x7fc74644d980 .functor AND 1, L_0x7fc74644d840, L_0x7fc74644d8e0, C4<1>, C4<1>;
L_0x7fc74644dc30 .functor AND 1, L_0x7fc74644da70, L_0x7fc74644db50, C4<1>, C4<1>;
L_0x7fc74644de90 .functor AND 1, L_0x7fc74644dd20, L_0x7fc74644ddf0, C4<1>, C4<1>;
L_0x7fc74644e1e0 .functor AND 1, L_0x7fc74644df80, L_0x7fc74644e0a0, C4<1>, C4<1>;
v0x7fc7469e1920_0 .net *"_ivl_0", 0 0, L_0x7fc74644d840;  1 drivers
v0x7fc7469df760_0 .net *"_ivl_1", 0 0, L_0x7fc74644d8e0;  1 drivers
v0x7fc7469df7f0_0 .net *"_ivl_10", 0 0, L_0x7fc74644de90;  1 drivers
v0x7fc7469db940_0 .net *"_ivl_12", 0 0, L_0x7fc74644df80;  1 drivers
v0x7fc7469db9d0_0 .net *"_ivl_13", 0 0, L_0x7fc74644e0a0;  1 drivers
v0x7fc7469d9810_0 .net *"_ivl_14", 0 0, L_0x7fc74644e1e0;  1 drivers
v0x7fc7469d98a0_0 .net *"_ivl_2", 0 0, L_0x7fc74644d980;  1 drivers
v0x7fc7469d3880_0 .net *"_ivl_4", 0 0, L_0x7fc74644da70;  1 drivers
v0x7fc7469d3910_0 .net *"_ivl_5", 0 0, L_0x7fc74644db50;  1 drivers
v0x7fc7469ce030_0 .net *"_ivl_6", 0 0, L_0x7fc74644dc30;  1 drivers
v0x7fc7469ce0c0_0 .net *"_ivl_8", 0 0, L_0x7fc74644dd20;  1 drivers
v0x7fc7469cdca0_0 .net *"_ivl_9", 0 0, L_0x7fc74644ddf0;  1 drivers
S_0x7fc74566b580 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74566cc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74644e2b0 .functor XOR 1, L_0x7fc74644e490, L_0x7fc74644e580, C4<0>, C4<0>;
L_0x7fc74644e360 .functor AND 1, L_0x7fc74644e490, L_0x7fc74644e580, C4<1>, C4<1>;
v0x7fc7469e9ae0_0 .net "a", 0 0, L_0x7fc74644e490;  1 drivers
v0x7fc7469ea240_0 .net "b", 0 0, L_0x7fc74644e580;  1 drivers
v0x7fc7469ea2d0_0 .net "c", 0 0, L_0x7fc74644e360;  1 drivers
v0x7fc7469e8390_0 .net "s", 0 0, L_0x7fc74644e2b0;  1 drivers
S_0x7fc74566b3b0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74566cc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74644e810 .functor XOR 1, L_0x7fc74644e970, L_0x7fc74644ea90, C4<0>, C4<0>;
L_0x7fc74644e880 .functor AND 1, L_0x7fc74644e970, L_0x7fc74644ea90, C4<1>, C4<1>;
v0x7fc7469e8420_0 .net "a", 0 0, L_0x7fc74644e970;  1 drivers
v0x7fc7469e56b0_0 .net "b", 0 0, L_0x7fc74644ea90;  1 drivers
v0x7fc7469e5740_0 .net "c", 0 0, L_0x7fc74644e880;  1 drivers
v0x7fc7469e1890_0 .net "s", 0 0, L_0x7fc74644e810;  1 drivers
S_0x7fc74566b1e0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc74566de30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746970f10 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7469ba7a0_0 .net "a", 1 0, L_0x7fc7464503b0;  1 drivers
v0x7fc7469b68a0_0 .net "b", 1 0, L_0x7fc7464504d0;  1 drivers
v0x7fc7469b6930_0 .net "c", 3 0, L_0x7fc746450210;  alias, 1 drivers
v0x7fc7469b4770_0 .net "temp", 3 0, L_0x7fc74644fc90;  1 drivers
L_0x7fc74644eeb0 .part L_0x7fc7464503b0, 0, 1;
L_0x7fc74644ef50 .part L_0x7fc7464504d0, 0, 1;
L_0x7fc74644f0e0 .part L_0x7fc7464503b0, 1, 1;
L_0x7fc74644f1c0 .part L_0x7fc7464504d0, 0, 1;
L_0x7fc74644f390 .part L_0x7fc7464503b0, 0, 1;
L_0x7fc74644f460 .part L_0x7fc7464504d0, 1, 1;
L_0x7fc74644f5f0 .part L_0x7fc7464503b0, 1, 1;
L_0x7fc74644f710 .part L_0x7fc7464504d0, 1, 1;
L_0x7fc74644fb00 .part L_0x7fc74644fc90, 0, 1;
L_0x7fc74644fbf0 .part L_0x7fc74644fc90, 1, 1;
L_0x7fc74644fc90 .concat8 [ 1 1 1 1], L_0x7fc74644f2a0, L_0x7fc74644f500, L_0x7fc74644f850, L_0x7fc74644f9d0;
L_0x7fc74644ffe0 .part L_0x7fc74644fc90, 2, 1;
L_0x7fc746450100 .part L_0x7fc74644fc90, 3, 1;
L_0x7fc746450210 .concat8 [ 1 1 1 1], L_0x7fc74644eff0, L_0x7fc74644f920, L_0x7fc74644fe80, L_0x7fc74644fef0;
S_0x7fc74566b010 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74566b1e0;
 .timescale -9 -12;
L_0x7fc74644eff0 .functor AND 1, L_0x7fc74644eeb0, L_0x7fc74644ef50, C4<1>, C4<1>;
L_0x7fc74644f2a0 .functor AND 1, L_0x7fc74644f0e0, L_0x7fc74644f1c0, C4<1>, C4<1>;
L_0x7fc74644f500 .functor AND 1, L_0x7fc74644f390, L_0x7fc74644f460, C4<1>, C4<1>;
L_0x7fc74644f850 .functor AND 1, L_0x7fc74644f5f0, L_0x7fc74644f710, C4<1>, C4<1>;
v0x7fc7469c43e0_0 .net *"_ivl_0", 0 0, L_0x7fc74644eeb0;  1 drivers
v0x7fc7469bd780_0 .net *"_ivl_1", 0 0, L_0x7fc74644ef50;  1 drivers
v0x7fc7469bd810_0 .net *"_ivl_10", 0 0, L_0x7fc74644f500;  1 drivers
v0x7fc7469bf660_0 .net *"_ivl_12", 0 0, L_0x7fc74644f5f0;  1 drivers
v0x7fc7469bf6f0_0 .net *"_ivl_13", 0 0, L_0x7fc74644f710;  1 drivers
v0x7fc7469beab0_0 .net *"_ivl_14", 0 0, L_0x7fc74644f850;  1 drivers
v0x7fc7469beb40_0 .net *"_ivl_2", 0 0, L_0x7fc74644eff0;  1 drivers
v0x7fc7469bf2a0_0 .net *"_ivl_4", 0 0, L_0x7fc74644f0e0;  1 drivers
v0x7fc7469bf330_0 .net *"_ivl_5", 0 0, L_0x7fc74644f1c0;  1 drivers
v0x7fc7469bd3f0_0 .net *"_ivl_6", 0 0, L_0x7fc74644f2a0;  1 drivers
v0x7fc7469bd480_0 .net *"_ivl_8", 0 0, L_0x7fc74644f390;  1 drivers
v0x7fc7469ba710_0 .net *"_ivl_9", 0 0, L_0x7fc74644f460;  1 drivers
S_0x7fc74566ae40 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74566b010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74644f920 .functor XOR 1, L_0x7fc74644fb00, L_0x7fc74644fbf0, C4<0>, C4<0>;
L_0x7fc74644f9d0 .functor AND 1, L_0x7fc74644fb00, L_0x7fc74644fbf0, C4<1>, C4<1>;
v0x7fc7469c05a0_0 .net "a", 0 0, L_0x7fc74644fb00;  1 drivers
v0x7fc7469917e0_0 .net "b", 0 0, L_0x7fc74644fbf0;  1 drivers
v0x7fc746991870_0 .net "c", 0 0, L_0x7fc74644f9d0;  1 drivers
v0x7fc7469cc460_0 .net "s", 0 0, L_0x7fc74644f920;  1 drivers
S_0x7fc74566ac70 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74566b010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74644fe80 .functor XOR 1, L_0x7fc74644ffe0, L_0x7fc746450100, C4<0>, C4<0>;
L_0x7fc74644fef0 .functor AND 1, L_0x7fc74644ffe0, L_0x7fc746450100, C4<1>, C4<1>;
v0x7fc7469cc4f0_0 .net "a", 0 0, L_0x7fc74644ffe0;  1 drivers
v0x7fc7469ca330_0 .net "b", 0 0, L_0x7fc746450100;  1 drivers
v0x7fc7469ca3c0_0 .net "c", 0 0, L_0x7fc74644fef0;  1 drivers
v0x7fc7469c4350_0 .net "s", 0 0, L_0x7fc74644fe80;  1 drivers
S_0x7fc74566aaa0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc74567ac90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc74695b3d0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc74691fc30_0 .net "a", 3 0, L_0x7fc7464579d0;  1 drivers
v0x7fc746919bc0_0 .net "b", 3 0, L_0x7fc746457af0;  1 drivers
v0x7fc746919c50_0 .net "c", 7 0, L_0x7fc746457840;  alias, 1 drivers
v0x7fc746913030_0 .net "concat1", 3 0, L_0x7fc746456fb0;  1 drivers
v0x7fc7469130c0_0 .net "concat2", 5 0, L_0x7fc746457190;  1 drivers
v0x7fc746914f10_0 .net "concat3", 5 0, L_0x7fc746457230;  1 drivers
v0x7fc746914fa0_0 .net "concat4", 5 0, L_0x7fc746457450;  1 drivers
v0x7fc746914360_0 .net "mul_00", 3 0, L_0x7fc746452600;  1 drivers
v0x7fc7469143f0_0 .net "mul_01", 3 0, L_0x7fc746455360;  1 drivers
v0x7fc746914b50_0 .net "mul_10", 3 0, L_0x7fc746453ca0;  1 drivers
v0x7fc746914be0_0 .net "mul_11", 3 0, L_0x7fc7464569d0;  1 drivers
v0x7fc746912ca0_0 .net "sum_temp1", 3 0, L_0x7fc746457050;  1 drivers
v0x7fc746912d30_0 .net "sum_temp2", 5 0, L_0x7fc746457310;  1 drivers
v0x7fc74690ffc0_0 .net "sum_temp3", 5 0, L_0x7fc746457570;  1 drivers
L_0x7fc7464527a0 .part L_0x7fc7464579d0, 0, 2;
L_0x7fc746452840 .part L_0x7fc746457af0, 0, 2;
L_0x7fc746453e40 .part L_0x7fc7464579d0, 2, 2;
L_0x7fc746453f20 .part L_0x7fc746457af0, 0, 2;
L_0x7fc746455500 .part L_0x7fc7464579d0, 0, 2;
L_0x7fc7464555d0 .part L_0x7fc746457af0, 2, 2;
L_0x7fc746456b70 .part L_0x7fc7464579d0, 2, 2;
L_0x7fc746456c90 .part L_0x7fc746457af0, 2, 2;
L_0x7fc74643cd30 .part L_0x7fc746452600, 2, 2;
L_0x7fc746457050 .arith/sum 4, L_0x7fc746453ca0, L_0x7fc746456fb0;
L_0x7fc746457310 .arith/sum 6, L_0x7fc746457190, L_0x7fc746457230;
L_0x7fc746457570 .arith/sum 6, L_0x7fc746457450, L_0x7fc746457310;
L_0x7fc7464576b0 .part L_0x7fc746452600, 0, 2;
L_0x7fc746457840 .concat8 [ 2 6 0 0], L_0x7fc7464576b0, L_0x7fc746457920;
S_0x7fc745668570 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc74566aaa0;
 .timescale -9 -12;
L_0x7fc746457920 .functor BUFZ 6, L_0x7fc746457570, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746927c70_0 .net *"_ivl_10", 1 0, L_0x7fc74643cd30;  1 drivers
L_0x7fc746e00950 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746927d00_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e00950;  1 drivers
L_0x7fc746e00998 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746925b40_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e00998;  1 drivers
L_0x7fc746e009e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746925bd0_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e009e0;  1 drivers
v0x7fc746921cd0_0 .net *"_ivl_25", 1 0, L_0x7fc7464576b0;  1 drivers
v0x7fc746921d60_0 .net *"_ivl_27", 5 0, L_0x7fc746457920;  1 drivers
L_0x7fc746e00908 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74691fba0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e00908;  1 drivers
L_0x7fc746456fb0 .concat [ 2 2 0 0], L_0x7fc74643cd30, L_0x7fc746e00908;
L_0x7fc746457190 .concat [ 4 2 0 0], L_0x7fc746455360, L_0x7fc746e00950;
L_0x7fc746457230 .concat [ 2 4 0 0], L_0x7fc746e00998, L_0x7fc7464569d0;
L_0x7fc746457450 .concat [ 4 2 0 0], L_0x7fc746457050, L_0x7fc746e009e0;
S_0x7fc745668820 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc745668570;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746956610 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7469855c0_0 .net "a", 1 0, L_0x7fc7464527a0;  1 drivers
v0x7fc746985650_0 .net "b", 1 0, L_0x7fc746452840;  1 drivers
v0x7fc7469828e0_0 .net "c", 3 0, L_0x7fc746452600;  alias, 1 drivers
v0x7fc746982970_0 .net "temp", 3 0, L_0x7fc746452080;  1 drivers
L_0x7fc746451260 .part L_0x7fc7464527a0, 0, 1;
L_0x7fc746451300 .part L_0x7fc746452840, 0, 1;
L_0x7fc746451490 .part L_0x7fc7464527a0, 1, 1;
L_0x7fc746451570 .part L_0x7fc746452840, 0, 1;
L_0x7fc746451760 .part L_0x7fc7464527a0, 0, 1;
L_0x7fc746451830 .part L_0x7fc746452840, 1, 1;
L_0x7fc7464519e0 .part L_0x7fc7464527a0, 1, 1;
L_0x7fc746451b00 .part L_0x7fc746452840, 1, 1;
L_0x7fc746451ef0 .part L_0x7fc746452080, 0, 1;
L_0x7fc746451fe0 .part L_0x7fc746452080, 1, 1;
L_0x7fc746452080 .concat8 [ 1 1 1 1], L_0x7fc746451650, L_0x7fc7464518d0, L_0x7fc746451c40, L_0x7fc746451dc0;
L_0x7fc7464523d0 .part L_0x7fc746452080, 2, 1;
L_0x7fc7464524f0 .part L_0x7fc746452080, 3, 1;
L_0x7fc746452600 .concat8 [ 1 1 1 1], L_0x7fc7464513a0, L_0x7fc746451d10, L_0x7fc746452270, L_0x7fc7464522e0;
S_0x7fc7456683a0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745668820;
 .timescale -9 -12;
L_0x7fc7464513a0 .functor AND 1, L_0x7fc746451260, L_0x7fc746451300, C4<1>, C4<1>;
L_0x7fc746451650 .functor AND 1, L_0x7fc746451490, L_0x7fc746451570, C4<1>, C4<1>;
L_0x7fc7464518d0 .functor AND 1, L_0x7fc746451760, L_0x7fc746451830, C4<1>, C4<1>;
L_0x7fc746451c40 .functor AND 1, L_0x7fc7464519e0, L_0x7fc746451b00, C4<1>, C4<1>;
v0x7fc7469886e0_0 .net *"_ivl_0", 0 0, L_0x7fc746451260;  1 drivers
v0x7fc746988770_0 .net *"_ivl_1", 0 0, L_0x7fc746451300;  1 drivers
v0x7fc746951310_0 .net *"_ivl_10", 0 0, L_0x7fc7464518d0;  1 drivers
v0x7fc7469513a0_0 .net *"_ivl_12", 0 0, L_0x7fc7464519e0;  1 drivers
v0x7fc746985950_0 .net *"_ivl_13", 0 0, L_0x7fc746451b00;  1 drivers
v0x7fc7469859e0_0 .net *"_ivl_14", 0 0, L_0x7fc746451c40;  1 drivers
v0x7fc746987830_0 .net *"_ivl_2", 0 0, L_0x7fc7464513a0;  1 drivers
v0x7fc7469878c0_0 .net *"_ivl_4", 0 0, L_0x7fc746451490;  1 drivers
v0x7fc746986c80_0 .net *"_ivl_5", 0 0, L_0x7fc746451570;  1 drivers
v0x7fc746986d10_0 .net *"_ivl_6", 0 0, L_0x7fc746451650;  1 drivers
v0x7fc746987470_0 .net *"_ivl_8", 0 0, L_0x7fc746451760;  1 drivers
v0x7fc746987500_0 .net *"_ivl_9", 0 0, L_0x7fc746451830;  1 drivers
S_0x7fc745667c60 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc7456683a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746451d10 .functor XOR 1, L_0x7fc746451ef0, L_0x7fc746451fe0, C4<0>, C4<0>;
L_0x7fc746451dc0 .functor AND 1, L_0x7fc746451ef0, L_0x7fc746451fe0, C4<1>, C4<1>;
v0x7fc74698fac0_0 .net "a", 0 0, L_0x7fc746451ef0;  1 drivers
v0x7fc74698fb50_0 .net "b", 0 0, L_0x7fc746451fe0;  1 drivers
v0x7fc74698c360_0 .net "c", 0 0, L_0x7fc746451dc0;  1 drivers
v0x7fc74698c3f0_0 .net "s", 0 0, L_0x7fc746451d10;  1 drivers
S_0x7fc745667a90 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc7456683a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746452270 .functor XOR 1, L_0x7fc7464523d0, L_0x7fc7464524f0, C4<0>, C4<0>;
L_0x7fc7464522e0 .functor AND 1, L_0x7fc7464523d0, L_0x7fc7464524f0, C4<1>, C4<1>;
v0x7fc74698c840_0 .net "a", 0 0, L_0x7fc7464523d0;  1 drivers
v0x7fc74698c8d0_0 .net "b", 0 0, L_0x7fc7464524f0;  1 drivers
v0x7fc74698b450_0 .net "c", 0 0, L_0x7fc7464522e0;  1 drivers
v0x7fc74698b4e0_0 .net "s", 0 0, L_0x7fc746452270;  1 drivers
S_0x7fc745665e80 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc745668570;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc74694f020 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746966dc0_0 .net "a", 1 0, L_0x7fc746453e40;  1 drivers
v0x7fc746966e50_0 .net "b", 1 0, L_0x7fc746453f20;  1 drivers
v0x7fc746962f50_0 .net "c", 3 0, L_0x7fc746453ca0;  alias, 1 drivers
v0x7fc746962fe0_0 .net "temp", 3 0, L_0x7fc746453720;  1 drivers
L_0x7fc7464528e0 .part L_0x7fc746453e40, 0, 1;
L_0x7fc746452980 .part L_0x7fc746453f20, 0, 1;
L_0x7fc746452b30 .part L_0x7fc746453e40, 1, 1;
L_0x7fc746452c10 .part L_0x7fc746453f20, 0, 1;
L_0x7fc746452e00 .part L_0x7fc746453e40, 0, 1;
L_0x7fc746452ed0 .part L_0x7fc746453f20, 1, 1;
L_0x7fc746453080 .part L_0x7fc746453e40, 1, 1;
L_0x7fc7464531a0 .part L_0x7fc746453f20, 1, 1;
L_0x7fc746453590 .part L_0x7fc746453720, 0, 1;
L_0x7fc746453680 .part L_0x7fc746453720, 1, 1;
L_0x7fc746453720 .concat8 [ 1 1 1 1], L_0x7fc746452cf0, L_0x7fc746452f70, L_0x7fc7464532e0, L_0x7fc746453460;
L_0x7fc746453a70 .part L_0x7fc746453720, 2, 1;
L_0x7fc746453b90 .part L_0x7fc746453720, 3, 1;
L_0x7fc746453ca0 .concat8 [ 1 1 1 1], L_0x7fc746452a20, L_0x7fc7464533b0, L_0x7fc746453910, L_0x7fc746453980;
S_0x7fc745665ac0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745665e80;
 .timescale -9 -12;
L_0x7fc746452a20 .functor AND 1, L_0x7fc7464528e0, L_0x7fc746452980, C4<1>, C4<1>;
L_0x7fc746452cf0 .functor AND 1, L_0x7fc746452b30, L_0x7fc746452c10, C4<1>, C4<1>;
L_0x7fc746452f70 .functor AND 1, L_0x7fc746452e00, L_0x7fc746452ed0, C4<1>, C4<1>;
L_0x7fc7464532e0 .functor AND 1, L_0x7fc746453080, L_0x7fc7464531a0, C4<1>, C4<1>;
v0x7fc7469709c0_0 .net *"_ivl_0", 0 0, L_0x7fc7464528e0;  1 drivers
v0x7fc746970a50_0 .net *"_ivl_1", 0 0, L_0x7fc746452980;  1 drivers
v0x7fc746969e30_0 .net *"_ivl_10", 0 0, L_0x7fc746452f70;  1 drivers
v0x7fc746969ec0_0 .net *"_ivl_12", 0 0, L_0x7fc746453080;  1 drivers
v0x7fc74696bd10_0 .net *"_ivl_13", 0 0, L_0x7fc7464531a0;  1 drivers
v0x7fc74696bda0_0 .net *"_ivl_14", 0 0, L_0x7fc7464532e0;  1 drivers
v0x7fc74696b160_0 .net *"_ivl_2", 0 0, L_0x7fc746452a20;  1 drivers
v0x7fc74696b1f0_0 .net *"_ivl_4", 0 0, L_0x7fc746452b30;  1 drivers
v0x7fc74696b950_0 .net *"_ivl_5", 0 0, L_0x7fc746452c10;  1 drivers
v0x7fc74696b9e0_0 .net *"_ivl_6", 0 0, L_0x7fc746452cf0;  1 drivers
v0x7fc746969aa0_0 .net *"_ivl_8", 0 0, L_0x7fc746452e00;  1 drivers
v0x7fc746969b30_0 .net *"_ivl_9", 0 0, L_0x7fc746452ed0;  1 drivers
S_0x7fc745665900 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745665ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7464533b0 .functor XOR 1, L_0x7fc746453590, L_0x7fc746453680, C4<0>, C4<0>;
L_0x7fc746453460 .functor AND 1, L_0x7fc746453590, L_0x7fc746453680, C4<1>, C4<1>;
v0x7fc74697ea70_0 .net "a", 0 0, L_0x7fc746453590;  1 drivers
v0x7fc74697eb00_0 .net "b", 0 0, L_0x7fc746453680;  1 drivers
v0x7fc74697c940_0 .net "c", 0 0, L_0x7fc746453460;  1 drivers
v0x7fc74697c9d0_0 .net "s", 0 0, L_0x7fc7464533b0;  1 drivers
S_0x7fc745665740 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745665ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746453910 .functor XOR 1, L_0x7fc746453a70, L_0x7fc746453b90, C4<0>, C4<0>;
L_0x7fc746453980 .functor AND 1, L_0x7fc746453a70, L_0x7fc746453b90, C4<1>, C4<1>;
v0x7fc746978ad0_0 .net "a", 0 0, L_0x7fc746453a70;  1 drivers
v0x7fc746978b60_0 .net "b", 0 0, L_0x7fc746453b90;  1 drivers
v0x7fc7469769a0_0 .net "c", 0 0, L_0x7fc746453980;  1 drivers
v0x7fc746976a30_0 .net "s", 0 0, L_0x7fc746453910;  1 drivers
S_0x7fc745664850 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc745668570;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746946970 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7469473f0_0 .net "a", 1 0, L_0x7fc746455500;  1 drivers
v0x7fc746947480_0 .net "b", 1 0, L_0x7fc7464555d0;  1 drivers
v0x7fc7469452c0_0 .net "c", 3 0, L_0x7fc746455360;  alias, 1 drivers
v0x7fc746945350_0 .net "temp", 3 0, L_0x7fc746454de0;  1 drivers
L_0x7fc746454000 .part L_0x7fc746455500, 0, 1;
L_0x7fc7464540a0 .part L_0x7fc7464555d0, 0, 1;
L_0x7fc746454230 .part L_0x7fc746455500, 1, 1;
L_0x7fc746454310 .part L_0x7fc7464555d0, 0, 1;
L_0x7fc7464544e0 .part L_0x7fc746455500, 0, 1;
L_0x7fc7464545b0 .part L_0x7fc7464555d0, 1, 1;
L_0x7fc746454740 .part L_0x7fc746455500, 1, 1;
L_0x7fc746454860 .part L_0x7fc7464555d0, 1, 1;
L_0x7fc746454c50 .part L_0x7fc746454de0, 0, 1;
L_0x7fc746454d40 .part L_0x7fc746454de0, 1, 1;
L_0x7fc746454de0 .concat8 [ 1 1 1 1], L_0x7fc7464543f0, L_0x7fc746454650, L_0x7fc7464549a0, L_0x7fc746454b20;
L_0x7fc746455130 .part L_0x7fc746454de0, 2, 1;
L_0x7fc746455250 .part L_0x7fc746454de0, 3, 1;
L_0x7fc746455360 .concat8 [ 1 1 1 1], L_0x7fc746454140, L_0x7fc746454a70, L_0x7fc746454fd0, L_0x7fc746455040;
S_0x7fc745664d70 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745664850;
 .timescale -9 -12;
L_0x7fc746454140 .functor AND 1, L_0x7fc746454000, L_0x7fc7464540a0, C4<1>, C4<1>;
L_0x7fc7464543f0 .functor AND 1, L_0x7fc746454230, L_0x7fc746454310, C4<1>, C4<1>;
L_0x7fc746454650 .functor AND 1, L_0x7fc7464544e0, L_0x7fc7464545b0, C4<1>, C4<1>;
L_0x7fc7464549a0 .functor AND 1, L_0x7fc746454740, L_0x7fc746454860, C4<1>, C4<1>;
v0x7fc74694e2d0_0 .net *"_ivl_0", 0 0, L_0x7fc746454000;  1 drivers
v0x7fc74694e360_0 .net *"_ivl_1", 0 0, L_0x7fc7464540a0;  1 drivers
v0x7fc7469501b0_0 .net *"_ivl_10", 0 0, L_0x7fc746454650;  1 drivers
v0x7fc746950240_0 .net *"_ivl_12", 0 0, L_0x7fc746454740;  1 drivers
v0x7fc74694f600_0 .net *"_ivl_13", 0 0, L_0x7fc746454860;  1 drivers
v0x7fc74694f690_0 .net *"_ivl_14", 0 0, L_0x7fc7464549a0;  1 drivers
v0x7fc74694fdf0_0 .net *"_ivl_2", 0 0, L_0x7fc746454140;  1 drivers
v0x7fc74694fe80_0 .net *"_ivl_4", 0 0, L_0x7fc746454230;  1 drivers
v0x7fc74694df40_0 .net *"_ivl_5", 0 0, L_0x7fc746454310;  1 drivers
v0x7fc74694dfd0_0 .net *"_ivl_6", 0 0, L_0x7fc7464543f0;  1 drivers
v0x7fc74694b260_0 .net *"_ivl_8", 0 0, L_0x7fc7464544e0;  1 drivers
v0x7fc74694b2f0_0 .net *"_ivl_9", 0 0, L_0x7fc7464545b0;  1 drivers
S_0x7fc7456393c0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745664d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746454a70 .functor XOR 1, L_0x7fc746454c50, L_0x7fc746454d40, C4<0>, C4<0>;
L_0x7fc746454b20 .functor AND 1, L_0x7fc746454c50, L_0x7fc746454d40, C4<1>, C4<1>;
v0x7fc746960e20_0 .net "a", 0 0, L_0x7fc746454c50;  1 drivers
v0x7fc746960eb0_0 .net "b", 0 0, L_0x7fc746454d40;  1 drivers
v0x7fc74695cfb0_0 .net "c", 0 0, L_0x7fc746454b20;  1 drivers
v0x7fc74695d040_0 .net "s", 0 0, L_0x7fc746454a70;  1 drivers
S_0x7fc745664350 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745664d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746454fd0 .functor XOR 1, L_0x7fc746455130, L_0x7fc746455250, C4<0>, C4<0>;
L_0x7fc746455040 .functor AND 1, L_0x7fc746455130, L_0x7fc746455250, C4<1>, C4<1>;
v0x7fc74695ae80_0 .net "a", 0 0, L_0x7fc746455130;  1 drivers
v0x7fc74695af10_0 .net "b", 0 0, L_0x7fc746455250;  1 drivers
v0x7fc746954ea0_0 .net "c", 0 0, L_0x7fc746455040;  1 drivers
v0x7fc746954f30_0 .net "s", 0 0, L_0x7fc746454fd0;  1 drivers
S_0x7fc745664180 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc745668570;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc74693f7b0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc74692e7c0_0 .net "a", 1 0, L_0x7fc746456b70;  1 drivers
v0x7fc74692e850_0 .net "b", 1 0, L_0x7fc746456c90;  1 drivers
v0x7fc74692bae0_0 .net "c", 3 0, L_0x7fc7464569d0;  alias, 1 drivers
v0x7fc74692bb70_0 .net "temp", 3 0, L_0x7fc746456450;  1 drivers
L_0x7fc746455670 .part L_0x7fc746456b70, 0, 1;
L_0x7fc746455710 .part L_0x7fc746456c90, 0, 1;
L_0x7fc7464558a0 .part L_0x7fc746456b70, 1, 1;
L_0x7fc746455980 .part L_0x7fc746456c90, 0, 1;
L_0x7fc746455b50 .part L_0x7fc746456b70, 0, 1;
L_0x7fc746455c20 .part L_0x7fc746456c90, 1, 1;
L_0x7fc746455db0 .part L_0x7fc746456b70, 1, 1;
L_0x7fc746455ed0 .part L_0x7fc746456c90, 1, 1;
L_0x7fc7464562c0 .part L_0x7fc746456450, 0, 1;
L_0x7fc7464563b0 .part L_0x7fc746456450, 1, 1;
L_0x7fc746456450 .concat8 [ 1 1 1 1], L_0x7fc746455a60, L_0x7fc746455cc0, L_0x7fc746456010, L_0x7fc746456190;
L_0x7fc7464567a0 .part L_0x7fc746456450, 2, 1;
L_0x7fc7464568c0 .part L_0x7fc746456450, 3, 1;
L_0x7fc7464569d0 .concat8 [ 1 1 1 1], L_0x7fc7464557b0, L_0x7fc7464560e0, L_0x7fc746456640, L_0x7fc7464566b0;
S_0x7fc745662af0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745664180;
 .timescale -9 -12;
L_0x7fc7464557b0 .functor AND 1, L_0x7fc746455670, L_0x7fc746455710, C4<1>, C4<1>;
L_0x7fc746455a60 .functor AND 1, L_0x7fc7464558a0, L_0x7fc746455980, C4<1>, C4<1>;
L_0x7fc746455cc0 .functor AND 1, L_0x7fc746455b50, L_0x7fc746455c20, C4<1>, C4<1>;
L_0x7fc746456010 .functor AND 1, L_0x7fc746455db0, L_0x7fc746455ed0, C4<1>, C4<1>;
v0x7fc746915dc0_0 .net *"_ivl_0", 0 0, L_0x7fc746455670;  1 drivers
v0x7fc746915e50_0 .net *"_ivl_1", 0 0, L_0x7fc746455710;  1 drivers
v0x7fc746932380_0 .net *"_ivl_10", 0 0, L_0x7fc746455cc0;  1 drivers
v0x7fc746932410_0 .net *"_ivl_12", 0 0, L_0x7fc746455db0;  1 drivers
v0x7fc74692eb50_0 .net *"_ivl_13", 0 0, L_0x7fc746455ed0;  1 drivers
v0x7fc74692ebe0_0 .net *"_ivl_14", 0 0, L_0x7fc746456010;  1 drivers
v0x7fc746930a30_0 .net *"_ivl_2", 0 0, L_0x7fc7464557b0;  1 drivers
v0x7fc746930ac0_0 .net *"_ivl_4", 0 0, L_0x7fc7464558a0;  1 drivers
v0x7fc74692fe80_0 .net *"_ivl_5", 0 0, L_0x7fc746455980;  1 drivers
v0x7fc74692ff10_0 .net *"_ivl_6", 0 0, L_0x7fc746455a60;  1 drivers
v0x7fc746930670_0 .net *"_ivl_8", 0 0, L_0x7fc746455b50;  1 drivers
v0x7fc746930700_0 .net *"_ivl_9", 0 0, L_0x7fc746455c20;  1 drivers
S_0x7fc745662920 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745662af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7464560e0 .functor XOR 1, L_0x7fc7464562c0, L_0x7fc7464563b0, C4<0>, C4<0>;
L_0x7fc746456190 .functor AND 1, L_0x7fc7464562c0, L_0x7fc7464563b0, C4<1>, C4<1>;
v0x7fc746941450_0 .net "a", 0 0, L_0x7fc7464562c0;  1 drivers
v0x7fc7469414e0_0 .net "b", 0 0, L_0x7fc7464563b0;  1 drivers
v0x7fc74693f320_0 .net "c", 0 0, L_0x7fc746456190;  1 drivers
v0x7fc74693f3b0_0 .net "s", 0 0, L_0x7fc7464560e0;  1 drivers
S_0x7fc745662750 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745662af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746456640 .functor XOR 1, L_0x7fc7464567a0, L_0x7fc7464568c0, C4<0>, C4<0>;
L_0x7fc7464566b0 .functor AND 1, L_0x7fc7464567a0, L_0x7fc7464568c0, C4<1>, C4<1>;
v0x7fc746939340_0 .net "a", 0 0, L_0x7fc7464567a0;  1 drivers
v0x7fc7469393d0_0 .net "b", 0 0, L_0x7fc7464568c0;  1 drivers
v0x7fc746933a40_0 .net "c", 0 0, L_0x7fc7464566b0;  1 drivers
v0x7fc746933ad0_0 .net "s", 0 0, L_0x7fc746456640;  1 drivers
S_0x7fc745662580 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc7456f6270;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x7fc74691b270 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000001000>;
v0x7fc74563f1b0_0 .net "a", 7 0, L_0x7fc7461c24d0;  1 drivers
v0x7fc74563ef50_0 .net "b", 7 0, L_0x7fc74618a640;  1 drivers
v0x7fc74563efe0_0 .net "c", 15 0, L_0x7fc746197f90;  alias, 1 drivers
v0x7fc74563ed80_0 .net "concat1", 7 0, L_0x7fc7461b18a0;  1 drivers
v0x7fc74563ee10_0 .net "concat2", 11 0, L_0x7fc7461b4470;  1 drivers
v0x7fc74563ebb0_0 .net "concat3", 11 0, L_0x7fc7461b33d0;  1 drivers
v0x7fc74563ec40_0 .net "concat4", 11 0, L_0x7fc7461a6e50;  1 drivers
v0x7fc74563e9e0_0 .net "mul_00", 7 0, L_0x7fc74623adb0;  1 drivers
v0x7fc74563ea70_0 .net "mul_01", 7 0, L_0x7fc74570e9d0;  1 drivers
v0x7fc74563e810_0 .net "mul_10", 7 0, L_0x7fc7461ad9a0;  1 drivers
v0x7fc74563e8a0_0 .net "mul_11", 7 0, L_0x7fc7461bd4e0;  1 drivers
v0x7fc74563e640_0 .net "sum_temp1", 7 0, L_0x7fc7461b43d0;  1 drivers
v0x7fc74563e6d0_0 .net "sum_temp2", 11 0, L_0x7fc7461b3470;  1 drivers
v0x7fc74563e470_0 .net "sum_temp3", 11 0, L_0x7fc7461a6ef0;  1 drivers
L_0x7fc746225320 .part L_0x7fc7461c24d0, 0, 4;
L_0x7fc746216d80 .part L_0x7fc74618a640, 0, 4;
L_0x7fc7461ad620 .part L_0x7fc7461c24d0, 4, 4;
L_0x7fc7461acc10 .part L_0x7fc74618a640, 0, 4;
L_0x7fc74570d380 .part L_0x7fc7461c24d0, 0, 4;
L_0x7fc74570d100 .part L_0x7fc74618a640, 4, 4;
L_0x7fc7461ba3e0 .part L_0x7fc7461c24d0, 4, 4;
L_0x7fc7461b93a0 .part L_0x7fc74618a640, 4, 4;
L_0x7fc7461b7060 .part L_0x7fc74623adb0, 4, 4;
L_0x7fc7461b43d0 .arith/sum 8, L_0x7fc7461ad9a0, L_0x7fc7461b18a0;
L_0x7fc7461b3470 .arith/sum 12, L_0x7fc7461b4470, L_0x7fc7461b33d0;
L_0x7fc7461a6ef0 .arith/sum 12, L_0x7fc7461a6e50, L_0x7fc7461b3470;
L_0x7fc7461a32d0 .part L_0x7fc74623adb0, 0, 4;
L_0x7fc746197f90 .concat8 [ 4 12 0 0], L_0x7fc7461a32d0, L_0x7fc746198070;
S_0x7fc7456623b0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc745662580;
 .timescale -9 -12;
L_0x7fc746198070 .functor BUFZ 12, L_0x7fc7461a6ef0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7fc745640b50_0 .net *"_ivl_10", 3 0, L_0x7fc7461b7060;  1 drivers
L_0x7fc746e01010 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc745640be0_0 .net/2u *"_ivl_13", 3 0, L_0x7fc746e01010;  1 drivers
L_0x7fc746e01058 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc745640980_0 .net/2u *"_ivl_17", 3 0, L_0x7fc746e01058;  1 drivers
L_0x7fc746e010a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc745640a10_0 .net/2u *"_ivl_21", 3 0, L_0x7fc746e010a0;  1 drivers
v0x7fc7456407b0_0 .net *"_ivl_25", 3 0, L_0x7fc7461a32d0;  1 drivers
v0x7fc745640840_0 .net *"_ivl_27", 11 0, L_0x7fc746198070;  1 drivers
L_0x7fc746e00fc8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc74563f120_0 .net/2u *"_ivl_8", 3 0, L_0x7fc746e00fc8;  1 drivers
L_0x7fc7461b18a0 .concat [ 4 4 0 0], L_0x7fc7461b7060, L_0x7fc746e00fc8;
L_0x7fc7461b4470 .concat [ 8 4 0 0], L_0x7fc74570e9d0, L_0x7fc746e01010;
L_0x7fc7461b33d0 .concat [ 4 8 0 0], L_0x7fc746e01058, L_0x7fc7461bd4e0;
L_0x7fc7461a6e50 .concat [ 8 4 0 0], L_0x7fc7461b43d0, L_0x7fc746e010a0;
S_0x7fc7456621e0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc7456623b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc74691a050 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746c27560_0 .net "a", 3 0, L_0x7fc746225320;  1 drivers
v0x7fc746c23ca0_0 .net "b", 3 0, L_0x7fc746216d80;  1 drivers
v0x7fc746c23d30_0 .net "c", 7 0, L_0x7fc74623adb0;  alias, 1 drivers
v0x7fc746c25b80_0 .net "concat1", 3 0, L_0x7fc74645e540;  1 drivers
v0x7fc746c25c10_0 .net "concat2", 5 0, L_0x7fc74645e720;  1 drivers
v0x7fc746c24fd0_0 .net "concat3", 5 0, L_0x7fc74645e7c0;  1 drivers
v0x7fc746c25060_0 .net "concat4", 5 0, L_0x7fc74645ea40;  1 drivers
v0x7fc746c257c0_0 .net "mul_00", 3 0, L_0x7fc746459ca0;  1 drivers
v0x7fc746c25850_0 .net "mul_01", 3 0, L_0x7fc74645ca00;  1 drivers
v0x7fc746c23910_0 .net "mul_10", 3 0, L_0x7fc74645b340;  1 drivers
v0x7fc746c239a0_0 .net "mul_11", 3 0, L_0x7fc74645e070;  1 drivers
v0x7fc746c20c30_0 .net "sum_temp1", 3 0, L_0x7fc74645e5e0;  1 drivers
v0x7fc746c20cc0_0 .net "sum_temp2", 5 0, L_0x7fc74645e8a0;  1 drivers
v0x7fc746c1cdc0_0 .net "sum_temp3", 5 0, L_0x7fc74645eb20;  1 drivers
L_0x7fc746459e40 .part L_0x7fc746225320, 0, 2;
L_0x7fc746459ee0 .part L_0x7fc746216d80, 0, 2;
L_0x7fc74645b4e0 .part L_0x7fc746225320, 2, 2;
L_0x7fc74645b5c0 .part L_0x7fc746216d80, 0, 2;
L_0x7fc74645cba0 .part L_0x7fc746225320, 0, 2;
L_0x7fc74645cc70 .part L_0x7fc746216d80, 2, 2;
L_0x7fc74645e210 .part L_0x7fc746225320, 2, 2;
L_0x7fc74645e330 .part L_0x7fc746216d80, 2, 2;
L_0x7fc74645e450 .part L_0x7fc746459ca0, 2, 2;
L_0x7fc74645e5e0 .arith/sum 4, L_0x7fc74645b340, L_0x7fc74645e540;
L_0x7fc74645e8a0 .arith/sum 6, L_0x7fc74645e720, L_0x7fc74645e7c0;
L_0x7fc74645eb20 .arith/sum 6, L_0x7fc74645ea40, L_0x7fc74645e8a0;
L_0x7fc74621aa60 .part L_0x7fc746459ca0, 0, 2;
L_0x7fc74623adb0 .concat8 [ 2 6 0 0], L_0x7fc74621aa60, L_0x7fc74623ae50;
S_0x7fc745662010 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc7456621e0;
 .timescale -9 -12;
L_0x7fc74623ae50 .functor BUFZ 6, L_0x7fc74645eb20, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746c2e4d0_0 .net *"_ivl_10", 1 0, L_0x7fc74645e450;  1 drivers
L_0x7fc746e00b90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746c2e560_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e00b90;  1 drivers
L_0x7fc746e00bd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746c28b90_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e00bd8;  1 drivers
L_0x7fc746e00c20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746c28c20_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e00c20;  1 drivers
v0x7fc746c0af10_0 .net *"_ivl_25", 1 0, L_0x7fc74621aa60;  1 drivers
v0x7fc746c0afa0_0 .net *"_ivl_27", 5 0, L_0x7fc74623ae50;  1 drivers
L_0x7fc746e00b48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746c274d0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e00b48;  1 drivers
L_0x7fc74645e540 .concat [ 2 2 0 0], L_0x7fc74645e450, L_0x7fc746e00b48;
L_0x7fc74645e720 .concat [ 4 2 0 0], L_0x7fc74645ca00, L_0x7fc746e00b90;
L_0x7fc74645e7c0 .concat [ 2 4 0 0], L_0x7fc746e00bd8, L_0x7fc74645e070;
L_0x7fc74645ea40 .concat [ 4 2 0 0], L_0x7fc74645e5e0, L_0x7fc746e00c20;
S_0x7fc745661e40 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc745662010;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7469055a0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746c93590_0 .net "a", 1 0, L_0x7fc746459e40;  1 drivers
v0x7fc746c93620_0 .net "b", 1 0, L_0x7fc746459ee0;  1 drivers
v0x7fc746c8f720_0 .net "c", 3 0, L_0x7fc746459ca0;  alias, 1 drivers
v0x7fc746c8f7b0_0 .net "temp", 3 0, L_0x7fc746459720;  1 drivers
L_0x7fc746458900 .part L_0x7fc746459e40, 0, 1;
L_0x7fc7464589a0 .part L_0x7fc746459ee0, 0, 1;
L_0x7fc746458b30 .part L_0x7fc746459e40, 1, 1;
L_0x7fc746458c10 .part L_0x7fc746459ee0, 0, 1;
L_0x7fc746458e00 .part L_0x7fc746459e40, 0, 1;
L_0x7fc746458ed0 .part L_0x7fc746459ee0, 1, 1;
L_0x7fc746459080 .part L_0x7fc746459e40, 1, 1;
L_0x7fc7464591a0 .part L_0x7fc746459ee0, 1, 1;
L_0x7fc746459590 .part L_0x7fc746459720, 0, 1;
L_0x7fc746459680 .part L_0x7fc746459720, 1, 1;
L_0x7fc746459720 .concat8 [ 1 1 1 1], L_0x7fc746458cf0, L_0x7fc746458f70, L_0x7fc7464592e0, L_0x7fc746459460;
L_0x7fc746459a70 .part L_0x7fc746459720, 2, 1;
L_0x7fc746459b90 .part L_0x7fc746459720, 3, 1;
L_0x7fc746459ca0 .concat8 [ 1 1 1 1], L_0x7fc746458a40, L_0x7fc7464593b0, L_0x7fc746459910, L_0x7fc746459980;
S_0x7fc745661c70 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745661e40;
 .timescale -9 -12;
L_0x7fc746458a40 .functor AND 1, L_0x7fc746458900, L_0x7fc7464589a0, C4<1>, C4<1>;
L_0x7fc746458cf0 .functor AND 1, L_0x7fc746458b30, L_0x7fc746458c10, C4<1>, C4<1>;
L_0x7fc746458f70 .functor AND 1, L_0x7fc746458e00, L_0x7fc746458ed0, C4<1>, C4<1>;
L_0x7fc7464592e0 .functor AND 1, L_0x7fc746459080, L_0x7fc7464591a0, C4<1>, C4<1>;
v0x7fc746c464a0_0 .net *"_ivl_0", 0 0, L_0x7fc746458900;  1 drivers
v0x7fc746c46530_0 .net *"_ivl_1", 0 0, L_0x7fc7464589a0;  1 drivers
v0x7fc746c96600_0 .net *"_ivl_10", 0 0, L_0x7fc746458f70;  1 drivers
v0x7fc746c96690_0 .net *"_ivl_12", 0 0, L_0x7fc746459080;  1 drivers
v0x7fc746c984e0_0 .net *"_ivl_13", 0 0, L_0x7fc7464591a0;  1 drivers
v0x7fc746c98570_0 .net *"_ivl_14", 0 0, L_0x7fc7464592e0;  1 drivers
v0x7fc746c97930_0 .net *"_ivl_2", 0 0, L_0x7fc746458a40;  1 drivers
v0x7fc746c979c0_0 .net *"_ivl_4", 0 0, L_0x7fc746458b30;  1 drivers
v0x7fc746c98120_0 .net *"_ivl_5", 0 0, L_0x7fc746458c10;  1 drivers
v0x7fc746c981b0_0 .net *"_ivl_6", 0 0, L_0x7fc746458cf0;  1 drivers
v0x7fc746c96270_0 .net *"_ivl_8", 0 0, L_0x7fc746458e00;  1 drivers
v0x7fc746c96300_0 .net *"_ivl_9", 0 0, L_0x7fc746458ed0;  1 drivers
S_0x7fc745661aa0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745661c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7464593b0 .functor XOR 1, L_0x7fc746459590, L_0x7fc746459680, C4<0>, C4<0>;
L_0x7fc746459460 .functor AND 1, L_0x7fc746459590, L_0x7fc746459680, C4<1>, C4<1>;
v0x7fc746ca0df0_0 .net "a", 0 0, L_0x7fc746459590;  1 drivers
v0x7fc746ca0e80_0 .net "b", 0 0, L_0x7fc746459680;  1 drivers
v0x7fc746c9b4f0_0 .net "c", 0 0, L_0x7fc746459460;  1 drivers
v0x7fc746c9b580_0 .net "s", 0 0, L_0x7fc7464593b0;  1 drivers
S_0x7fc7456618d0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745661c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746459910 .functor XOR 1, L_0x7fc746459a70, L_0x7fc746459b90, C4<0>, C4<0>;
L_0x7fc746459980 .functor AND 1, L_0x7fc746459a70, L_0x7fc746459b90, C4<1>, C4<1>;
v0x7fc746c7d870_0 .net "a", 0 0, L_0x7fc746459a70;  1 drivers
v0x7fc746c7d900_0 .net "b", 0 0, L_0x7fc746459b90;  1 drivers
v0x7fc746c99e30_0 .net "c", 0 0, L_0x7fc746459980;  1 drivers
v0x7fc746c99ec0_0 .net "s", 0 0, L_0x7fc746459910;  1 drivers
S_0x7fc74565f970 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc745662010;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746910510 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746c73c00_0 .net "a", 1 0, L_0x7fc74645b4e0;  1 drivers
v0x7fc746c73c90_0 .net "b", 1 0, L_0x7fc74645b5c0;  1 drivers
v0x7fc746c71ad0_0 .net "c", 3 0, L_0x7fc74645b340;  alias, 1 drivers
v0x7fc746c71b60_0 .net "temp", 3 0, L_0x7fc74645adc0;  1 drivers
L_0x7fc746459f80 .part L_0x7fc74645b4e0, 0, 1;
L_0x7fc74645a020 .part L_0x7fc74645b5c0, 0, 1;
L_0x7fc74645a1d0 .part L_0x7fc74645b4e0, 1, 1;
L_0x7fc74645a2b0 .part L_0x7fc74645b5c0, 0, 1;
L_0x7fc74645a4a0 .part L_0x7fc74645b4e0, 0, 1;
L_0x7fc74645a570 .part L_0x7fc74645b5c0, 1, 1;
L_0x7fc74645a720 .part L_0x7fc74645b4e0, 1, 1;
L_0x7fc74645a840 .part L_0x7fc74645b5c0, 1, 1;
L_0x7fc74645ac30 .part L_0x7fc74645adc0, 0, 1;
L_0x7fc74645ad20 .part L_0x7fc74645adc0, 1, 1;
L_0x7fc74645adc0 .concat8 [ 1 1 1 1], L_0x7fc74645a390, L_0x7fc74645a610, L_0x7fc74645a980, L_0x7fc74645ab00;
L_0x7fc74645b110 .part L_0x7fc74645adc0, 2, 1;
L_0x7fc74645b230 .part L_0x7fc74645adc0, 3, 1;
L_0x7fc74645b340 .concat8 [ 1 1 1 1], L_0x7fc74645a0c0, L_0x7fc74645aa50, L_0x7fc74645afb0, L_0x7fc74645b020;
S_0x7fc74565f3c0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74565f970;
 .timescale -9 -12;
L_0x7fc74645a0c0 .functor AND 1, L_0x7fc746459f80, L_0x7fc74645a020, C4<1>, C4<1>;
L_0x7fc74645a390 .functor AND 1, L_0x7fc74645a1d0, L_0x7fc74645a2b0, C4<1>, C4<1>;
L_0x7fc74645a610 .functor AND 1, L_0x7fc74645a4a0, L_0x7fc74645a570, C4<1>, C4<1>;
L_0x7fc74645a980 .functor AND 1, L_0x7fc74645a720, L_0x7fc74645a840, C4<1>, C4<1>;
v0x7fc746c7aae0_0 .net *"_ivl_0", 0 0, L_0x7fc746459f80;  1 drivers
v0x7fc746c7ab70_0 .net *"_ivl_1", 0 0, L_0x7fc74645a020;  1 drivers
v0x7fc746c7c9c0_0 .net *"_ivl_10", 0 0, L_0x7fc74645a610;  1 drivers
v0x7fc746c7ca50_0 .net *"_ivl_12", 0 0, L_0x7fc74645a720;  1 drivers
v0x7fc746c7be10_0 .net *"_ivl_13", 0 0, L_0x7fc74645a840;  1 drivers
v0x7fc746c7bea0_0 .net *"_ivl_14", 0 0, L_0x7fc74645a980;  1 drivers
v0x7fc746c7c600_0 .net *"_ivl_2", 0 0, L_0x7fc74645a0c0;  1 drivers
v0x7fc746c7c690_0 .net *"_ivl_4", 0 0, L_0x7fc74645a1d0;  1 drivers
v0x7fc746c7a750_0 .net *"_ivl_5", 0 0, L_0x7fc74645a2b0;  1 drivers
v0x7fc746c7a7e0_0 .net *"_ivl_6", 0 0, L_0x7fc74645a390;  1 drivers
v0x7fc746c77a70_0 .net *"_ivl_8", 0 0, L_0x7fc74645a4a0;  1 drivers
v0x7fc746c77b00_0 .net *"_ivl_9", 0 0, L_0x7fc74645a570;  1 drivers
S_0x7fc74565f1f0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74565f3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74645aa50 .functor XOR 1, L_0x7fc74645ac30, L_0x7fc74645ad20, C4<0>, C4<0>;
L_0x7fc74645ab00 .functor AND 1, L_0x7fc74645ac30, L_0x7fc74645ad20, C4<1>, C4<1>;
v0x7fc746c8d5f0_0 .net "a", 0 0, L_0x7fc74645ac30;  1 drivers
v0x7fc746c8d680_0 .net "b", 0 0, L_0x7fc74645ad20;  1 drivers
v0x7fc746c89780_0 .net "c", 0 0, L_0x7fc74645ab00;  1 drivers
v0x7fc746c89810_0 .net "s", 0 0, L_0x7fc74645aa50;  1 drivers
S_0x7fc74565f020 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74565f3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74645afb0 .functor XOR 1, L_0x7fc74645b110, L_0x7fc74645b230, C4<0>, C4<0>;
L_0x7fc74645b020 .functor AND 1, L_0x7fc74645b110, L_0x7fc74645b230, C4<1>, C4<1>;
v0x7fc746c87650_0 .net "a", 0 0, L_0x7fc74645b110;  1 drivers
v0x7fc746c876e0_0 .net "b", 0 0, L_0x7fc74645b230;  1 drivers
v0x7fc746c81670_0 .net "c", 0 0, L_0x7fc74645b020;  1 drivers
v0x7fc746c81700_0 .net "s", 0 0, L_0x7fc74645afb0;  1 drivers
S_0x7fc74565be60 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc745662010;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7469057f0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746c55fb0_0 .net "a", 1 0, L_0x7fc74645cba0;  1 drivers
v0x7fc746c56040_0 .net "b", 1 0, L_0x7fc74645cc70;  1 drivers
v0x7fc746c52140_0 .net "c", 3 0, L_0x7fc74645ca00;  alias, 1 drivers
v0x7fc746c521d0_0 .net "temp", 3 0, L_0x7fc74645c480;  1 drivers
L_0x7fc74645b6a0 .part L_0x7fc74645cba0, 0, 1;
L_0x7fc74645b740 .part L_0x7fc74645cc70, 0, 1;
L_0x7fc74645b8d0 .part L_0x7fc74645cba0, 1, 1;
L_0x7fc74645b9b0 .part L_0x7fc74645cc70, 0, 1;
L_0x7fc74645bb80 .part L_0x7fc74645cba0, 0, 1;
L_0x7fc74645bc50 .part L_0x7fc74645cc70, 1, 1;
L_0x7fc74645bde0 .part L_0x7fc74645cba0, 1, 1;
L_0x7fc74645bf00 .part L_0x7fc74645cc70, 1, 1;
L_0x7fc74645c2f0 .part L_0x7fc74645c480, 0, 1;
L_0x7fc74645c3e0 .part L_0x7fc74645c480, 1, 1;
L_0x7fc74645c480 .concat8 [ 1 1 1 1], L_0x7fc74645ba90, L_0x7fc74645bcf0, L_0x7fc74645c040, L_0x7fc74645c1c0;
L_0x7fc74645c7d0 .part L_0x7fc74645c480, 2, 1;
L_0x7fc74645c8f0 .part L_0x7fc74645c480, 3, 1;
L_0x7fc74645ca00 .concat8 [ 1 1 1 1], L_0x7fc74645b7e0, L_0x7fc74645c110, L_0x7fc74645c670, L_0x7fc74645c6e0;
S_0x7fc74565bc90 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74565be60;
 .timescale -9 -12;
L_0x7fc74645b7e0 .functor AND 1, L_0x7fc74645b6a0, L_0x7fc74645b740, C4<1>, C4<1>;
L_0x7fc74645ba90 .functor AND 1, L_0x7fc74645b8d0, L_0x7fc74645b9b0, C4<1>, C4<1>;
L_0x7fc74645bcf0 .functor AND 1, L_0x7fc74645bb80, L_0x7fc74645bc50, C4<1>, C4<1>;
L_0x7fc74645c040 .functor AND 1, L_0x7fc74645bde0, L_0x7fc74645bf00, C4<1>, C4<1>;
v0x7fc746c60ea0_0 .net *"_ivl_0", 0 0, L_0x7fc74645b6a0;  1 drivers
v0x7fc746c60f30_0 .net *"_ivl_1", 0 0, L_0x7fc74645b740;  1 drivers
v0x7fc746c602f0_0 .net *"_ivl_10", 0 0, L_0x7fc74645bcf0;  1 drivers
v0x7fc746c60380_0 .net *"_ivl_12", 0 0, L_0x7fc74645bde0;  1 drivers
v0x7fc746c60ae0_0 .net *"_ivl_13", 0 0, L_0x7fc74645bf00;  1 drivers
v0x7fc746c60b70_0 .net *"_ivl_14", 0 0, L_0x7fc74645c040;  1 drivers
v0x7fc746c5ec30_0 .net *"_ivl_2", 0 0, L_0x7fc74645b7e0;  1 drivers
v0x7fc746c5ecc0_0 .net *"_ivl_4", 0 0, L_0x7fc74645b8d0;  1 drivers
v0x7fc746c5bf50_0 .net *"_ivl_5", 0 0, L_0x7fc74645b9b0;  1 drivers
v0x7fc746c5bfe0_0 .net *"_ivl_6", 0 0, L_0x7fc74645ba90;  1 drivers
v0x7fc746c580e0_0 .net *"_ivl_8", 0 0, L_0x7fc74645bb80;  1 drivers
v0x7fc746c58170_0 .net *"_ivl_9", 0 0, L_0x7fc74645bc50;  1 drivers
S_0x7fc74565bac0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74565bc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74645c110 .functor XOR 1, L_0x7fc74645c2f0, L_0x7fc74645c3e0, C4<0>, C4<0>;
L_0x7fc74645c1c0 .functor AND 1, L_0x7fc74645c2f0, L_0x7fc74645c3e0, C4<1>, C4<1>;
v0x7fc746c6dc60_0 .net "a", 0 0, L_0x7fc74645c2f0;  1 drivers
v0x7fc746c6dcf0_0 .net "b", 0 0, L_0x7fc74645c3e0;  1 drivers
v0x7fc746c6bb30_0 .net "c", 0 0, L_0x7fc74645c1c0;  1 drivers
v0x7fc746c6bbc0_0 .net "s", 0 0, L_0x7fc74645c110;  1 drivers
S_0x7fc74565b8f0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74565bc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74645c670 .functor XOR 1, L_0x7fc74645c7d0, L_0x7fc74645c8f0, C4<0>, C4<0>;
L_0x7fc74645c6e0 .functor AND 1, L_0x7fc74645c7d0, L_0x7fc74645c8f0, C4<1>, C4<1>;
v0x7fc746c65b50_0 .net "a", 0 0, L_0x7fc74645c7d0;  1 drivers
v0x7fc746c65be0_0 .net "b", 0 0, L_0x7fc74645c8f0;  1 drivers
v0x7fc746c5efc0_0 .net "c", 0 0, L_0x7fc74645c6e0;  1 drivers
v0x7fc746c5f050_0 .net "s", 0 0, L_0x7fc74645c670;  1 drivers
S_0x7fc74565b720 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc745662010;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cae4e0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746c365e0_0 .net "a", 1 0, L_0x7fc74645e210;  1 drivers
v0x7fc746c36670_0 .net "b", 1 0, L_0x7fc74645e330;  1 drivers
v0x7fc746c344b0_0 .net "c", 3 0, L_0x7fc74645e070;  alias, 1 drivers
v0x7fc746c34540_0 .net "temp", 3 0, L_0x7fc74645daf0;  1 drivers
L_0x7fc74645cd10 .part L_0x7fc74645e210, 0, 1;
L_0x7fc74645cdb0 .part L_0x7fc74645e330, 0, 1;
L_0x7fc74645cf40 .part L_0x7fc74645e210, 1, 1;
L_0x7fc74645d020 .part L_0x7fc74645e330, 0, 1;
L_0x7fc74645d1f0 .part L_0x7fc74645e210, 0, 1;
L_0x7fc74645d2c0 .part L_0x7fc74645e330, 1, 1;
L_0x7fc74645d450 .part L_0x7fc74645e210, 1, 1;
L_0x7fc74645d570 .part L_0x7fc74645e330, 1, 1;
L_0x7fc74645d960 .part L_0x7fc74645daf0, 0, 1;
L_0x7fc74645da50 .part L_0x7fc74645daf0, 1, 1;
L_0x7fc74645daf0 .concat8 [ 1 1 1 1], L_0x7fc74645d100, L_0x7fc74645d360, L_0x7fc74645d6b0, L_0x7fc74645d830;
L_0x7fc74645de40 .part L_0x7fc74645daf0, 2, 1;
L_0x7fc74645df60 .part L_0x7fc74645daf0, 3, 1;
L_0x7fc74645e070 .concat8 [ 1 1 1 1], L_0x7fc74645ce50, L_0x7fc74645d780, L_0x7fc74645dce0, L_0x7fc74645dd50;
S_0x7fc74565b550 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74565b720;
 .timescale -9 -12;
L_0x7fc74645ce50 .functor AND 1, L_0x7fc74645cd10, L_0x7fc74645cdb0, C4<1>, C4<1>;
L_0x7fc74645d100 .functor AND 1, L_0x7fc74645cf40, L_0x7fc74645d020, C4<1>, C4<1>;
L_0x7fc74645d360 .functor AND 1, L_0x7fc74645d1f0, L_0x7fc74645d2c0, C4<1>, C4<1>;
L_0x7fc74645d6b0 .functor AND 1, L_0x7fc74645d450, L_0x7fc74645d570, C4<1>, C4<1>;
v0x7fc746c44790_0 .net *"_ivl_0", 0 0, L_0x7fc74645cd10;  1 drivers
v0x7fc746c44820_0 .net *"_ivl_1", 0 0, L_0x7fc74645cdb0;  1 drivers
v0x7fc746c44f80_0 .net *"_ivl_10", 0 0, L_0x7fc74645d360;  1 drivers
v0x7fc746c45010_0 .net *"_ivl_12", 0 0, L_0x7fc74645d450;  1 drivers
v0x7fc746c430d0_0 .net *"_ivl_13", 0 0, L_0x7fc74645d570;  1 drivers
v0x7fc746c43160_0 .net *"_ivl_14", 0 0, L_0x7fc74645d6b0;  1 drivers
v0x7fc746c403f0_0 .net *"_ivl_2", 0 0, L_0x7fc74645ce50;  1 drivers
v0x7fc746c40480_0 .net *"_ivl_4", 0 0, L_0x7fc74645cf40;  1 drivers
v0x7fc746c3c580_0 .net *"_ivl_5", 0 0, L_0x7fc74645d020;  1 drivers
v0x7fc746c3c610_0 .net *"_ivl_6", 0 0, L_0x7fc74645d100;  1 drivers
v0x7fc746c3a450_0 .net *"_ivl_8", 0 0, L_0x7fc74645d1f0;  1 drivers
v0x7fc746c3a4e0_0 .net *"_ivl_9", 0 0, L_0x7fc74645d2c0;  1 drivers
S_0x7fc74565b380 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74565b550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74645d780 .functor XOR 1, L_0x7fc74645d960, L_0x7fc74645da50, C4<0>, C4<0>;
L_0x7fc74645d830 .functor AND 1, L_0x7fc74645d960, L_0x7fc74645da50, C4<1>, C4<1>;
v0x7fc746c50010_0 .net "a", 0 0, L_0x7fc74645d960;  1 drivers
v0x7fc746c500a0_0 .net "b", 0 0, L_0x7fc74645da50;  1 drivers
v0x7fc746c4a030_0 .net "c", 0 0, L_0x7fc74645d830;  1 drivers
v0x7fc746c4a0c0_0 .net "s", 0 0, L_0x7fc74645d780;  1 drivers
S_0x7fc74565b1b0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74565b550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74645dce0 .functor XOR 1, L_0x7fc74645de40, L_0x7fc74645df60, C4<0>, C4<0>;
L_0x7fc74645dd50 .functor AND 1, L_0x7fc74645de40, L_0x7fc74645df60, C4<1>, C4<1>;
v0x7fc746c43460_0 .net "a", 0 0, L_0x7fc74645de40;  1 drivers
v0x7fc746c434f0_0 .net "b", 0 0, L_0x7fc74645df60;  1 drivers
v0x7fc746c45340_0 .net "c", 0 0, L_0x7fc74645dd50;  1 drivers
v0x7fc746c453d0_0 .net "s", 0 0, L_0x7fc74645dce0;  1 drivers
S_0x7fc74565afe0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc7456623b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746c97350 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746ca2f10_0 .net "a", 3 0, L_0x7fc7461ad620;  1 drivers
v0x7fc746ca2fa0_0 .net "b", 3 0, L_0x7fc7461acc10;  1 drivers
v0x7fc746c9a1c0_0 .net "c", 7 0, L_0x7fc7461ad9a0;  alias, 1 drivers
v0x7fc746c9a250_0 .net "concat1", 3 0, L_0x7fc7461b8620;  1 drivers
v0x7fc746c9a9d0_0 .net "concat2", 5 0, L_0x7fc7461b1f90;  1 drivers
v0x7fc746c9aa60_0 .net "concat3", 5 0, L_0x7fc7461b1350;  1 drivers
v0x7fc746c96e00_0 .net "concat4", 5 0, L_0x7fc7461aff70;  1 drivers
v0x7fc746c96e90_0 .net "mul_00", 3 0, L_0x7fc7463406f0;  1 drivers
v0x7fc746c956b0_0 .net "mul_01", 3 0, L_0x7fc74645fa40;  1 drivers
v0x7fc746c95740_0 .net "mul_10", 3 0, L_0x7fc7466f4010;  1 drivers
v0x7fc746c83790_0 .net "mul_11", 3 0, L_0x7fc7464610f0;  1 drivers
v0x7fc746c83820_0 .net "sum_temp1", 3 0, L_0x7fc7461b47c0;  1 drivers
v0x7fc746c7b2e0_0 .net "sum_temp2", 5 0, L_0x7fc7461b0fd0;  1 drivers
v0x7fc746c7b370_0 .net "sum_temp3", 5 0, L_0x7fc7461afbf0;  1 drivers
L_0x7fc74645ef30 .part L_0x7fc7461ad620, 0, 2;
L_0x7fc7461bcd60 .part L_0x7fc7461acc10, 0, 2;
L_0x7fc7466f5d60 .part L_0x7fc7461ad620, 2, 2;
L_0x7fc7466f09c0 .part L_0x7fc7461acc10, 0, 2;
L_0x7fc74645fbe0 .part L_0x7fc7461ad620, 0, 2;
L_0x7fc74645fcb0 .part L_0x7fc7461acc10, 2, 2;
L_0x7fc746461290 .part L_0x7fc7461ad620, 2, 2;
L_0x7fc7464613f0 .part L_0x7fc7461acc10, 2, 2;
L_0x7fc7461ba720 .part L_0x7fc7463406f0, 2, 2;
L_0x7fc7461b47c0 .arith/sum 4, L_0x7fc7466f4010, L_0x7fc7461b8620;
L_0x7fc7461b0fd0 .arith/sum 6, L_0x7fc7461b1f90, L_0x7fc7461b1350;
L_0x7fc7461afbf0 .arith/sum 6, L_0x7fc7461aff70, L_0x7fc7461b0fd0;
L_0x7fc7461af1e0 .part L_0x7fc7463406f0, 0, 2;
L_0x7fc7461ad9a0 .concat8 [ 2 6 0 0], L_0x7fc7461af1e0, L_0x7fc7461ada40;
S_0x7fc74565ae10 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc74565afe0;
 .timescale -9 -12;
L_0x7fc7461ada40 .functor BUFZ 6, L_0x7fc7461afbf0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc74692dc90_0 .net *"_ivl_10", 1 0, L_0x7fc7461ba720;  1 drivers
L_0x7fc746e00cb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74691bce0_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e00cb0;  1 drivers
L_0x7fc746e00cf8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74691bd70_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e00cf8;  1 drivers
L_0x7fc746e00d40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746913830_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e00d40;  1 drivers
v0x7fc7469138c0_0 .net *"_ivl_25", 1 0, L_0x7fc7461af1e0;  1 drivers
v0x7fc7469120e0_0 .net *"_ivl_27", 5 0, L_0x7fc7461ada40;  1 drivers
L_0x7fc746e00c68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746912170_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e00c68;  1 drivers
L_0x7fc7461b8620 .concat [ 2 2 0 0], L_0x7fc7461ba720, L_0x7fc746e00c68;
L_0x7fc7461b1f90 .concat [ 4 2 0 0], L_0x7fc74645fa40, L_0x7fc746e00cb0;
L_0x7fc7461b1350 .concat [ 2 4 0 0], L_0x7fc746e00cf8, L_0x7fc7464610f0;
L_0x7fc7461aff70 .concat [ 4 2 0 0], L_0x7fc7461b47c0, L_0x7fc746e00d40;
S_0x7fc74565ac40 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc74565ae10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c94c40 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7456f3d20_0 .net "a", 1 0, L_0x7fc74645ef30;  1 drivers
v0x7fc7456f2540_0 .net "b", 1 0, L_0x7fc7461bcd60;  1 drivers
v0x7fc7456f25d0_0 .net "c", 3 0, L_0x7fc7463406f0;  alias, 1 drivers
v0x7fc7456e0620_0 .net "temp", 3 0, L_0x7fc746342ce0;  1 drivers
L_0x7fc746215b70 .part L_0x7fc74645ef30, 0, 1;
L_0x7fc7462316d0 .part L_0x7fc7461bcd60, 0, 1;
L_0x7fc746236150 .part L_0x7fc74645ef30, 1, 1;
L_0x7fc746235dd0 .part L_0x7fc7461bcd60, 0, 1;
L_0x7fc746234e50 .part L_0x7fc74645ef30, 0, 1;
L_0x7fc746234ad0 .part L_0x7fc7461bcd60, 1, 1;
L_0x7fc74645ebc0 .part L_0x7fc74645ef30, 1, 1;
L_0x7fc74645ece0 .part L_0x7fc7461bcd60, 1, 1;
L_0x7fc746345330 .part L_0x7fc746342ce0, 0, 1;
L_0x7fc746342f40 .part L_0x7fc746342ce0, 1, 1;
L_0x7fc746342ce0 .concat8 [ 1 1 1 1], L_0x7fc746235e70, L_0x7fc746234b70, L_0x7fc74645ee00, L_0x7fc7463270c0;
L_0x7fc7463421f0 .part L_0x7fc746342ce0, 2, 1;
L_0x7fc746341c00 .part L_0x7fc746342ce0, 3, 1;
L_0x7fc7463406f0 .concat8 [ 1 1 1 1], L_0x7fc746231770, L_0x7fc746326e80, L_0x7fc746342d80, L_0x7fc746342fe0;
S_0x7fc7456595b0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74565ac40;
 .timescale -9 -12;
L_0x7fc746231770 .functor AND 1, L_0x7fc746215b70, L_0x7fc7462316d0, C4<1>, C4<1>;
L_0x7fc746235e70 .functor AND 1, L_0x7fc746236150, L_0x7fc746235dd0, C4<1>, C4<1>;
L_0x7fc746234b70 .functor AND 1, L_0x7fc746234e50, L_0x7fc746234ad0, C4<1>, C4<1>;
L_0x7fc74645ee00 .functor AND 1, L_0x7fc74645ebc0, L_0x7fc74645ece0, C4<1>, C4<1>;
v0x7fc746c0eda0_0 .net *"_ivl_0", 0 0, L_0x7fc746215b70;  1 drivers
v0x7fc746c094a0_0 .net *"_ivl_1", 0 0, L_0x7fc7462316d0;  1 drivers
v0x7fc746c09530_0 .net *"_ivl_10", 0 0, L_0x7fc746234b70;  1 drivers
v0x7fc746c07240_0 .net *"_ivl_12", 0 0, L_0x7fc74645ebc0;  1 drivers
v0x7fc746c072d0_0 .net *"_ivl_13", 0 0, L_0x7fc74645ece0;  1 drivers
v0x7fc746c05110_0 .net *"_ivl_14", 0 0, L_0x7fc74645ee00;  1 drivers
v0x7fc746c051a0_0 .net *"_ivl_2", 0 0, L_0x7fc746231770;  1 drivers
v0x7fc746cb5a70_0 .net *"_ivl_4", 0 0, L_0x7fc746236150;  1 drivers
v0x7fc746cb5b00_0 .net *"_ivl_5", 0 0, L_0x7fc746235dd0;  1 drivers
v0x7fc7456fc140_0 .net *"_ivl_6", 0 0, L_0x7fc746235e70;  1 drivers
v0x7fc7456fc1d0_0 .net *"_ivl_8", 0 0, L_0x7fc746234e50;  1 drivers
v0x7fc7456f3c90_0 .net *"_ivl_9", 0 0, L_0x7fc746234ad0;  1 drivers
S_0x7fc7456593e0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc7456595b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746326e80 .functor XOR 1, L_0x7fc746345330, L_0x7fc746342f40, C4<0>, C4<0>;
L_0x7fc7463270c0 .functor AND 1, L_0x7fc746345330, L_0x7fc746342f40, C4<1>, C4<1>;
v0x7fc746c1ce50_0 .net "a", 0 0, L_0x7fc746345330;  1 drivers
v0x7fc746c1ac90_0 .net "b", 0 0, L_0x7fc746342f40;  1 drivers
v0x7fc746c1ad20_0 .net "c", 0 0, L_0x7fc7463270c0;  1 drivers
v0x7fc746c16e20_0 .net "s", 0 0, L_0x7fc746326e80;  1 drivers
S_0x7fc745659210 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc7456595b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746342d80 .functor XOR 1, L_0x7fc7463421f0, L_0x7fc746341c00, C4<0>, C4<0>;
L_0x7fc746342fe0 .functor AND 1, L_0x7fc7463421f0, L_0x7fc746341c00, C4<1>, C4<1>;
v0x7fc746c16eb0_0 .net "a", 0 0, L_0x7fc7463421f0;  1 drivers
v0x7fc746c14cf0_0 .net "b", 0 0, L_0x7fc746341c00;  1 drivers
v0x7fc746c14d80_0 .net "c", 0 0, L_0x7fc746342fe0;  1 drivers
v0x7fc746c0ed10_0 .net "s", 0 0, L_0x7fc746342d80;  1 drivers
S_0x7fc745659040 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc74565ae10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c8eca0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc74569cea0_0 .net "a", 1 0, L_0x7fc7466f5d60;  1 drivers
v0x7fc745635850_0 .net "b", 1 0, L_0x7fc7466f09c0;  1 drivers
v0x7fc7456358e0_0 .net "c", 3 0, L_0x7fc7466f4010;  alias, 1 drivers
v0x7fc7469f1380_0 .net "temp", 3 0, L_0x7fc7466fb3e0;  1 drivers
L_0x7fc74645efd0 .part L_0x7fc7466f5d60, 0, 1;
L_0x7fc7454ffaf0 .part L_0x7fc7466f09c0, 0, 1;
L_0x7fc7454cb1e0 .part L_0x7fc7466f5d60, 1, 1;
L_0x7fc74546e2e0 .part L_0x7fc7466f09c0, 0, 1;
L_0x7fc74546d080 .part L_0x7fc7466f5d60, 0, 1;
L_0x7fc7454637c0 .part L_0x7fc7466f09c0, 1, 1;
L_0x7fc7466d8f40 .part L_0x7fc7466f5d60, 1, 1;
L_0x7fc746666400 .part L_0x7fc7466f09c0, 1, 1;
L_0x7fc7466fc600 .part L_0x7fc7466fb3e0, 0, 1;
L_0x7fc7466fc280 .part L_0x7fc7466fb3e0, 1, 1;
L_0x7fc7466fb3e0 .concat8 [ 1 1 1 1], L_0x7fc74546e380, L_0x7fc745463860, L_0x7fc74546d120, L_0x7fc7454f4d10;
L_0x7fc7466fb060 .part L_0x7fc7466fb3e0, 2, 1;
L_0x7fc7466fbc40 .part L_0x7fc7466fb3e0, 3, 1;
L_0x7fc7466f4010 .concat8 [ 1 1 1 1], L_0x7fc7454ffb90, L_0x7fc7454cb280, L_0x7fc7454e8f20, L_0x7fc7454c6b90;
S_0x7fc745658e70 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745659040;
 .timescale -9 -12;
L_0x7fc7454ffb90 .functor AND 1, L_0x7fc74645efd0, L_0x7fc7454ffaf0, C4<1>, C4<1>;
L_0x7fc74546e380 .functor AND 1, L_0x7fc7454cb1e0, L_0x7fc74546e2e0, C4<1>, C4<1>;
L_0x7fc745463860 .functor AND 1, L_0x7fc74546d080, L_0x7fc7454637c0, C4<1>, C4<1>;
L_0x7fc74546d120 .functor AND 1, L_0x7fc7466d8f40, L_0x7fc746666400, C4<1>, C4<1>;
v0x7fc7456bbdc0_0 .net *"_ivl_0", 0 0, L_0x7fc74645efd0;  1 drivers
v0x7fc7456bc540_0 .net *"_ivl_1", 0 0, L_0x7fc7454ffaf0;  1 drivers
v0x7fc7456bc5d0_0 .net *"_ivl_10", 0 0, L_0x7fc745463860;  1 drivers
v0x7fc7456b8970_0 .net *"_ivl_12", 0 0, L_0x7fc7466d8f40;  1 drivers
v0x7fc7456b8a00_0 .net *"_ivl_13", 0 0, L_0x7fc746666400;  1 drivers
v0x7fc7456b7220_0 .net *"_ivl_14", 0 0, L_0x7fc74546d120;  1 drivers
v0x7fc7456b72b0_0 .net *"_ivl_2", 0 0, L_0x7fc7454ffb90;  1 drivers
v0x7fc7456a5300_0 .net *"_ivl_4", 0 0, L_0x7fc7454cb1e0;  1 drivers
v0x7fc7456a5390_0 .net *"_ivl_5", 0 0, L_0x7fc74546e2e0;  1 drivers
v0x7fc74569c600_0 .net *"_ivl_6", 0 0, L_0x7fc74546e380;  1 drivers
v0x7fc74569c690_0 .net *"_ivl_8", 0 0, L_0x7fc74546d080;  1 drivers
v0x7fc74569ce10_0 .net *"_ivl_9", 0 0, L_0x7fc7454637c0;  1 drivers
S_0x7fc745658ca0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745658e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7454cb280 .functor XOR 1, L_0x7fc7466fc600, L_0x7fc7466fc280, C4<0>, C4<0>;
L_0x7fc7454f4d10 .functor AND 1, L_0x7fc7466fc600, L_0x7fc7466fc280, C4<1>, C4<1>;
v0x7fc7456e06b0_0 .net "a", 0 0, L_0x7fc7466fc600;  1 drivers
v0x7fc7456d8130_0 .net "b", 0 0, L_0x7fc7466fc280;  1 drivers
v0x7fc7456d81c0_0 .net "c", 0 0, L_0x7fc7454f4d10;  1 drivers
v0x7fc7456d69e0_0 .net "s", 0 0, L_0x7fc7454cb280;  1 drivers
S_0x7fc745658ad0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745658e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7454e8f20 .functor XOR 1, L_0x7fc7466fb060, L_0x7fc7466fbc40, C4<0>, C4<0>;
L_0x7fc7454c6b90 .functor AND 1, L_0x7fc7466fb060, L_0x7fc7466fbc40, C4<1>, C4<1>;
v0x7fc7456d6a70_0 .net "a", 0 0, L_0x7fc7466fb060;  1 drivers
v0x7fc7456c4ac0_0 .net "b", 0 0, L_0x7fc7466fbc40;  1 drivers
v0x7fc7456c4b50_0 .net "c", 0 0, L_0x7fc7454c6b90;  1 drivers
v0x7fc7456bbd30_0 .net "s", 0 0, L_0x7fc7454e8f20;  1 drivers
S_0x7fc745658900 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc74565ae10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c88dc0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc74698f030_0 .net "a", 1 0, L_0x7fc74645fbe0;  1 drivers
v0x7fc74698e3f0_0 .net "b", 1 0, L_0x7fc74645fcb0;  1 drivers
v0x7fc74698e480_0 .net "c", 3 0, L_0x7fc74645fa40;  alias, 1 drivers
v0x7fc746986150_0 .net "temp", 3 0, L_0x7fc74645f460;  1 drivers
L_0x7fc7466e4bb0 .part L_0x7fc74645fbe0, 0, 1;
L_0x7fc7466f0220 .part L_0x7fc74645fcb0, 0, 1;
L_0x7fc74633fe00 .part L_0x7fc74645fbe0, 1, 1;
L_0x7fc74633b600 .part L_0x7fc74645fcb0, 0, 1;
L_0x7fc74633ae60 .part L_0x7fc74645fbe0, 0, 1;
L_0x7fc74633aae0 .part L_0x7fc74645fcb0, 1, 1;
L_0x7fc746339a80 .part L_0x7fc74645fbe0, 1, 1;
L_0x7fc746339700 .part L_0x7fc74645fcb0, 1, 1;
L_0x7fc74645f290 .part L_0x7fc74645f460, 0, 1;
L_0x7fc74645f380 .part L_0x7fc74645f460, 1, 1;
L_0x7fc74645f460 .concat8 [ 1 1 1 1], L_0x7fc74633b6a0, L_0x7fc74633ab80, L_0x7fc7463397a0, L_0x7fc74645f160;
L_0x7fc74645f810 .part L_0x7fc74645f460, 2, 1;
L_0x7fc74645f930 .part L_0x7fc74645f460, 3, 1;
L_0x7fc74645fa40 .concat8 [ 1 1 1 1], L_0x7fc7454a8a70, L_0x7fc74645f0f0, L_0x7fc74645f690, L_0x7fc74645f720;
S_0x7fc745658730 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745658900;
 .timescale -9 -12;
L_0x7fc7454a8a70 .functor AND 1, L_0x7fc7466e4bb0, L_0x7fc7466f0220, C4<1>, C4<1>;
L_0x7fc74633b6a0 .functor AND 1, L_0x7fc74633fe00, L_0x7fc74633b600, C4<1>, C4<1>;
L_0x7fc74633ab80 .functor AND 1, L_0x7fc74633ae60, L_0x7fc74633aae0, C4<1>, C4<1>;
L_0x7fc7463397a0 .functor AND 1, L_0x7fc746339a80, L_0x7fc746339700, C4<1>, C4<1>;
v0x7fc7469c6500_0 .net *"_ivl_0", 0 0, L_0x7fc7466e4bb0;  1 drivers
v0x7fc7469bdf80_0 .net *"_ivl_1", 0 0, L_0x7fc7466f0220;  1 drivers
v0x7fc7469be010_0 .net *"_ivl_10", 0 0, L_0x7fc74633ab80;  1 drivers
v0x7fc7469bc830_0 .net *"_ivl_12", 0 0, L_0x7fc746339a80;  1 drivers
v0x7fc7469bc8c0_0 .net *"_ivl_13", 0 0, L_0x7fc746339700;  1 drivers
v0x7fc7469a93f0_0 .net *"_ivl_14", 0 0, L_0x7fc7463397a0;  1 drivers
v0x7fc7469a9480_0 .net *"_ivl_2", 0 0, L_0x7fc7454a8a70;  1 drivers
v0x7fc7469974d0_0 .net *"_ivl_4", 0 0, L_0x7fc74633fe00;  1 drivers
v0x7fc746997560_0 .net *"_ivl_5", 0 0, L_0x7fc74633b600;  1 drivers
v0x7fc74698e790_0 .net *"_ivl_6", 0 0, L_0x7fc74633b6a0;  1 drivers
v0x7fc74698e820_0 .net *"_ivl_8", 0 0, L_0x7fc74633ae60;  1 drivers
v0x7fc74698efa0_0 .net *"_ivl_9", 0 0, L_0x7fc74633aae0;  1 drivers
S_0x7fc745658560 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745658730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74645f0f0 .functor XOR 1, L_0x7fc74645f290, L_0x7fc74645f380, C4<0>, C4<0>;
L_0x7fc74645f160 .functor AND 1, L_0x7fc74645f290, L_0x7fc74645f380, C4<1>, C4<1>;
v0x7fc7469f1410_0 .net "a", 0 0, L_0x7fc74645f290;  1 drivers
v0x7fc7469e8f20_0 .net "b", 0 0, L_0x7fc74645f380;  1 drivers
v0x7fc7469e8fb0_0 .net "c", 0 0, L_0x7fc74645f160;  1 drivers
v0x7fc7469e77d0_0 .net "s", 0 0, L_0x7fc74645f0f0;  1 drivers
S_0x7fc745658390 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745658730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74645f690 .functor XOR 1, L_0x7fc74645f810, L_0x7fc74645f930, C4<0>, C4<0>;
L_0x7fc74645f720 .functor AND 1, L_0x7fc74645f810, L_0x7fc74645f930, C4<1>, C4<1>;
v0x7fc7469e7860_0 .net "a", 0 0, L_0x7fc74645f810;  1 drivers
v0x7fc7469d59a0_0 .net "b", 0 0, L_0x7fc74645f930;  1 drivers
v0x7fc7469d5a30_0 .net "c", 0 0, L_0x7fc74645f720;  1 drivers
v0x7fc7469c6470_0 .net "s", 0 0, L_0x7fc74645f690;  1 drivers
S_0x7fc745656d00 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc74565ae10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c87ae0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746932fb0_0 .net "a", 1 0, L_0x7fc746461290;  1 drivers
v0x7fc74692f350_0 .net "b", 1 0, L_0x7fc7464613f0;  1 drivers
v0x7fc74692f3e0_0 .net "c", 3 0, L_0x7fc7464610f0;  alias, 1 drivers
v0x7fc74692dc00_0 .net "temp", 3 0, L_0x7fc746460b70;  1 drivers
L_0x7fc74645fd50 .part L_0x7fc746461290, 0, 1;
L_0x7fc74645fdf0 .part L_0x7fc7464613f0, 0, 1;
L_0x7fc74645ff80 .part L_0x7fc746461290, 1, 1;
L_0x7fc746460060 .part L_0x7fc7464613f0, 0, 1;
L_0x7fc746460250 .part L_0x7fc746461290, 0, 1;
L_0x7fc746460320 .part L_0x7fc7464613f0, 1, 1;
L_0x7fc7464604d0 .part L_0x7fc746461290, 1, 1;
L_0x7fc7464605f0 .part L_0x7fc7464613f0, 1, 1;
L_0x7fc7464609e0 .part L_0x7fc746460b70, 0, 1;
L_0x7fc746460ad0 .part L_0x7fc746460b70, 1, 1;
L_0x7fc746460b70 .concat8 [ 1 1 1 1], L_0x7fc746460140, L_0x7fc7464603c0, L_0x7fc746460730, L_0x7fc7464608b0;
L_0x7fc746460ec0 .part L_0x7fc746460b70, 2, 1;
L_0x7fc746460fe0 .part L_0x7fc746460b70, 3, 1;
L_0x7fc7464610f0 .concat8 [ 1 1 1 1], L_0x7fc74645fe90, L_0x7fc746460800, L_0x7fc746460d60, L_0x7fc746460dd0;
S_0x7fc745656b30 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745656d00;
 .timescale -9 -12;
L_0x7fc74645fe90 .functor AND 1, L_0x7fc74645fd50, L_0x7fc74645fdf0, C4<1>, C4<1>;
L_0x7fc746460140 .functor AND 1, L_0x7fc74645ff80, L_0x7fc746460060, C4<1>, C4<1>;
L_0x7fc7464603c0 .functor AND 1, L_0x7fc746460250, L_0x7fc746460320, C4<1>, C4<1>;
L_0x7fc746460730 .functor AND 1, L_0x7fc7464604d0, L_0x7fc7464605f0, C4<1>, C4<1>;
v0x7fc746968f70_0 .net *"_ivl_0", 0 0, L_0x7fc74645fd50;  1 drivers
v0x7fc746956fc0_0 .net *"_ivl_1", 0 0, L_0x7fc74645fdf0;  1 drivers
v0x7fc746957050_0 .net *"_ivl_10", 0 0, L_0x7fc7464603c0;  1 drivers
v0x7fc74694ead0_0 .net *"_ivl_12", 0 0, L_0x7fc7464604d0;  1 drivers
v0x7fc74694eb60_0 .net *"_ivl_13", 0 0, L_0x7fc7464605f0;  1 drivers
v0x7fc74694d380_0 .net *"_ivl_14", 0 0, L_0x7fc746460730;  1 drivers
v0x7fc74694d410_0 .net *"_ivl_2", 0 0, L_0x7fc74645fe90;  1 drivers
v0x7fc74693b460_0 .net *"_ivl_4", 0 0, L_0x7fc74645ff80;  1 drivers
v0x7fc74693b4f0_0 .net *"_ivl_5", 0 0, L_0x7fc746460060;  1 drivers
v0x7fc746932710_0 .net *"_ivl_6", 0 0, L_0x7fc746460140;  1 drivers
v0x7fc7469327a0_0 .net *"_ivl_8", 0 0, L_0x7fc746460250;  1 drivers
v0x7fc746932f20_0 .net *"_ivl_9", 0 0, L_0x7fc746460320;  1 drivers
S_0x7fc745656960 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745656b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746460800 .functor XOR 1, L_0x7fc7464609e0, L_0x7fc746460ad0, C4<0>, C4<0>;
L_0x7fc7464608b0 .functor AND 1, L_0x7fc7464609e0, L_0x7fc746460ad0, C4<1>, C4<1>;
v0x7fc7469861e0_0 .net "a", 0 0, L_0x7fc7464609e0;  1 drivers
v0x7fc746984a00_0 .net "b", 0 0, L_0x7fc746460ad0;  1 drivers
v0x7fc746984a90_0 .net "c", 0 0, L_0x7fc7464608b0;  1 drivers
v0x7fc746972ae0_0 .net "s", 0 0, L_0x7fc746460800;  1 drivers
S_0x7fc745656790 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745656b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746460d60 .functor XOR 1, L_0x7fc746460ec0, L_0x7fc746460fe0, C4<0>, C4<0>;
L_0x7fc746460dd0 .functor AND 1, L_0x7fc746460ec0, L_0x7fc746460fe0, C4<1>, C4<1>;
v0x7fc746972b70_0 .net "a", 0 0, L_0x7fc746460ec0;  1 drivers
v0x7fc74696a630_0 .net "b", 0 0, L_0x7fc746460fe0;  1 drivers
v0x7fc74696a6c0_0 .net "c", 0 0, L_0x7fc746460dd0;  1 drivers
v0x7fc746968ee0_0 .net "s", 0 0, L_0x7fc746460d60;  1 drivers
S_0x7fc7456565c0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc7456623b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746c79120 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746956d80_0 .net "a", 3 0, L_0x7fc74570d380;  1 drivers
v0x7fc74694edc0_0 .net "b", 3 0, L_0x7fc74570d100;  1 drivers
v0x7fc74694ee50_0 .net "c", 7 0, L_0x7fc74570e9d0;  alias, 1 drivers
v0x7fc746947110_0 .net "concat1", 3 0, L_0x7fc745720ee0;  1 drivers
v0x7fc7469471a0_0 .net "concat2", 5 0, L_0x7fc74570f0a0;  1 drivers
v0x7fc74693b190_0 .net "concat3", 5 0, L_0x7fc74570f140;  1 drivers
v0x7fc74693b220_0 .net "concat4", 5 0, L_0x7fc74570ed00;  1 drivers
v0x7fc746934220_0 .net "mul_00", 3 0, L_0x7fc746196600;  1 drivers
v0x7fc7469342b0_0 .net "mul_01", 3 0, L_0x7fc745719400;  1 drivers
v0x7fc746933220_0 .net "mul_10", 3 0, L_0x7fc7461becc0;  1 drivers
v0x7fc7469332b0_0 .net "mul_11", 3 0, L_0x7fc745707710;  1 drivers
v0x7fc74692f640_0 .net "sum_temp1", 3 0, L_0x7fc74570f270;  1 drivers
v0x7fc74692f6d0_0 .net "sum_temp2", 5 0, L_0x7fc74570eed0;  1 drivers
v0x7fc746927990_0 .net "sum_temp3", 5 0, L_0x7fc74570eda0;  1 drivers
L_0x7fc746195680 .part L_0x7fc74570d380, 0, 2;
L_0x7fc746195300 .part L_0x7fc74570d100, 0, 2;
L_0x7fc7461be000 .part L_0x7fc74570d380, 2, 2;
L_0x7fc7461be0a0 .part L_0x7fc74570d100, 0, 2;
L_0x7fc745718560 .part L_0x7fc74570d380, 0, 2;
L_0x7fc7457181e0 .part L_0x7fc74570d100, 2, 2;
L_0x7fc745706d70 .part L_0x7fc74570d380, 2, 2;
L_0x7fc74571f060 .part L_0x7fc74570d100, 2, 2;
L_0x7fc745720e40 .part L_0x7fc746196600, 2, 2;
L_0x7fc74570f270 .arith/sum 4, L_0x7fc7461becc0, L_0x7fc745720ee0;
L_0x7fc74570eed0 .arith/sum 6, L_0x7fc74570f0a0, L_0x7fc74570f140;
L_0x7fc74570eda0 .arith/sum 6, L_0x7fc74570ed00, L_0x7fc74570eed0;
L_0x7fc74570eb70 .part L_0x7fc746196600, 0, 2;
L_0x7fc74570e9d0 .concat8 [ 2 6 0 0], L_0x7fc74570eb70, L_0x7fc74570d2d0;
S_0x7fc7456563f0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc7456565c0;
 .timescale -9 -12;
L_0x7fc74570d2d0 .functor BUFZ 6, L_0x7fc74570eda0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746972810_0 .net *"_ivl_10", 1 0, L_0x7fc745720e40;  1 drivers
L_0x7fc746e00dd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7469728a0_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e00dd0;  1 drivers
L_0x7fc746e00e18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74696a920_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e00e18;  1 drivers
L_0x7fc746e00e60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74696a9b0_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e00e60;  1 drivers
v0x7fc746962c70_0 .net *"_ivl_25", 1 0, L_0x7fc74570eb70;  1 drivers
v0x7fc746962d00_0 .net *"_ivl_27", 5 0, L_0x7fc74570d2d0;  1 drivers
L_0x7fc746e00d88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746956cf0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e00d88;  1 drivers
L_0x7fc745720ee0 .concat [ 2 2 0 0], L_0x7fc745720e40, L_0x7fc746e00d88;
L_0x7fc74570f0a0 .concat [ 4 2 0 0], L_0x7fc745719400, L_0x7fc746e00dd0;
L_0x7fc74570f140 .concat [ 2 4 0 0], L_0x7fc746e00e18, L_0x7fc745707710;
L_0x7fc74570ed00 .concat [ 4 2 0 0], L_0x7fc74570f270, L_0x7fc746e00e60;
S_0x7fc745656220 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc7456563f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c77f00 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746c244a0_0 .net "a", 1 0, L_0x7fc746195680;  1 drivers
v0x7fc746c24530_0 .net "b", 1 0, L_0x7fc746195300;  1 drivers
v0x7fc746c22d50_0 .net "c", 3 0, L_0x7fc746196600;  alias, 1 drivers
v0x7fc746c22de0_0 .net "temp", 3 0, L_0x7fc746199c80;  1 drivers
L_0x7fc7461a8240 .part L_0x7fc746195680, 0, 1;
L_0x7fc7461a1a80 .part L_0x7fc746195300, 0, 1;
L_0x7fc7461a12e0 .part L_0x7fc746195680, 1, 1;
L_0x7fc7461a0f60 .part L_0x7fc746195300, 0, 1;
L_0x7fc7461a00c0 .part L_0x7fc746195680, 0, 1;
L_0x7fc74619fd40 .part L_0x7fc746195300, 1, 1;
L_0x7fc7461a0920 .part L_0x7fc746195680, 1, 1;
L_0x7fc746197350 .part L_0x7fc746195300, 1, 1;
L_0x7fc74619b060 .part L_0x7fc746199c80, 0, 1;
L_0x7fc74619ace0 .part L_0x7fc746199c80, 1, 1;
L_0x7fc746199c80 .concat8 [ 1 1 1 1], L_0x7fc7461a1000, L_0x7fc74619fde0, L_0x7fc7461973f0, L_0x7fc7461a0160;
L_0x7fc746199900 .part L_0x7fc746199c80, 2, 1;
L_0x7fc746196980 .part L_0x7fc746199c80, 3, 1;
L_0x7fc746196600 .concat8 [ 1 1 1 1], L_0x7fc7461a1b20, L_0x7fc7461a09c0, L_0x7fc746199d20, L_0x7fc74619ad80;
S_0x7fc745656050 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745656220;
 .timescale -9 -12;
L_0x7fc7461a1b20 .functor AND 1, L_0x7fc7461a8240, L_0x7fc7461a1a80, C4<1>, C4<1>;
L_0x7fc7461a1000 .functor AND 1, L_0x7fc7461a12e0, L_0x7fc7461a0f60, C4<1>, C4<1>;
L_0x7fc74619fde0 .functor AND 1, L_0x7fc7461a00c0, L_0x7fc74619fd40, C4<1>, C4<1>;
L_0x7fc7461973f0 .functor AND 1, L_0x7fc7461a0920, L_0x7fc746197350, C4<1>, C4<1>;
v0x7fc746c4c150_0 .net *"_ivl_0", 0 0, L_0x7fc7461a8240;  1 drivers
v0x7fc746c4c1e0_0 .net *"_ivl_1", 0 0, L_0x7fc7461a1a80;  1 drivers
v0x7fc746c43c60_0 .net *"_ivl_10", 0 0, L_0x7fc74619fde0;  1 drivers
v0x7fc746c43cf0_0 .net *"_ivl_12", 0 0, L_0x7fc7461a0920;  1 drivers
v0x7fc746c42510_0 .net *"_ivl_13", 0 0, L_0x7fc746197350;  1 drivers
v0x7fc746c425a0_0 .net *"_ivl_14", 0 0, L_0x7fc7461973f0;  1 drivers
v0x7fc746c305f0_0 .net *"_ivl_2", 0 0, L_0x7fc7461a1b20;  1 drivers
v0x7fc746c30680_0 .net *"_ivl_4", 0 0, L_0x7fc7461a12e0;  1 drivers
v0x7fc746c27860_0 .net *"_ivl_5", 0 0, L_0x7fc7461a0f60;  1 drivers
v0x7fc746c278f0_0 .net *"_ivl_6", 0 0, L_0x7fc7461a1000;  1 drivers
v0x7fc746c28070_0 .net *"_ivl_8", 0 0, L_0x7fc7461a00c0;  1 drivers
v0x7fc746c28100_0 .net *"_ivl_9", 0 0, L_0x7fc74619fd40;  1 drivers
S_0x7fc745655e80 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745656050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7461a09c0 .functor XOR 1, L_0x7fc74619b060, L_0x7fc74619ace0, C4<0>, C4<0>;
L_0x7fc7461a0160 .functor AND 1, L_0x7fc74619b060, L_0x7fc74619ace0, C4<1>, C4<1>;
v0x7fc746c79b90_0 .net "a", 0 0, L_0x7fc74619b060;  1 drivers
v0x7fc746c79c20_0 .net "b", 0 0, L_0x7fc74619ace0;  1 drivers
v0x7fc746c67c70_0 .net "c", 0 0, L_0x7fc7461a0160;  1 drivers
v0x7fc746c67d00_0 .net "s", 0 0, L_0x7fc7461a09c0;  1 drivers
S_0x7fc745655cb0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745656050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746199d20 .functor XOR 1, L_0x7fc746199900, L_0x7fc746196980, C4<0>, C4<0>;
L_0x7fc74619ad80 .functor AND 1, L_0x7fc746199900, L_0x7fc746196980, C4<1>, C4<1>;
v0x7fc746c5f7c0_0 .net "a", 0 0, L_0x7fc746199900;  1 drivers
v0x7fc746c5f850_0 .net "b", 0 0, L_0x7fc746196980;  1 drivers
v0x7fc746c5e070_0 .net "c", 0 0, L_0x7fc74619ad80;  1 drivers
v0x7fc746c5e100_0 .net "s", 0 0, L_0x7fc746199d20;  1 drivers
S_0x7fc745655ae0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc7456563f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c73180 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7456bd840_0 .net "a", 1 0, L_0x7fc7461be000;  1 drivers
v0x7fc7456bd8d0_0 .net "b", 1 0, L_0x7fc7461be0a0;  1 drivers
v0x7fc7456bc840_0 .net "c", 3 0, L_0x7fc7461becc0;  alias, 1 drivers
v0x7fc7456bc8d0_0 .net "temp", 3 0, L_0x7fc74610a530;  1 drivers
L_0x7fc7461948f0 .part L_0x7fc7461be000, 0, 1;
L_0x7fc7461b5910 .part L_0x7fc7461be0a0, 0, 1;
L_0x7fc7461a9670 .part L_0x7fc7461be000, 1, 1;
L_0x7fc7461a5780 .part L_0x7fc7461be0a0, 0, 1;
L_0x7fc7461914c0 .part L_0x7fc7461be000, 0, 1;
L_0x7fc746182a00 .part L_0x7fc7461be0a0, 1, 1;
L_0x7fc746165cd0 .part L_0x7fc7461be000, 1, 1;
L_0x7fc74619f310 .part L_0x7fc7461be0a0, 1, 1;
L_0x7fc746130ab0 .part L_0x7fc74610a530, 0, 1;
L_0x7fc74610dc70 .part L_0x7fc74610a530, 1, 1;
L_0x7fc74610a530 .concat8 [ 1 1 1 1], L_0x7fc7461999a0, L_0x7fc7461a82e0, L_0x7fc7461afc90, L_0x7fc7461b13f0;
L_0x7fc746198dd0 .part L_0x7fc74610a530, 2, 1;
L_0x7fc7461bec20 .part L_0x7fc74610a530, 3, 1;
L_0x7fc7461becc0 .concat8 [ 1 1 1 1], L_0x7fc746194990, L_0x7fc7461b1070, L_0x7fc74615d4a0, L_0x7fc7461516b0;
S_0x7fc745653b80 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745655ae0;
 .timescale -9 -12;
L_0x7fc746194990 .functor AND 1, L_0x7fc7461948f0, L_0x7fc7461b5910, C4<1>, C4<1>;
L_0x7fc7461999a0 .functor AND 1, L_0x7fc7461a9670, L_0x7fc7461a5780, C4<1>, C4<1>;
L_0x7fc7461a82e0 .functor AND 1, L_0x7fc7461914c0, L_0x7fc746182a00, C4<1>, C4<1>;
L_0x7fc7461afc90 .functor AND 1, L_0x7fc746165cd0, L_0x7fc74619f310, C4<1>, C4<1>;
v0x7fc7456f3f80_0 .net *"_ivl_0", 0 0, L_0x7fc7461948f0;  1 drivers
v0x7fc7456f4010_0 .net *"_ivl_1", 0 0, L_0x7fc7461b5910;  1 drivers
v0x7fc7456ec2d0_0 .net *"_ivl_10", 0 0, L_0x7fc7461a82e0;  1 drivers
v0x7fc7456ec360_0 .net *"_ivl_12", 0 0, L_0x7fc746165cd0;  1 drivers
v0x7fc7456e0350_0 .net *"_ivl_13", 0 0, L_0x7fc74619f310;  1 drivers
v0x7fc7456e03e0_0 .net *"_ivl_14", 0 0, L_0x7fc7461afc90;  1 drivers
v0x7fc7456d8420_0 .net *"_ivl_2", 0 0, L_0x7fc746194990;  1 drivers
v0x7fc7456d84b0_0 .net *"_ivl_4", 0 0, L_0x7fc7461a9670;  1 drivers
v0x7fc7456d0770_0 .net *"_ivl_5", 0 0, L_0x7fc7461a5780;  1 drivers
v0x7fc7456d0800_0 .net *"_ivl_6", 0 0, L_0x7fc7461999a0;  1 drivers
v0x7fc7456c47f0_0 .net *"_ivl_8", 0 0, L_0x7fc7461914c0;  1 drivers
v0x7fc7456c4880_0 .net *"_ivl_9", 0 0, L_0x7fc746182a00;  1 drivers
S_0x7fc7456535d0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745653b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7461b1070 .functor XOR 1, L_0x7fc746130ab0, L_0x7fc74610dc70, C4<0>, C4<0>;
L_0x7fc7461b13f0 .functor AND 1, L_0x7fc746130ab0, L_0x7fc74610dc70, C4<1>, C4<1>;
v0x7fc746c10e30_0 .net "a", 0 0, L_0x7fc746130ab0;  1 drivers
v0x7fc746c10ec0_0 .net "b", 0 0, L_0x7fc74610dc70;  1 drivers
v0x7fc746c08170_0 .net "c", 0 0, L_0x7fc7461b13f0;  1 drivers
v0x7fc746c08200_0 .net "s", 0 0, L_0x7fc7461b1070;  1 drivers
S_0x7fc745653400 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745653b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74615d4a0 .functor XOR 1, L_0x7fc746198dd0, L_0x7fc7461bec20, C4<0>, C4<0>;
L_0x7fc7461516b0 .functor AND 1, L_0x7fc746198dd0, L_0x7fc7461bec20, C4<1>, C4<1>;
v0x7fc746c08980_0 .net "a", 0 0, L_0x7fc746198dd0;  1 drivers
v0x7fc746c08a10_0 .net "b", 0 0, L_0x7fc7461bec20;  1 drivers
v0x7fc7456fbe70_0 .net "c", 0 0, L_0x7fc7461516b0;  1 drivers
v0x7fc7456fbf00_0 .net "s", 0 0, L_0x7fc74615d4a0;  1 drivers
S_0x7fc745653230 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc7456563f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7456d8540 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7469e9210_0 .net "a", 1 0, L_0x7fc745718560;  1 drivers
v0x7fc7469e92a0_0 .net "b", 1 0, L_0x7fc7457181e0;  1 drivers
v0x7fc7469e15b0_0 .net "c", 3 0, L_0x7fc745719400;  alias, 1 drivers
v0x7fc7469e1640_0 .net "temp", 3 0, L_0x7fc74571e1c0;  1 drivers
L_0x7fc7461b9b50 .part L_0x7fc745718560, 0, 1;
L_0x7fc7461b9bf0 .part L_0x7fc7457181e0, 0, 1;
L_0x7fc7461b80c0 .part L_0x7fc745718560, 1, 1;
L_0x7fc7461b8160 .part L_0x7fc7457181e0, 0, 1;
L_0x7fc7461b7800 .part L_0x7fc745718560, 0, 1;
L_0x7fc7457040d0 .part L_0x7fc7457181e0, 1, 1;
L_0x7fc7457217d0 .part L_0x7fc745718560, 1, 1;
L_0x7fc745720260 .part L_0x7fc7457181e0, 1, 1;
L_0x7fc745713d70 .part L_0x7fc74571e1c0, 0, 1;
L_0x7fc74571e540 .part L_0x7fc74571e1c0, 1, 1;
L_0x7fc74571e1c0 .concat8 [ 1 1 1 1], L_0x7fc74610dd10, L_0x7fc745721760, L_0x7fc745720300, L_0x7fc745714080;
L_0x7fc74571eda0 .part L_0x7fc74571e1c0, 2, 1;
L_0x7fc745719780 .part L_0x7fc74571e1c0, 3, 1;
L_0x7fc745719400 .concat8 [ 1 1 1 1], L_0x7fc74610b840, L_0x7fc745714010, L_0x7fc74571e260, L_0x7fc74571e5e0;
S_0x7fc745650070 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745653230;
 .timescale -9 -12;
L_0x7fc74610b840 .functor AND 1, L_0x7fc7461b9b50, L_0x7fc7461b9bf0, C4<1>, C4<1>;
L_0x7fc74610dd10 .functor AND 1, L_0x7fc7461b80c0, L_0x7fc7461b8160, C4<1>, C4<1>;
L_0x7fc745721760 .functor AND 1, L_0x7fc7461b7800, L_0x7fc7457040d0, C4<1>, C4<1>;
L_0x7fc745720300 .functor AND 1, L_0x7fc7457217d0, L_0x7fc745720260, C4<1>, C4<1>;
v0x7fc74569d110_0 .net *"_ivl_0", 0 0, L_0x7fc7461b9b50;  1 drivers
v0x7fc74569d1a0_0 .net *"_ivl_1", 0 0, L_0x7fc7461b9bf0;  1 drivers
v0x7fc745695450_0 .net *"_ivl_10", 0 0, L_0x7fc745721760;  1 drivers
v0x7fc7456954e0_0 .net *"_ivl_12", 0 0, L_0x7fc7457217d0;  1 drivers
v0x7fc74568de90_0 .net *"_ivl_13", 0 0, L_0x7fc745720260;  1 drivers
v0x7fc74568df20_0 .net *"_ivl_14", 0 0, L_0x7fc745720300;  1 drivers
v0x7fc745635a30_0 .net *"_ivl_2", 0 0, L_0x7fc74610b840;  1 drivers
v0x7fc745635ac0_0 .net *"_ivl_4", 0 0, L_0x7fc7461b80c0;  1 drivers
v0x7fc7469fcf90_0 .net *"_ivl_5", 0 0, L_0x7fc7461b8160;  1 drivers
v0x7fc7469fd020_0 .net *"_ivl_6", 0 0, L_0x7fc74610dd10;  1 drivers
v0x7fc7469f10b0_0 .net *"_ivl_8", 0 0, L_0x7fc7461b7800;  1 drivers
v0x7fc7469f1140_0 .net *"_ivl_9", 0 0, L_0x7fc7457040d0;  1 drivers
S_0x7fc74564fea0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745650070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc745714010 .functor XOR 1, L_0x7fc745713d70, L_0x7fc74571e540, C4<0>, C4<0>;
L_0x7fc745714080 .functor AND 1, L_0x7fc745713d70, L_0x7fc74571e540, C4<1>, C4<1>;
v0x7fc7456b8c60_0 .net "a", 0 0, L_0x7fc745713d70;  1 drivers
v0x7fc7456b8cf0_0 .net "b", 0 0, L_0x7fc74571e540;  1 drivers
v0x7fc7456b0fb0_0 .net "c", 0 0, L_0x7fc745714080;  1 drivers
v0x7fc7456b1040_0 .net "s", 0 0, L_0x7fc745714010;  1 drivers
S_0x7fc74564fcd0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745650070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74571e260 .functor XOR 1, L_0x7fc74571eda0, L_0x7fc745719780, C4<0>, C4<0>;
L_0x7fc74571e5e0 .functor AND 1, L_0x7fc74571eda0, L_0x7fc745719780, C4<1>, C4<1>;
v0x7fc7456a5030_0 .net "a", 0 0, L_0x7fc74571eda0;  1 drivers
v0x7fc7456a50c0_0 .net "b", 0 0, L_0x7fc745719780;  1 drivers
v0x7fc74569e110_0 .net "c", 0 0, L_0x7fc74571e5e0;  1 drivers
v0x7fc74569e1a0_0 .net "s", 0 0, L_0x7fc74571e260;  1 drivers
S_0x7fc74564fb00 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc7456563f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7469fd0b0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746986440_0 .net "a", 1 0, L_0x7fc745706d70;  1 drivers
v0x7fc7469864d0_0 .net "b", 1 0, L_0x7fc74571f060;  1 drivers
v0x7fc74697e790_0 .net "c", 3 0, L_0x7fc745707710;  alias, 1 drivers
v0x7fc74697e820_0 .net "temp", 3 0, L_0x7fc745719c90;  1 drivers
L_0x7fc745718dc0 .part L_0x7fc745706d70, 0, 1;
L_0x7fc745713140 .part L_0x7fc74571f060, 0, 1;
L_0x7fc745712dc0 .part L_0x7fc745706d70, 1, 1;
L_0x7fc7457123b0 .part L_0x7fc74571f060, 0, 1;
L_0x7fc74571f580 .part L_0x7fc745706d70, 0, 1;
L_0x7fc7457177c0 .part L_0x7fc74571f060, 1, 1;
L_0x7fc745709ab0 .part L_0x7fc745706d70, 1, 1;
L_0x7fc74571db50 .part L_0x7fc74571f060, 1, 1;
L_0x7fc745712750 .part L_0x7fc745719c90, 0, 1;
L_0x7fc7457127f0 .part L_0x7fc745719c90, 1, 1;
L_0x7fc745719c90 .concat8 [ 1 1 1 1], L_0x7fc745718600, L_0x7fc745717860, L_0x7fc745717b70, L_0x7fc745713660;
L_0x7fc745719a40 .part L_0x7fc745719c90, 2, 1;
L_0x7fc745713400 .part L_0x7fc745719c90, 3, 1;
L_0x7fc745707710 .concat8 [ 1 1 1 1], L_0x7fc7457131e0, L_0x7fc745717c20, L_0x7fc74571fbc0, L_0x7fc74571fc30;
S_0x7fc74564f930 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74564fb00;
 .timescale -9 -12;
L_0x7fc7457131e0 .functor AND 1, L_0x7fc745718dc0, L_0x7fc745713140, C4<1>, C4<1>;
L_0x7fc745718600 .functor AND 1, L_0x7fc745712dc0, L_0x7fc7457123b0, C4<1>, C4<1>;
L_0x7fc745717860 .functor AND 1, L_0x7fc74571f580, L_0x7fc7457177c0, C4<1>, C4<1>;
L_0x7fc745717b70 .functor AND 1, L_0x7fc745709ab0, L_0x7fc74571db50, C4<1>, C4<1>;
v0x7fc7469b65c0_0 .net *"_ivl_0", 0 0, L_0x7fc745718dc0;  1 drivers
v0x7fc7469b6650_0 .net *"_ivl_1", 0 0, L_0x7fc745713140;  1 drivers
v0x7fc7469a3180_0 .net *"_ivl_10", 0 0, L_0x7fc745717860;  1 drivers
v0x7fc7469a3210_0 .net *"_ivl_12", 0 0, L_0x7fc745709ab0;  1 drivers
v0x7fc746997200_0 .net *"_ivl_13", 0 0, L_0x7fc74571db50;  1 drivers
v0x7fc746997290_0 .net *"_ivl_14", 0 0, L_0x7fc745717b70;  1 drivers
v0x7fc74698d720_0 .net *"_ivl_2", 0 0, L_0x7fc7457131e0;  1 drivers
v0x7fc74698d7b0_0 .net *"_ivl_4", 0 0, L_0x7fc745712dc0;  1 drivers
v0x7fc7469902a0_0 .net *"_ivl_5", 0 0, L_0x7fc7457123b0;  1 drivers
v0x7fc746990330_0 .net *"_ivl_6", 0 0, L_0x7fc745718600;  1 drivers
v0x7fc74698f2a0_0 .net *"_ivl_8", 0 0, L_0x7fc74571f580;  1 drivers
v0x7fc74698f330_0 .net *"_ivl_9", 0 0, L_0x7fc7457177c0;  1 drivers
S_0x7fc74564f760 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74564f930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc745717c20 .functor XOR 1, L_0x7fc745712750, L_0x7fc7457127f0, C4<0>, C4<0>;
L_0x7fc745713660 .functor AND 1, L_0x7fc745712750, L_0x7fc7457127f0, C4<1>, C4<1>;
v0x7fc7469d56d0_0 .net "a", 0 0, L_0x7fc745712750;  1 drivers
v0x7fc7469d5760_0 .net "b", 0 0, L_0x7fc7457127f0;  1 drivers
v0x7fc7469ce810_0 .net "c", 0 0, L_0x7fc745713660;  1 drivers
v0x7fc7469ce8a0_0 .net "s", 0 0, L_0x7fc745717c20;  1 drivers
S_0x7fc74564f590 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74564f930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74571fbc0 .functor XOR 1, L_0x7fc745719a40, L_0x7fc745713400, C4<0>, C4<0>;
L_0x7fc74571fc30 .functor AND 1, L_0x7fc745719a40, L_0x7fc745713400, C4<1>, C4<1>;
v0x7fc7469c61a0_0 .net "a", 0 0, L_0x7fc745719a40;  1 drivers
v0x7fc7469c6230_0 .net "b", 0 0, L_0x7fc745713400;  1 drivers
v0x7fc7469be270_0 .net "c", 0 0, L_0x7fc74571fc30;  1 drivers
v0x7fc7469be300_0 .net "s", 0 0, L_0x7fc74571fbc0;  1 drivers
S_0x7fc74564f3c0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc7456623b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746c6d2a0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc745641800_0 .net "a", 3 0, L_0x7fc7461ba3e0;  1 drivers
v0x7fc745641890_0 .net "b", 3 0, L_0x7fc7461b93a0;  1 drivers
v0x7fc745641630_0 .net "c", 7 0, L_0x7fc7461bd4e0;  alias, 1 drivers
v0x7fc7456416c0_0 .net "concat1", 3 0, L_0x7fc7461b2520;  1 drivers
v0x7fc745641460_0 .net "concat2", 5 0, L_0x7fc7461a6b50;  1 drivers
v0x7fc7456414f0_0 .net "concat3", 5 0, L_0x7fc7461a6bf0;  1 drivers
v0x7fc745641290_0 .net "concat4", 5 0, L_0x7fc7461a2fa0;  1 drivers
v0x7fc745641320_0 .net "mul_00", 3 0, L_0x7fc74570a720;  1 drivers
v0x7fc7456410c0_0 .net "mul_01", 3 0, L_0x7fc7461a4620;  1 drivers
v0x7fc745641150_0 .net "mul_10", 3 0, L_0x7fc745709600;  1 drivers
v0x7fc745640ef0_0 .net "mul_11", 3 0, L_0x7fc7461b6ce0;  1 drivers
v0x7fc745640f80_0 .net "sum_temp1", 3 0, L_0x7fc7461a6340;  1 drivers
v0x7fc745640d20_0 .net "sum_temp2", 5 0, L_0x7fc7461a5fa0;  1 drivers
v0x7fc745640db0_0 .net "sum_temp3", 5 0, L_0x7fc7461a17f0;  1 drivers
L_0x7fc74570a4f0 .part L_0x7fc7461ba3e0, 0, 2;
L_0x7fc74570a590 .part L_0x7fc7461b93a0, 0, 2;
L_0x7fc745709720 .part L_0x7fc7461ba3e0, 2, 2;
L_0x7fc745704210 .part L_0x7fc7461b93a0, 0, 2;
L_0x7fc7461a3ab0 .part L_0x7fc7461ba3e0, 0, 2;
L_0x7fc74619bec0 .part L_0x7fc7461b93a0, 2, 2;
L_0x7fc7461b6130 .part L_0x7fc7461ba3e0, 2, 2;
L_0x7fc7461b2900 .part L_0x7fc7461b93a0, 2, 2;
L_0x7fc7461b3150 .part L_0x7fc74570a720, 2, 2;
L_0x7fc7461a6340 .arith/sum 4, L_0x7fc745709600, L_0x7fc7461b2520;
L_0x7fc7461a5fa0 .arith/sum 6, L_0x7fc7461a6b50, L_0x7fc7461a6bf0;
L_0x7fc7461a17f0 .arith/sum 6, L_0x7fc7461a2fa0, L_0x7fc7461a5fa0;
L_0x7fc7461bd7d0 .part L_0x7fc74570a720, 0, 2;
L_0x7fc7461bd4e0 .concat8 [ 2 6 0 0], L_0x7fc7461bd7d0, L_0x7fc7461ba330;
S_0x7fc74564f1f0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc74564f3c0;
 .timescale -9 -12;
L_0x7fc7461ba330 .functor BUFZ 6, L_0x7fc7461a17f0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc745643490_0 .net *"_ivl_10", 1 0, L_0x7fc7461b3150;  1 drivers
L_0x7fc746e00ef0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc745643230_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e00ef0;  1 drivers
L_0x7fc746e00f38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7456432c0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e00f38;  1 drivers
L_0x7fc746e00f80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc745643060_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e00f80;  1 drivers
v0x7fc7456430f0_0 .net *"_ivl_25", 1 0, L_0x7fc7461bd7d0;  1 drivers
v0x7fc7456419d0_0 .net *"_ivl_27", 5 0, L_0x7fc7461ba330;  1 drivers
L_0x7fc746e00ea8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc745641a60_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e00ea8;  1 drivers
L_0x7fc7461b2520 .concat [ 2 2 0 0], L_0x7fc7461b3150, L_0x7fc746e00ea8;
L_0x7fc7461a6b50 .concat [ 4 2 0 0], L_0x7fc7461a4620, L_0x7fc746e00ef0;
L_0x7fc7461a6bf0 .concat [ 2 4 0 0], L_0x7fc746e00f38, L_0x7fc7461b6ce0;
L_0x7fc7461a2fa0 .concat [ 4 2 0 0], L_0x7fc7461a6340, L_0x7fc746e00f80;
S_0x7fc74564f020 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc74564f1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c6c080 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746c83550_0 .net "a", 1 0, L_0x7fc74570a4f0;  1 drivers
v0x7fc746c7b5d0_0 .net "b", 1 0, L_0x7fc74570a590;  1 drivers
v0x7fc746c7b660_0 .net "c", 3 0, L_0x7fc74570a720;  alias, 1 drivers
v0x7fc746c73920_0 .net "temp", 3 0, L_0x7fc74570c370;  1 drivers
L_0x7fc74570d1a0 .part L_0x7fc74570a4f0, 0, 1;
L_0x7fc74570cf30 .part L_0x7fc74570a590, 0, 1;
L_0x7fc74570cd60 .part L_0x7fc74570a4f0, 1, 1;
L_0x7fc74570ce00 .part L_0x7fc74570a590, 0, 1;
L_0x7fc74570cc40 .part L_0x7fc74570a4f0, 0, 1;
L_0x7fc74570c9c0 .part L_0x7fc74570a590, 1, 1;
L_0x7fc74570c7f0 .part L_0x7fc74570a4f0, 1, 1;
L_0x7fc74570c620 .part L_0x7fc74570a590, 1, 1;
L_0x7fc74570c540 .part L_0x7fc74570c370, 0, 1;
L_0x7fc74570c2d0 .part L_0x7fc74570c370, 1, 1;
L_0x7fc74570c370 .concat8 [ 1 1 1 1], L_0x7fc74570cb90, L_0x7fc74570ca60, L_0x7fc74570c740, L_0x7fc74570c450;
L_0x7fc74570a850 .part L_0x7fc74570c370, 2, 1;
L_0x7fc74570a680 .part L_0x7fc74570c370, 3, 1;
L_0x7fc74570a720 .concat8 [ 1 1 1 1], L_0x7fc74570cfd0, L_0x7fc74570c910, L_0x7fc74570aa20, L_0x7fc74570aa90;
S_0x7fc74564ee50 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74564f020;
 .timescale -9 -12;
L_0x7fc74570cfd0 .functor AND 1, L_0x7fc74570d1a0, L_0x7fc74570cf30, C4<1>, C4<1>;
L_0x7fc74570cb90 .functor AND 1, L_0x7fc74570cd60, L_0x7fc74570ce00, C4<1>, C4<1>;
L_0x7fc74570ca60 .functor AND 1, L_0x7fc74570cc40, L_0x7fc74570c9c0, C4<1>, C4<1>;
L_0x7fc74570c740 .functor AND 1, L_0x7fc74570c7f0, L_0x7fc74570c620, C4<1>, C4<1>;
v0x7fc746caec50_0 .net *"_ivl_0", 0 0, L_0x7fc74570d1a0;  1 drivers
v0x7fc746ca2c40_0 .net *"_ivl_1", 0 0, L_0x7fc74570cf30;  1 drivers
v0x7fc746ca2cd0_0 .net *"_ivl_10", 0 0, L_0x7fc74570ca60;  1 drivers
v0x7fc746c9bcd0_0 .net *"_ivl_12", 0 0, L_0x7fc74570c7f0;  1 drivers
v0x7fc746c9bd60_0 .net *"_ivl_13", 0 0, L_0x7fc74570c620;  1 drivers
v0x7fc746c9acd0_0 .net *"_ivl_14", 0 0, L_0x7fc74570c740;  1 drivers
v0x7fc746c9ad60_0 .net *"_ivl_2", 0 0, L_0x7fc74570cfd0;  1 drivers
v0x7fc746c970f0_0 .net *"_ivl_4", 0 0, L_0x7fc74570cd60;  1 drivers
v0x7fc746c97180_0 .net *"_ivl_5", 0 0, L_0x7fc74570ce00;  1 drivers
v0x7fc746c8f440_0 .net *"_ivl_6", 0 0, L_0x7fc74570cb90;  1 drivers
v0x7fc746c8f4d0_0 .net *"_ivl_8", 0 0, L_0x7fc74570cc40;  1 drivers
v0x7fc746c834c0_0 .net *"_ivl_9", 0 0, L_0x7fc74570c9c0;  1 drivers
S_0x7fc74564d7c0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74564ee50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74570c910 .functor XOR 1, L_0x7fc74570c540, L_0x7fc74570c2d0, C4<0>, C4<0>;
L_0x7fc74570c450 .functor AND 1, L_0x7fc74570c540, L_0x7fc74570c2d0, C4<1>, C4<1>;
v0x7fc746927a20_0 .net "a", 0 0, L_0x7fc74570c540;  1 drivers
v0x7fc74691ba10_0 .net "b", 0 0, L_0x7fc74570c2d0;  1 drivers
v0x7fc74691baa0_0 .net "c", 0 0, L_0x7fc74570c450;  1 drivers
v0x7fc746913b20_0 .net "s", 0 0, L_0x7fc74570c910;  1 drivers
S_0x7fc74564d5f0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74564ee50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74570aa20 .functor XOR 1, L_0x7fc74570a850, L_0x7fc74570a680, C4<0>, C4<0>;
L_0x7fc74570aa90 .functor AND 1, L_0x7fc74570a850, L_0x7fc74570a680, C4<1>, C4<1>;
v0x7fc746913bb0_0 .net "a", 0 0, L_0x7fc74570a850;  1 drivers
v0x7fc74690be70_0 .net "b", 0 0, L_0x7fc74570a680;  1 drivers
v0x7fc74690bf00_0 .net "c", 0 0, L_0x7fc74570aa90;  1 drivers
v0x7fc746caebc0_0 .net "s", 0 0, L_0x7fc74570aa20;  1 drivers
S_0x7fc74564d420 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc74564f1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c9adf0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746c24820_0 .net "a", 1 0, L_0x7fc745709720;  1 drivers
v0x7fc746c1cae0_0 .net "b", 1 0, L_0x7fc745704210;  1 drivers
v0x7fc746c1cb70_0 .net "c", 3 0, L_0x7fc745709600;  alias, 1 drivers
v0x7fc746c10b60_0 .net "temp", 3 0, L_0x7fc745707940;  1 drivers
L_0x7fc74570a2e0 .part L_0x7fc745709720, 0, 1;
L_0x7fc74570a380 .part L_0x7fc745704210, 0, 1;
L_0x7fc74570a1c0 .part L_0x7fc745709720, 1, 1;
L_0x7fc745709f40 .part L_0x7fc745704210, 0, 1;
L_0x7fc7457081a0 .part L_0x7fc745709720, 0, 1;
L_0x7fc745708240 .part L_0x7fc745704210, 1, 1;
L_0x7fc745708080 .part L_0x7fc745709720, 1, 1;
L_0x7fc745707e40 .part L_0x7fc745704210, 1, 1;
L_0x7fc745707ad0 .part L_0x7fc745707940, 0, 1;
L_0x7fc7457078a0 .part L_0x7fc745707940, 1, 1;
L_0x7fc745707940 .concat8 [ 1 1 1 1], L_0x7fc74570a020, L_0x7fc745707f90, L_0x7fc745707ee0, L_0x7fc745707a20;
L_0x7fc7457068b0 .part L_0x7fc745707940, 2, 1;
L_0x7fc745705400 .part L_0x7fc745707940, 3, 1;
L_0x7fc745709600 .concat8 [ 1 1 1 1], L_0x7fc74570a110, L_0x7fc745707cb0, L_0x7fc745706af0, L_0x7fc745706800;
S_0x7fc74564d250 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74564d420;
 .timescale -9 -12;
L_0x7fc74570a110 .functor AND 1, L_0x7fc74570a2e0, L_0x7fc74570a380, C4<1>, C4<1>;
L_0x7fc74570a020 .functor AND 1, L_0x7fc74570a1c0, L_0x7fc745709f40, C4<1>, C4<1>;
L_0x7fc745707f90 .functor AND 1, L_0x7fc7457081a0, L_0x7fc745708240, C4<1>, C4<1>;
L_0x7fc745707ee0 .functor AND 1, L_0x7fc745708080, L_0x7fc745707e40, C4<1>, C4<1>;
v0x7fc746c4bf10_0 .net *"_ivl_0", 0 0, L_0x7fc74570a2e0;  1 drivers
v0x7fc746c43f50_0 .net *"_ivl_1", 0 0, L_0x7fc74570a380;  1 drivers
v0x7fc746c43fe0_0 .net *"_ivl_10", 0 0, L_0x7fc745707f90;  1 drivers
v0x7fc746c3c2a0_0 .net *"_ivl_12", 0 0, L_0x7fc745708080;  1 drivers
v0x7fc746c3c330_0 .net *"_ivl_13", 0 0, L_0x7fc745707e40;  1 drivers
v0x7fc746c30320_0 .net *"_ivl_14", 0 0, L_0x7fc745707ee0;  1 drivers
v0x7fc746c303b0_0 .net *"_ivl_2", 0 0, L_0x7fc74570a110;  1 drivers
v0x7fc746c29370_0 .net *"_ivl_4", 0 0, L_0x7fc74570a1c0;  1 drivers
v0x7fc746c29400_0 .net *"_ivl_5", 0 0, L_0x7fc745709f40;  1 drivers
v0x7fc746c28370_0 .net *"_ivl_6", 0 0, L_0x7fc74570a020;  1 drivers
v0x7fc746c28400_0 .net *"_ivl_8", 0 0, L_0x7fc7457081a0;  1 drivers
v0x7fc746c24790_0 .net *"_ivl_9", 0 0, L_0x7fc745708240;  1 drivers
S_0x7fc74564d080 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74564d250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc745707cb0 .functor XOR 1, L_0x7fc745707ad0, L_0x7fc7457078a0, C4<0>, C4<0>;
L_0x7fc745707a20 .functor AND 1, L_0x7fc745707ad0, L_0x7fc7457078a0, C4<1>, C4<1>;
v0x7fc746c739b0_0 .net "a", 0 0, L_0x7fc745707ad0;  1 drivers
v0x7fc746c679a0_0 .net "b", 0 0, L_0x7fc7457078a0;  1 drivers
v0x7fc746c67a30_0 .net "c", 0 0, L_0x7fc745707a20;  1 drivers
v0x7fc746c5fab0_0 .net "s", 0 0, L_0x7fc745707cb0;  1 drivers
S_0x7fc74564ceb0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74564d250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc745706af0 .functor XOR 1, L_0x7fc7457068b0, L_0x7fc745705400, C4<0>, C4<0>;
L_0x7fc745706800 .functor AND 1, L_0x7fc7457068b0, L_0x7fc745705400, C4<1>, C4<1>;
v0x7fc746c5fb40_0 .net "a", 0 0, L_0x7fc7457068b0;  1 drivers
v0x7fc746c57e00_0 .net "b", 0 0, L_0x7fc745705400;  1 drivers
v0x7fc746c57e90_0 .net "c", 0 0, L_0x7fc745706800;  1 drivers
v0x7fc746c4be80_0 .net "s", 0 0, L_0x7fc745706af0;  1 drivers
S_0x7fc74564cce0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc74564f1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c67ac0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc74564a690_0 .net "a", 1 0, L_0x7fc7461a3ab0;  1 drivers
v0x7fc74564a430_0 .net "b", 1 0, L_0x7fc74619bec0;  1 drivers
v0x7fc74564a4c0_0 .net "c", 3 0, L_0x7fc7461a4620;  alias, 1 drivers
v0x7fc74564a260_0 .net "temp", 3 0, L_0x7fc7461af620;  1 drivers
L_0x7fc7457042f0 .part L_0x7fc7461a3ab0, 0, 1;
L_0x7fc745719f20 .part L_0x7fc74619bec0, 0, 1;
L_0x7fc74571a070 .part L_0x7fc7461a3ab0, 1, 1;
L_0x7fc7461b78a0 .part L_0x7fc74619bec0, 0, 1;
L_0x7fc7461b3bf0 .part L_0x7fc7461a3ab0, 0, 1;
L_0x7fc7461b3c90 .part L_0x7fc74619bec0, 1, 1;
L_0x7fc7461b0490 .part L_0x7fc7461a3ab0, 1, 1;
L_0x7fc7461b0530 .part L_0x7fc74619bec0, 1, 1;
L_0x7fc7461b09b0 .part L_0x7fc7461af620, 0, 1;
L_0x7fc7461af580 .part L_0x7fc7461af620, 1, 1;
L_0x7fc7461af620 .concat8 [ 1 1 1 1], L_0x7fc74619f3b0, L_0x7fc746165d70, L_0x7fc7461809a0, L_0x7fc7461957b0;
L_0x7fc7461a7670 .part L_0x7fc7461af620, 2, 1;
L_0x7fc7461a2740 .part L_0x7fc7461af620, 3, 1;
L_0x7fc7461a4620 .concat8 [ 1 1 1 1], L_0x7fc745719fc0, L_0x7fc7461a01f0, L_0x7fc7461ad010, L_0x7fc7461ad080;
S_0x7fc74564cb10 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74564cce0;
 .timescale -9 -12;
L_0x7fc745719fc0 .functor AND 1, L_0x7fc7457042f0, L_0x7fc745719f20, C4<1>, C4<1>;
L_0x7fc74619f3b0 .functor AND 1, L_0x7fc74571a070, L_0x7fc7461b78a0, C4<1>, C4<1>;
L_0x7fc746165d70 .functor AND 1, L_0x7fc7461b3bf0, L_0x7fc7461b3c90, C4<1>, C4<1>;
L_0x7fc7461809a0 .functor AND 1, L_0x7fc7461b0490, L_0x7fc7461b0530, C4<1>, C4<1>;
v0x7fc74564c630_0 .net *"_ivl_0", 0 0, L_0x7fc7457042f0;  1 drivers
v0x7fc74564af10_0 .net *"_ivl_1", 0 0, L_0x7fc745719f20;  1 drivers
v0x7fc74564afa0_0 .net *"_ivl_10", 0 0, L_0x7fc746165d70;  1 drivers
v0x7fc74564ad40_0 .net *"_ivl_12", 0 0, L_0x7fc7461b0490;  1 drivers
v0x7fc74564add0_0 .net *"_ivl_13", 0 0, L_0x7fc7461b0530;  1 drivers
v0x7fc74564ab70_0 .net *"_ivl_14", 0 0, L_0x7fc7461809a0;  1 drivers
v0x7fc74564ac00_0 .net *"_ivl_2", 0 0, L_0x7fc745719fc0;  1 drivers
v0x7fc74564a9a0_0 .net *"_ivl_4", 0 0, L_0x7fc74571a070;  1 drivers
v0x7fc74564aa30_0 .net *"_ivl_5", 0 0, L_0x7fc7461b78a0;  1 drivers
v0x7fc74564a7d0_0 .net *"_ivl_6", 0 0, L_0x7fc74619f3b0;  1 drivers
v0x7fc74564a860_0 .net *"_ivl_8", 0 0, L_0x7fc7461b3bf0;  1 drivers
v0x7fc74564a600_0 .net *"_ivl_9", 0 0, L_0x7fc7461b3c90;  1 drivers
S_0x7fc74564c940 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74564cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7461a01f0 .functor XOR 1, L_0x7fc7461b09b0, L_0x7fc7461af580, C4<0>, C4<0>;
L_0x7fc7461957b0 .functor AND 1, L_0x7fc7461b09b0, L_0x7fc7461af580, C4<1>, C4<1>;
v0x7fc746c10bf0_0 .net "a", 0 0, L_0x7fc7461b09b0;  1 drivers
v0x7fc746c09c80_0 .net "b", 0 0, L_0x7fc7461af580;  1 drivers
v0x7fc746c09d10_0 .net "c", 0 0, L_0x7fc7461957b0;  1 drivers
v0x7fc746c08c80_0 .net "s", 0 0, L_0x7fc7461a01f0;  1 drivers
S_0x7fc74564c770 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74564cb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7461ad010 .functor XOR 1, L_0x7fc7461a7670, L_0x7fc7461a2740, C4<0>, C4<0>;
L_0x7fc7461ad080 .functor AND 1, L_0x7fc7461a7670, L_0x7fc7461a2740, C4<1>, C4<1>;
v0x7fc746c08d10_0 .net "a", 0 0, L_0x7fc7461a7670;  1 drivers
v0x7fc746c07dc0_0 .net "b", 0 0, L_0x7fc7461a2740;  1 drivers
v0x7fc746c07e50_0 .net "c", 0 0, L_0x7fc7461ad080;  1 drivers
v0x7fc74564c5a0_0 .net "s", 0 0, L_0x7fc7461ad010;  1 drivers
S_0x7fc74564a090 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc74564f1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c5fd10 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc745643830_0 .net "a", 1 0, L_0x7fc7461b6130;  1 drivers
v0x7fc7456435d0_0 .net "b", 1 0, L_0x7fc7461b2900;  1 drivers
v0x7fc745643660_0 .net "c", 3 0, L_0x7fc7461b6ce0;  alias, 1 drivers
v0x7fc745643400_0 .net "temp", 3 0, L_0x7fc746194d30;  1 drivers
L_0x7fc74619bf60 .part L_0x7fc7461b6130, 0, 1;
L_0x7fc74619b8e0 .part L_0x7fc7461b2900, 0, 1;
L_0x7fc7461a42a0 .part L_0x7fc7461b6130, 1, 1;
L_0x7fc7461a23b0 .part L_0x7fc7461b2900, 0, 1;
L_0x7fc74619a1a0 .part L_0x7fc7461b6130, 0, 1;
L_0x7fc74619a240 .part L_0x7fc7461b2900, 1, 1;
L_0x7fc74619a700 .part L_0x7fc7461b6130, 1, 1;
L_0x7fc746199320 .part L_0x7fc7461b2900, 1, 1;
L_0x7fc746195fd0 .part L_0x7fc746194d30, 0, 1;
L_0x7fc746194c90 .part L_0x7fc746194d30, 1, 1;
L_0x7fc746194d30 .concat8 [ 1 1 1 1], L_0x7fc74619f6d0, L_0x7fc74619f780, L_0x7fc746198360, L_0x7fc746195c10;
L_0x7fc7461bc940 .part L_0x7fc746194d30, 2, 1;
L_0x7fc7461b64d0 .part L_0x7fc746194d30, 3, 1;
L_0x7fc7461b6ce0 .concat8 [ 1 1 1 1], L_0x7fc74619b980, L_0x7fc746195ba0, L_0x7fc7461bc130, L_0x7fc7461bc1a0;
S_0x7fc745649ec0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74564a090;
 .timescale -9 -12;
L_0x7fc74619b980 .functor AND 1, L_0x7fc74619bf60, L_0x7fc74619b8e0, C4<1>, C4<1>;
L_0x7fc74619f6d0 .functor AND 1, L_0x7fc7461a42a0, L_0x7fc7461a23b0, C4<1>, C4<1>;
L_0x7fc74619f780 .functor AND 1, L_0x7fc74619a1a0, L_0x7fc74619a240, C4<1>, C4<1>;
L_0x7fc746198360 .functor AND 1, L_0x7fc74619a700, L_0x7fc746199320, C4<1>, C4<1>;
v0x7fc745644310_0 .net *"_ivl_0", 0 0, L_0x7fc74619bf60;  1 drivers
v0x7fc7456440b0_0 .net *"_ivl_1", 0 0, L_0x7fc74619b8e0;  1 drivers
v0x7fc745644140_0 .net *"_ivl_10", 0 0, L_0x7fc74619f780;  1 drivers
v0x7fc745643ee0_0 .net *"_ivl_12", 0 0, L_0x7fc74619a700;  1 drivers
v0x7fc745643f70_0 .net *"_ivl_13", 0 0, L_0x7fc746199320;  1 drivers
v0x7fc745643d10_0 .net *"_ivl_14", 0 0, L_0x7fc746198360;  1 drivers
v0x7fc745643da0_0 .net *"_ivl_2", 0 0, L_0x7fc74619b980;  1 drivers
v0x7fc745643b40_0 .net *"_ivl_4", 0 0, L_0x7fc7461a42a0;  1 drivers
v0x7fc745643bd0_0 .net *"_ivl_5", 0 0, L_0x7fc7461a23b0;  1 drivers
v0x7fc745643970_0 .net *"_ivl_6", 0 0, L_0x7fc74619f6d0;  1 drivers
v0x7fc745643a00_0 .net *"_ivl_8", 0 0, L_0x7fc74619a1a0;  1 drivers
v0x7fc7456437a0_0 .net *"_ivl_9", 0 0, L_0x7fc74619a240;  1 drivers
S_0x7fc745649cf0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745649ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746195ba0 .functor XOR 1, L_0x7fc746195fd0, L_0x7fc746194c90, C4<0>, C4<0>;
L_0x7fc746195c10 .functor AND 1, L_0x7fc746195fd0, L_0x7fc746194c90, C4<1>, C4<1>;
v0x7fc74564a2f0_0 .net "a", 0 0, L_0x7fc746195fd0;  1 drivers
v0x7fc745647d90_0 .net "b", 0 0, L_0x7fc746194c90;  1 drivers
v0x7fc745647e20_0 .net "c", 0 0, L_0x7fc746195c10;  1 drivers
v0x7fc7456477e0_0 .net "s", 0 0, L_0x7fc746195ba0;  1 drivers
S_0x7fc745647610 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745649ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7461bc130 .functor XOR 1, L_0x7fc7461bc940, L_0x7fc7461b64d0, C4<0>, C4<0>;
L_0x7fc7461bc1a0 .functor AND 1, L_0x7fc7461bc940, L_0x7fc7461b64d0, C4<1>, C4<1>;
v0x7fc745647870_0 .net "a", 0 0, L_0x7fc7461bc940;  1 drivers
v0x7fc745647440_0 .net "b", 0 0, L_0x7fc7461b64d0;  1 drivers
v0x7fc7456474d0_0 .net "c", 0 0, L_0x7fc7461bc1a0;  1 drivers
v0x7fc745644280_0 .net "s", 0 0, L_0x7fc7461bc130;  1 drivers
S_0x7fc74563e2a0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc7456f6270;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x7fc746c210c0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000001000>;
v0x7fc746c6db90_0 .net "a", 7 0, L_0x7fc7465e0330;  1 drivers
v0x7fc746c51e30_0 .net "b", 7 0, L_0x7fc7465dffb0;  1 drivers
v0x7fc746c51ec0_0 .net "c", 15 0, L_0x7fc7465e11d0;  alias, 1 drivers
v0x7fc746c51f50_0 .net "concat1", 7 0, L_0x7fc7465eca70;  1 drivers
v0x7fc746c51fe0_0 .net "concat2", 11 0, L_0x7fc7465e74e0;  1 drivers
v0x7fc746c52070_0 .net "concat3", 11 0, L_0x7fc7465e7160;  1 drivers
v0x7fc746c362d0_0 .net "concat4", 11 0, L_0x7fc7465e5f40;  1 drivers
v0x7fc746c36360_0 .net "mul_00", 7 0, L_0x7fc746b9d2e0;  1 drivers
v0x7fc746c363f0_0 .net "mul_01", 7 0, L_0x7fc746ba9540;  1 drivers
v0x7fc746c36480_0 .net "mul_10", 7 0, L_0x7fc746ba33f0;  1 drivers
v0x7fc746c36510_0 .net "mul_11", 7 0, L_0x7fc7465ed430;  1 drivers
v0x7fc746c16b10_0 .net "sum_temp1", 7 0, L_0x7fc7465eb480;  1 drivers
v0x7fc746c16ba0_0 .net "sum_temp2", 11 0, L_0x7fc7465e62c0;  1 drivers
v0x7fc746c16c30_0 .net "sum_temp3", 11 0, L_0x7fc7465e6b20;  1 drivers
L_0x7fc746b9d4b0 .part L_0x7fc7465e0330, 0, 4;
L_0x7fc746b9d550 .part L_0x7fc7465dffb0, 0, 4;
L_0x7fc746ba3580 .part L_0x7fc7465e0330, 4, 4;
L_0x7fc746ba3660 .part L_0x7fc7465dffb0, 0, 4;
L_0x7fc746ba96d0 .part L_0x7fc7465e0330, 0, 4;
L_0x7fc746ba9770 .part L_0x7fc7465dffb0, 4, 4;
L_0x7fc7465ed0b0 .part L_0x7fc7465e0330, 4, 4;
L_0x7fc7465ec210 .part L_0x7fc7465dffb0, 4, 4;
L_0x7fc7465ebe90 .part L_0x7fc746b9d2e0, 4, 4;
L_0x7fc7465eb480 .arith/sum 8, L_0x7fc746ba33f0, L_0x7fc7465eca70;
L_0x7fc7465e62c0 .arith/sum 12, L_0x7fc7465e74e0, L_0x7fc7465e7160;
L_0x7fc7465e6b20 .arith/sum 12, L_0x7fc7465e5f40, L_0x7fc7465e62c0;
L_0x7fc7465e1550 .part L_0x7fc746b9d2e0, 0, 4;
L_0x7fc7465e11d0 .concat8 [ 4 12 0 0], L_0x7fc7465e1550, L_0x7fc7465e1270;
S_0x7fc74563e0d0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc74563e2a0;
 .timescale -9 -12;
L_0x7fc7465e1270 .functor BUFZ 12, L_0x7fc7465e6b20, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7fc746c89590_0 .net *"_ivl_10", 3 0, L_0x7fc7465ebe90;  1 drivers
L_0x7fc746e015b0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746c89620_0 .net/2u *"_ivl_13", 3 0, L_0x7fc746e015b0;  1 drivers
L_0x7fc746e015f8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746c896b0_0 .net/2u *"_ivl_17", 3 0, L_0x7fc746e015f8;  1 drivers
L_0x7fc746e01640 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746c6d950_0 .net/2u *"_ivl_21", 3 0, L_0x7fc746e01640;  1 drivers
v0x7fc746c6d9e0_0 .net *"_ivl_25", 3 0, L_0x7fc7465e1550;  1 drivers
v0x7fc746c6da70_0 .net *"_ivl_27", 11 0, L_0x7fc7465e1270;  1 drivers
L_0x7fc746e01568 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746c6db00_0 .net/2u *"_ivl_8", 3 0, L_0x7fc746e01568;  1 drivers
L_0x7fc7465eca70 .concat [ 4 4 0 0], L_0x7fc7465ebe90, L_0x7fc746e01568;
L_0x7fc7465e74e0 .concat [ 8 4 0 0], L_0x7fc746ba9540, L_0x7fc746e015b0;
L_0x7fc7465e7160 .concat [ 4 8 0 0], L_0x7fc746e015f8, L_0x7fc7465ed430;
L_0x7fc7465e5f40 .concat [ 8 4 0 0], L_0x7fc7465eb480, L_0x7fc746e01640;
S_0x7fc74563df00 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc74563e0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746c1c340 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc74561ef70_0 .net "a", 3 0, L_0x7fc746b9d4b0;  1 drivers
v0x7fc74561f000_0 .net "b", 3 0, L_0x7fc746b9d550;  1 drivers
v0x7fc74561eda0_0 .net "c", 7 0, L_0x7fc746b9d2e0;  alias, 1 drivers
v0x7fc74561ee30_0 .net "concat1", 3 0, L_0x7fc746b9ca50;  1 drivers
v0x7fc74561ebd0_0 .net "concat2", 5 0, L_0x7fc746b9cc10;  1 drivers
v0x7fc74561ec60_0 .net "concat3", 5 0, L_0x7fc746b9ccf0;  1 drivers
v0x7fc74561ea00_0 .net "concat4", 5 0, L_0x7fc746b9cf50;  1 drivers
v0x7fc74561ea90_0 .net "mul_00", 3 0, L_0x7fc7461231f0;  1 drivers
v0x7fc74561e830_0 .net "mul_01", 3 0, L_0x7fc7466caba0;  1 drivers
v0x7fc74561e8c0_0 .net "mul_10", 3 0, L_0x7fc7466e3920;  1 drivers
v0x7fc74561e660_0 .net "mul_11", 3 0, L_0x7fc746b9c580;  1 drivers
v0x7fc74561e6f0_0 .net "sum_temp1", 3 0, L_0x7fc746b9cb30;  1 drivers
v0x7fc74561e490_0 .net "sum_temp2", 5 0, L_0x7fc746b9cdd0;  1 drivers
v0x7fc74561e520_0 .net "sum_temp3", 5 0, L_0x7fc746b9d030;  1 drivers
L_0x7fc74610c390 .part L_0x7fc746b9d4b0, 0, 2;
L_0x7fc7466efea0 .part L_0x7fc746b9d550, 0, 2;
L_0x7fc7466de300 .part L_0x7fc746b9d4b0, 2, 2;
L_0x7fc7466ddf80 .part L_0x7fc746b9d550, 0, 2;
L_0x7fc7466ca820 .part L_0x7fc746b9d4b0, 0, 2;
L_0x7fc7466c9980 .part L_0x7fc746b9d550, 2, 2;
L_0x7fc746b9c6e0 .part L_0x7fc746b9d4b0, 2, 2;
L_0x7fc746b9c840 .part L_0x7fc746b9d550, 2, 2;
L_0x7fc746b9c960 .part L_0x7fc7461231f0, 2, 2;
L_0x7fc746b9cb30 .arith/sum 4, L_0x7fc7466e3920, L_0x7fc746b9ca50;
L_0x7fc746b9cdd0 .arith/sum 6, L_0x7fc746b9cc10, L_0x7fc746b9ccf0;
L_0x7fc746b9d030 .arith/sum 6, L_0x7fc746b9cf50, L_0x7fc746b9cdd0;
L_0x7fc746b9d150 .part L_0x7fc7461231f0, 0, 2;
L_0x7fc746b9d2e0 .concat8 [ 2 6 0 0], L_0x7fc746b9d150, L_0x7fc746b9d3c0;
S_0x7fc74563bfa0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc74563df00;
 .timescale -9 -12;
L_0x7fc746b9d3c0 .functor BUFZ 6, L_0x7fc746b9d030, C4<000000>, C4<000000>, C4<000000>;
v0x7fc745624270_0 .net *"_ivl_10", 1 0, L_0x7fc746b9c960;  1 drivers
L_0x7fc746e01130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74561f4e0_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e01130;  1 drivers
L_0x7fc746e01178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74561f570_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e01178;  1 drivers
L_0x7fc746e011c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74561f310_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e011c0;  1 drivers
v0x7fc74561f3a0_0 .net *"_ivl_25", 1 0, L_0x7fc746b9d150;  1 drivers
v0x7fc74561f140_0 .net *"_ivl_27", 5 0, L_0x7fc746b9d3c0;  1 drivers
L_0x7fc746e010e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74561f1d0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e010e8;  1 drivers
L_0x7fc746b9ca50 .concat [ 2 2 0 0], L_0x7fc746b9c960, L_0x7fc746e010e8;
L_0x7fc746b9cc10 .concat [ 4 2 0 0], L_0x7fc7466caba0, L_0x7fc746e01130;
L_0x7fc746b9ccf0 .concat [ 2 4 0 0], L_0x7fc746e01178, L_0x7fc746b9c580;
L_0x7fc746b9cf50 .concat [ 4 2 0 0], L_0x7fc746b9cb30, L_0x7fc746e011c0;
S_0x7fc74563b9f0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc74563bfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c1b120 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc745635090_0 .net "a", 1 0, L_0x7fc74610c390;  1 drivers
v0x7fc745634e30_0 .net "b", 1 0, L_0x7fc7466efea0;  1 drivers
v0x7fc745634ec0_0 .net "c", 3 0, L_0x7fc7461231f0;  alias, 1 drivers
v0x7fc745632050_0 .net "temp", 3 0, L_0x7fc74619b550;  1 drivers
L_0x7fc74618a6e0 .part L_0x7fc74610c390, 0, 1;
L_0x7fc7461810e0 .part L_0x7fc7466efea0, 0, 1;
L_0x7fc7461b56a0 .part L_0x7fc74610c390, 1, 1;
L_0x7fc7461b5740 .part L_0x7fc7466efea0, 0, 1;
L_0x7fc7461701c0 .part L_0x7fc74610c390, 0, 1;
L_0x7fc746170260 .part L_0x7fc7466efea0, 1, 1;
L_0x7fc746161d60 .part L_0x7fc74610c390, 1, 1;
L_0x7fc74615dc70 .part L_0x7fc7466efea0, 1, 1;
L_0x7fc7461a5510 .part L_0x7fc74619b550, 0, 1;
L_0x7fc7461a55b0 .part L_0x7fc74619b550, 1, 1;
L_0x7fc74619b550 .concat8 [ 1 1 1 1], L_0x7fc74617bff0, L_0x7fc746161cb0, L_0x7fc746151e80, L_0x7fc746146000;
L_0x7fc74612f1c0 .part L_0x7fc74619b550, 2, 1;
L_0x7fc74612efe0 .part L_0x7fc74619b550, 3, 1;
L_0x7fc7461231f0 .concat8 [ 1 1 1 1], L_0x7fc7461c2570, L_0x7fc746151ef0, L_0x7fc746138750, L_0x7fc7461387c0;
S_0x7fc74563b820 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74563b9f0;
 .timescale -9 -12;
L_0x7fc7461c2570 .functor AND 1, L_0x7fc74618a6e0, L_0x7fc7461810e0, C4<1>, C4<1>;
L_0x7fc74617bff0 .functor AND 1, L_0x7fc7461b56a0, L_0x7fc7461b5740, C4<1>, C4<1>;
L_0x7fc746161cb0 .functor AND 1, L_0x7fc7461701c0, L_0x7fc746170260, C4<1>, C4<1>;
L_0x7fc746151e80 .functor AND 1, L_0x7fc746161d60, L_0x7fc74615dc70, C4<1>, C4<1>;
v0x7fc745636280_0 .net *"_ivl_0", 0 0, L_0x7fc74618a6e0;  1 drivers
v0x7fc745634ae0_0 .net *"_ivl_1", 0 0, L_0x7fc7461810e0;  1 drivers
v0x7fc745634b70_0 .net *"_ivl_10", 0 0, L_0x7fc746161cb0;  1 drivers
v0x7fc7456355f0_0 .net *"_ivl_12", 0 0, L_0x7fc746161d60;  1 drivers
v0x7fc745635680_0 .net *"_ivl_13", 0 0, L_0x7fc74615dc70;  1 drivers
v0x7fc745635d80_0 .net *"_ivl_14", 0 0, L_0x7fc746151e80;  1 drivers
v0x7fc745635e10_0 .net *"_ivl_2", 0 0, L_0x7fc7461c2570;  1 drivers
v0x7fc745635bc0_0 .net *"_ivl_4", 0 0, L_0x7fc7461b56a0;  1 drivers
v0x7fc745635c50_0 .net *"_ivl_5", 0 0, L_0x7fc7461b5740;  1 drivers
v0x7fc7456351d0_0 .net *"_ivl_6", 0 0, L_0x7fc74617bff0;  1 drivers
v0x7fc745635260_0 .net *"_ivl_8", 0 0, L_0x7fc7461701c0;  1 drivers
v0x7fc745635000_0 .net *"_ivl_9", 0 0, L_0x7fc746170260;  1 drivers
S_0x7fc74563b650 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74563b820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746151ef0 .functor XOR 1, L_0x7fc7461a5510, L_0x7fc7461a55b0, C4<0>, C4<0>;
L_0x7fc746146000 .functor AND 1, L_0x7fc7461a5510, L_0x7fc7461a55b0, C4<1>, C4<1>;
v0x7fc74563e500_0 .net "a", 0 0, L_0x7fc7461a5510;  1 drivers
v0x7fc745636930_0 .net "b", 0 0, L_0x7fc7461a55b0;  1 drivers
v0x7fc7456369c0_0 .net "c", 0 0, L_0x7fc746146000;  1 drivers
v0x7fc745636760_0 .net "s", 0 0, L_0x7fc746151ef0;  1 drivers
S_0x7fc745636590 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74563b820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746138750 .functor XOR 1, L_0x7fc74612f1c0, L_0x7fc74612efe0, C4<0>, C4<0>;
L_0x7fc7461387c0 .functor AND 1, L_0x7fc74612f1c0, L_0x7fc74612efe0, C4<1>, C4<1>;
v0x7fc7456367f0_0 .net "a", 0 0, L_0x7fc74612f1c0;  1 drivers
v0x7fc7456363c0_0 .net "b", 0 0, L_0x7fc74612efe0;  1 drivers
v0x7fc745636450_0 .net "c", 0 0, L_0x7fc7461387c0;  1 drivers
v0x7fc7456361f0_0 .net "s", 0 0, L_0x7fc746138750;  1 drivers
S_0x7fc745631e80 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc74563bfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c067c0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc74562c930_0 .net "a", 1 0, L_0x7fc7466de300;  1 drivers
v0x7fc74562c6d0_0 .net "b", 1 0, L_0x7fc7466ddf80;  1 drivers
v0x7fc74562c760_0 .net "c", 3 0, L_0x7fc7466e3920;  alias, 1 drivers
v0x7fc74562c500_0 .net "temp", 3 0, L_0x7fc7466e3f60;  1 drivers
L_0x7fc7466ef000 .part L_0x7fc7466de300, 0, 1;
L_0x7fc7466eec80 .part L_0x7fc7466ddf80, 0, 1;
L_0x7fc7466ef860 .part L_0x7fc7466de300, 1, 1;
L_0x7fc7466ea280 .part L_0x7fc7466ddf80, 0, 1;
L_0x7fc7466e9f00 .part L_0x7fc7466de300, 0, 1;
L_0x7fc7466e9060 .part L_0x7fc7466ddf80, 1, 1;
L_0x7fc7466e8ce0 .part L_0x7fc7466de300, 1, 1;
L_0x7fc7466e98c0 .part L_0x7fc7466ddf80, 1, 1;
L_0x7fc7466e82d0 .part L_0x7fc7466e3f60, 0, 1;
L_0x7fc7466e42e0 .part L_0x7fc7466e3f60, 1, 1;
L_0x7fc7466e3f60 .concat8 [ 1 1 1 1], L_0x7fc745483570, L_0x7fc745477780, L_0x7fc74546cdf0, L_0x7fc7466e8d80;
L_0x7fc7466e30c0 .part L_0x7fc7466e3f60, 2, 1;
L_0x7fc7466e2d40 .part L_0x7fc7466e3f60, 3, 1;
L_0x7fc7466e3920 .concat8 [ 1 1 1 1], L_0x7fc74548f360, L_0x7fc7466e9960, L_0x7fc7466e4000, L_0x7fc7466e4380;
S_0x7fc745631cb0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745631e80;
 .timescale -9 -12;
L_0x7fc74548f360 .functor AND 1, L_0x7fc7466ef000, L_0x7fc7466eec80, C4<1>, C4<1>;
L_0x7fc745483570 .functor AND 1, L_0x7fc7466ef860, L_0x7fc7466ea280, C4<1>, C4<1>;
L_0x7fc745477780 .functor AND 1, L_0x7fc7466e9f00, L_0x7fc7466e9060, C4<1>, C4<1>;
L_0x7fc74546cdf0 .functor AND 1, L_0x7fc7466e8ce0, L_0x7fc7466e98c0, C4<1>, C4<1>;
v0x7fc745630400_0 .net *"_ivl_0", 0 0, L_0x7fc7466ef000;  1 drivers
v0x7fc7456301a0_0 .net *"_ivl_1", 0 0, L_0x7fc7466eec80;  1 drivers
v0x7fc745630230_0 .net *"_ivl_10", 0 0, L_0x7fc745477780;  1 drivers
v0x7fc74562ffd0_0 .net *"_ivl_12", 0 0, L_0x7fc7466e8ce0;  1 drivers
v0x7fc745630060_0 .net *"_ivl_13", 0 0, L_0x7fc7466e98c0;  1 drivers
v0x7fc74562ce10_0 .net *"_ivl_14", 0 0, L_0x7fc74546cdf0;  1 drivers
v0x7fc74562cea0_0 .net *"_ivl_2", 0 0, L_0x7fc74548f360;  1 drivers
v0x7fc74562cc40_0 .net *"_ivl_4", 0 0, L_0x7fc7466ef860;  1 drivers
v0x7fc74562ccd0_0 .net *"_ivl_5", 0 0, L_0x7fc7466ea280;  1 drivers
v0x7fc74562ca70_0 .net *"_ivl_6", 0 0, L_0x7fc745483570;  1 drivers
v0x7fc74562cb00_0 .net *"_ivl_8", 0 0, L_0x7fc7466e9f00;  1 drivers
v0x7fc74562c8a0_0 .net *"_ivl_9", 0 0, L_0x7fc7466e9060;  1 drivers
S_0x7fc745631ae0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745631cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7466e9960 .functor XOR 1, L_0x7fc7466e82d0, L_0x7fc7466e42e0, C4<0>, C4<0>;
L_0x7fc7466e8d80 .functor AND 1, L_0x7fc7466e82d0, L_0x7fc7466e42e0, C4<1>, C4<1>;
v0x7fc7456320e0_0 .net "a", 0 0, L_0x7fc7466e82d0;  1 drivers
v0x7fc745631910_0 .net "b", 0 0, L_0x7fc7466e42e0;  1 drivers
v0x7fc7456319a0_0 .net "c", 0 0, L_0x7fc7466e8d80;  1 drivers
v0x7fc745631740_0 .net "s", 0 0, L_0x7fc7466e9960;  1 drivers
S_0x7fc745631570 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745631cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7466e4000 .functor XOR 1, L_0x7fc7466e30c0, L_0x7fc7466e2d40, C4<0>, C4<0>;
L_0x7fc7466e4380 .functor AND 1, L_0x7fc7466e30c0, L_0x7fc7466e2d40, C4<1>, C4<1>;
v0x7fc7456317d0_0 .net "a", 0 0, L_0x7fc7466e30c0;  1 drivers
v0x7fc745630920_0 .net "b", 0 0, L_0x7fc7466e2d40;  1 drivers
v0x7fc7456309b0_0 .net "c", 0 0, L_0x7fc7466e4380;  1 drivers
v0x7fc745630370_0 .net "s", 0 0, L_0x7fc7466e4000;  1 drivers
S_0x7fc74562c330 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc74563bfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc74562cd60 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc745629770_0 .net "a", 1 0, L_0x7fc7466ca820;  1 drivers
v0x7fc745629510_0 .net "b", 1 0, L_0x7fc7466c9980;  1 drivers
v0x7fc7456295a0_0 .net "c", 3 0, L_0x7fc7466caba0;  alias, 1 drivers
v0x7fc745629340_0 .net "temp", 3 0, L_0x7fc7466cf920;  1 drivers
L_0x7fc7466dd0e0 .part L_0x7fc7466ca820, 0, 1;
L_0x7fc7466dcd60 .part L_0x7fc7466c9980, 0, 1;
L_0x7fc7466dd940 .part L_0x7fc7466ca820, 1, 1;
L_0x7fc7466d7a60 .part L_0x7fc7466c9980, 0, 1;
L_0x7fc7466b97e0 .part L_0x7fc7466ca820, 0, 1;
L_0x7fc746681c80 .part L_0x7fc7466c9980, 1, 1;
L_0x7fc7466d12e0 .part L_0x7fc7466ca820, 1, 1;
L_0x7fc7466c54d0 .part L_0x7fc7466c9980, 1, 1;
L_0x7fc7466d0b40 .part L_0x7fc7466cf920, 0, 1;
L_0x7fc7466d07c0 .part L_0x7fc7466cf920, 1, 1;
L_0x7fc7466cf920 .concat8 [ 1 1 1 1], L_0x7fc7466d7b00, L_0x7fc746681d20, L_0x7fc7466c5570, L_0x7fc7466b9880;
L_0x7fc7466cf5a0 .part L_0x7fc7466cf920, 2, 1;
L_0x7fc7466d0180 .part L_0x7fc7466cf920, 3, 1;
L_0x7fc7466caba0 .concat8 [ 1 1 1 1], L_0x7fc7466dce00, L_0x7fc7466d1380, L_0x7fc7466cf9c0, L_0x7fc7466d0860;
S_0x7fc74562c160 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74562c330;
 .timescale -9 -12;
L_0x7fc7466dce00 .functor AND 1, L_0x7fc7466dd0e0, L_0x7fc7466dcd60, C4<1>, C4<1>;
L_0x7fc7466d7b00 .functor AND 1, L_0x7fc7466dd940, L_0x7fc7466d7a60, C4<1>, C4<1>;
L_0x7fc746681d20 .functor AND 1, L_0x7fc7466b97e0, L_0x7fc746681c80, C4<1>, C4<1>;
L_0x7fc7466c5570 .functor AND 1, L_0x7fc7466d12e0, L_0x7fc7466c54d0, C4<1>, C4<1>;
v0x7fc74562a250_0 .net *"_ivl_0", 0 0, L_0x7fc7466dd0e0;  1 drivers
v0x7fc745629ff0_0 .net *"_ivl_1", 0 0, L_0x7fc7466dcd60;  1 drivers
v0x7fc74562a080_0 .net *"_ivl_10", 0 0, L_0x7fc746681d20;  1 drivers
v0x7fc745629e20_0 .net *"_ivl_12", 0 0, L_0x7fc7466d12e0;  1 drivers
v0x7fc745629eb0_0 .net *"_ivl_13", 0 0, L_0x7fc7466c54d0;  1 drivers
v0x7fc745629c50_0 .net *"_ivl_14", 0 0, L_0x7fc7466c5570;  1 drivers
v0x7fc745629ce0_0 .net *"_ivl_2", 0 0, L_0x7fc7466dce00;  1 drivers
v0x7fc745629a80_0 .net *"_ivl_4", 0 0, L_0x7fc7466dd940;  1 drivers
v0x7fc745629b10_0 .net *"_ivl_5", 0 0, L_0x7fc7466d7a60;  1 drivers
v0x7fc7456298b0_0 .net *"_ivl_6", 0 0, L_0x7fc7466d7b00;  1 drivers
v0x7fc745629940_0 .net *"_ivl_8", 0 0, L_0x7fc7466b97e0;  1 drivers
v0x7fc7456296e0_0 .net *"_ivl_9", 0 0, L_0x7fc746681c80;  1 drivers
S_0x7fc74562bf90 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74562c160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7466d1380 .functor XOR 1, L_0x7fc7466d0b40, L_0x7fc7466d07c0, C4<0>, C4<0>;
L_0x7fc7466b9880 .functor AND 1, L_0x7fc7466d0b40, L_0x7fc7466d07c0, C4<1>, C4<1>;
v0x7fc74562c590_0 .net "a", 0 0, L_0x7fc7466d0b40;  1 drivers
v0x7fc74562bdc0_0 .net "b", 0 0, L_0x7fc7466d07c0;  1 drivers
v0x7fc74562be50_0 .net "c", 0 0, L_0x7fc7466b9880;  1 drivers
v0x7fc74562bbf0_0 .net "s", 0 0, L_0x7fc7466d1380;  1 drivers
S_0x7fc74562a560 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74562c160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7466cf9c0 .functor XOR 1, L_0x7fc7466cf5a0, L_0x7fc7466d0180, C4<0>, C4<0>;
L_0x7fc7466d0860 .functor AND 1, L_0x7fc7466cf5a0, L_0x7fc7466d0180, C4<1>, C4<1>;
v0x7fc74562bc80_0 .net "a", 0 0, L_0x7fc7466cf5a0;  1 drivers
v0x7fc74562a390_0 .net "b", 0 0, L_0x7fc7466d0180;  1 drivers
v0x7fc74562a420_0 .net "c", 0 0, L_0x7fc7466d0860;  1 drivers
v0x7fc74562a1c0_0 .net "s", 0 0, L_0x7fc7466cf9c0;  1 drivers
S_0x7fc745627cb0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc74563bfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc745629ba0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc745624600_0 .net "a", 1 0, L_0x7fc746b9c6e0;  1 drivers
v0x7fc7456243b0_0 .net "b", 1 0, L_0x7fc746b9c840;  1 drivers
v0x7fc745624440_0 .net "c", 3 0, L_0x7fc746b9c580;  alias, 1 drivers
v0x7fc7456241e0_0 .net "temp", 3 0, L_0x7fc746b9c030;  1 drivers
L_0x7fc7466c9600 .part L_0x7fc746b9c6e0, 0, 1;
L_0x7fc7466ca1e0 .part L_0x7fc746b9c840, 0, 1;
L_0x7fc7466c8bf0 .part L_0x7fc746b9c6e0, 1, 1;
L_0x7fc7466c4c00 .part L_0x7fc746b9c840, 0, 1;
L_0x7fc746b9b8e0 .part L_0x7fc746b9c6e0, 0, 1;
L_0x7fc746b9b980 .part L_0x7fc746b9c840, 1, 1;
L_0x7fc746b9ba90 .part L_0x7fc746b9c6e0, 1, 1;
L_0x7fc746b9bbb0 .part L_0x7fc746b9c840, 1, 1;
L_0x7fc746b9bea0 .part L_0x7fc746b9c030, 0, 1;
L_0x7fc746b9bf90 .part L_0x7fc746b9c030, 1, 1;
L_0x7fc746b9c030 .concat8 [ 1 1 1 1], L_0x7fc7466c4ca0, L_0x7fc746b9ba20, L_0x7fc746b9bcd0, L_0x7fc746b9bdb0;
L_0x7fc746b9c350 .part L_0x7fc746b9c030, 2, 1;
L_0x7fc746b9c470 .part L_0x7fc746b9c030, 3, 1;
L_0x7fc746b9c580 .concat8 [ 1 1 1 1], L_0x7fc7466ca280, L_0x7fc746b9bd40, L_0x7fc746b9c230, L_0x7fc746b9c2a0;
S_0x7fc745627ae0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745627cb0;
 .timescale -9 -12;
L_0x7fc7466ca280 .functor AND 1, L_0x7fc7466c9600, L_0x7fc7466ca1e0, C4<1>, C4<1>;
L_0x7fc7466c4ca0 .functor AND 1, L_0x7fc7466c8bf0, L_0x7fc7466c4c00, C4<1>, C4<1>;
L_0x7fc746b9ba20 .functor AND 1, L_0x7fc746b9b8e0, L_0x7fc746b9b980, C4<1>, C4<1>;
L_0x7fc746b9bcd0 .functor AND 1, L_0x7fc746b9ba90, L_0x7fc746b9bbb0, C4<1>, C4<1>;
v0x7fc745627090_0 .net *"_ivl_0", 0 0, L_0x7fc7466c9600;  1 drivers
v0x7fc745626e30_0 .net *"_ivl_1", 0 0, L_0x7fc7466ca1e0;  1 drivers
v0x7fc745626ec0_0 .net *"_ivl_10", 0 0, L_0x7fc746b9ba20;  1 drivers
v0x7fc745626c60_0 .net *"_ivl_12", 0 0, L_0x7fc746b9ba90;  1 drivers
v0x7fc745626cf0_0 .net *"_ivl_13", 0 0, L_0x7fc746b9bbb0;  1 drivers
v0x7fc745626a90_0 .net *"_ivl_14", 0 0, L_0x7fc746b9bcd0;  1 drivers
v0x7fc745626b20_0 .net *"_ivl_2", 0 0, L_0x7fc7466ca280;  1 drivers
v0x7fc745624950_0 .net *"_ivl_4", 0 0, L_0x7fc7466c8bf0;  1 drivers
v0x7fc7456249e0_0 .net *"_ivl_5", 0 0, L_0x7fc7466c4c00;  1 drivers
v0x7fc745624f70_0 .net *"_ivl_6", 0 0, L_0x7fc7466c4ca0;  1 drivers
v0x7fc745625000_0 .net *"_ivl_8", 0 0, L_0x7fc746b9b8e0;  1 drivers
v0x7fc745624570_0 .net *"_ivl_9", 0 0, L_0x7fc746b9b980;  1 drivers
S_0x7fc745627910 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745627ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746b9bd40 .functor XOR 1, L_0x7fc746b9bea0, L_0x7fc746b9bf90, C4<0>, C4<0>;
L_0x7fc746b9bdb0 .functor AND 1, L_0x7fc746b9bea0, L_0x7fc746b9bf90, C4<1>, C4<1>;
v0x7fc7456293d0_0 .net "a", 0 0, L_0x7fc746b9bea0;  1 drivers
v0x7fc745627740_0 .net "b", 0 0, L_0x7fc746b9bf90;  1 drivers
v0x7fc7456277d0_0 .net "c", 0 0, L_0x7fc746b9bdb0;  1 drivers
v0x7fc745627570_0 .net "s", 0 0, L_0x7fc746b9bd40;  1 drivers
S_0x7fc7456273a0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745627ae0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746b9c230 .functor XOR 1, L_0x7fc746b9c350, L_0x7fc746b9c470, C4<0>, C4<0>;
L_0x7fc746b9c2a0 .functor AND 1, L_0x7fc746b9c350, L_0x7fc746b9c470, C4<1>, C4<1>;
v0x7fc745627600_0 .net "a", 0 0, L_0x7fc746b9c350;  1 drivers
v0x7fc7456271d0_0 .net "b", 0 0, L_0x7fc746b9c470;  1 drivers
v0x7fc745627260_0 .net "c", 0 0, L_0x7fc746b9c2a0;  1 drivers
v0x7fc745627000_0 .net "s", 0 0, L_0x7fc746b9c230;  1 drivers
S_0x7fc74561e2c0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc74563e0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc74561e950 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746caf1b0_0 .net "a", 3 0, L_0x7fc746ba3580;  1 drivers
v0x7fc746caf240_0 .net "b", 3 0, L_0x7fc746ba3660;  1 drivers
v0x7fc746c8f9a0_0 .net "c", 7 0, L_0x7fc746ba33f0;  alias, 1 drivers
v0x7fc746c8fa30_0 .net "concat1", 3 0, L_0x7fc746ba2ba0;  1 drivers
v0x7fc746c8fac0_0 .net "concat2", 5 0, L_0x7fc746ba2d20;  1 drivers
v0x7fc746c73e80_0 .net "concat3", 5 0, L_0x7fc746ba2e00;  1 drivers
v0x7fc746c73f10_0 .net "concat4", 5 0, L_0x7fc746ba3060;  1 drivers
v0x7fc746c73fa0_0 .net "mul_00", 3 0, L_0x7fc746b9e830;  1 drivers
v0x7fc746c58360_0 .net "mul_01", 3 0, L_0x7fc746ba1270;  1 drivers
v0x7fc746c583f0_0 .net "mul_10", 3 0, L_0x7fc746b9fd10;  1 drivers
v0x7fc746c58480_0 .net "mul_11", 3 0, L_0x7fc746ba2710;  1 drivers
v0x7fc746c3c800_0 .net "sum_temp1", 3 0, L_0x7fc746ba2c40;  1 drivers
v0x7fc746c3c890_0 .net "sum_temp2", 5 0, L_0x7fc746ba2ee0;  1 drivers
v0x7fc746c3c920_0 .net "sum_temp3", 5 0, L_0x7fc746ba3140;  1 drivers
L_0x7fc746b9e990 .part L_0x7fc746ba3580, 0, 2;
L_0x7fc746b9ea30 .part L_0x7fc746ba3660, 0, 2;
L_0x7fc746b9fe70 .part L_0x7fc746ba3580, 2, 2;
L_0x7fc746b9ff50 .part L_0x7fc746ba3660, 0, 2;
L_0x7fc746ba1390 .part L_0x7fc746ba3580, 0, 2;
L_0x7fc746ba1430 .part L_0x7fc746ba3660, 2, 2;
L_0x7fc746ba2870 .part L_0x7fc746ba3580, 2, 2;
L_0x7fc746ba2990 .part L_0x7fc746ba3660, 2, 2;
L_0x7fc746ba2ab0 .part L_0x7fc746b9e830, 2, 2;
L_0x7fc746ba2c40 .arith/sum 4, L_0x7fc746b9fd10, L_0x7fc746ba2ba0;
L_0x7fc746ba2ee0 .arith/sum 6, L_0x7fc746ba2d20, L_0x7fc746ba2e00;
L_0x7fc746ba3140 .arith/sum 6, L_0x7fc746ba3060, L_0x7fc746ba2ee0;
L_0x7fc746ba3260 .part L_0x7fc746b9e830, 0, 2;
L_0x7fc746ba33f0 .concat8 [ 2 6 0 0], L_0x7fc746ba3260, L_0x7fc746ba3490;
S_0x7fc74561cc30 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc74561e2c0;
 .timescale -9 -12;
L_0x7fc746ba3490 .functor BUFZ 6, L_0x7fc746ba3140, C4<000000>, C4<000000>, C4<000000>;
v0x7fc74690c3d0_0 .net *"_ivl_10", 1 0, L_0x7fc746ba2ab0;  1 drivers
L_0x7fc746e01250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74690c460_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e01250;  1 drivers
L_0x7fc746e01298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74690c4f0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e01298;  1 drivers
L_0x7fc746e012e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746cb2f80_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e012e0;  1 drivers
v0x7fc746cb3010_0 .net *"_ivl_25", 1 0, L_0x7fc746ba3260;  1 drivers
v0x7fc746cb30a0_0 .net *"_ivl_27", 5 0, L_0x7fc746ba3490;  1 drivers
L_0x7fc746e01208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746caf120_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e01208;  1 drivers
L_0x7fc746ba2ba0 .concat [ 2 2 0 0], L_0x7fc746ba2ab0, L_0x7fc746e01208;
L_0x7fc746ba2d20 .concat [ 4 2 0 0], L_0x7fc746ba1270, L_0x7fc746e01250;
L_0x7fc746ba2e00 .concat [ 2 4 0 0], L_0x7fc746e01298, L_0x7fc746ba2710;
L_0x7fc746ba3060 .concat [ 4 2 0 0], L_0x7fc746ba2c40, L_0x7fc746e012e0;
S_0x7fc74561ca60 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc74561cc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc745626f50 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc745619c40_0 .net "a", 1 0, L_0x7fc746b9e990;  1 drivers
v0x7fc745619cd0_0 .net "b", 1 0, L_0x7fc746b9ea30;  1 drivers
v0x7fc745619a70_0 .net "c", 3 0, L_0x7fc746b9e830;  alias, 1 drivers
v0x7fc745619b00_0 .net "temp", 3 0, L_0x7fc746b9e2e0;  1 drivers
L_0x7fc746b9d5f0 .part L_0x7fc746b9e990, 0, 1;
L_0x7fc746b9d690 .part L_0x7fc746b9ea30, 0, 1;
L_0x7fc746b9d820 .part L_0x7fc746b9e990, 1, 1;
L_0x7fc746b9d900 .part L_0x7fc746b9ea30, 0, 1;
L_0x7fc746b9dad0 .part L_0x7fc746b9e990, 0, 1;
L_0x7fc746b9db70 .part L_0x7fc746b9ea30, 1, 1;
L_0x7fc746b9dd00 .part L_0x7fc746b9e990, 1, 1;
L_0x7fc746b9de20 .part L_0x7fc746b9ea30, 1, 1;
L_0x7fc746b9e150 .part L_0x7fc746b9e2e0, 0, 1;
L_0x7fc746b9e240 .part L_0x7fc746b9e2e0, 1, 1;
L_0x7fc746b9e2e0 .concat8 [ 1 1 1 1], L_0x7fc746b9d9e0, L_0x7fc746b9dc10, L_0x7fc746b9df40, L_0x7fc746b9e060;
L_0x7fc746b9e600 .part L_0x7fc746b9e2e0, 2, 1;
L_0x7fc746b9e720 .part L_0x7fc746b9e2e0, 3, 1;
L_0x7fc746b9e830 .concat8 [ 1 1 1 1], L_0x7fc746b9d730, L_0x7fc746b9dff0, L_0x7fc746b9e4e0, L_0x7fc746b9e550;
S_0x7fc74561c890 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74561ca60;
 .timescale -9 -12;
L_0x7fc746b9d730 .functor AND 1, L_0x7fc746b9d5f0, L_0x7fc746b9d690, C4<1>, C4<1>;
L_0x7fc746b9d9e0 .functor AND 1, L_0x7fc746b9d820, L_0x7fc746b9d900, C4<1>, C4<1>;
L_0x7fc746b9dc10 .functor AND 1, L_0x7fc746b9dad0, L_0x7fc746b9db70, C4<1>, C4<1>;
L_0x7fc746b9df40 .functor AND 1, L_0x7fc746b9dd00, L_0x7fc746b9de20, C4<1>, C4<1>;
v0x7fc74561bbe0_0 .net *"_ivl_0", 0 0, L_0x7fc746b9d5f0;  1 drivers
v0x7fc74561bc70_0 .net *"_ivl_1", 0 0, L_0x7fc746b9d690;  1 drivers
v0x7fc74561ba10_0 .net *"_ivl_10", 0 0, L_0x7fc746b9dc10;  1 drivers
v0x7fc74561baa0_0 .net *"_ivl_12", 0 0, L_0x7fc746b9dd00;  1 drivers
v0x7fc74561a380_0 .net *"_ivl_13", 0 0, L_0x7fc746b9de20;  1 drivers
v0x7fc74561a410_0 .net *"_ivl_14", 0 0, L_0x7fc746b9df40;  1 drivers
v0x7fc74561a1b0_0 .net *"_ivl_2", 0 0, L_0x7fc746b9d730;  1 drivers
v0x7fc74561a240_0 .net *"_ivl_4", 0 0, L_0x7fc746b9d820;  1 drivers
v0x7fc745619fe0_0 .net *"_ivl_5", 0 0, L_0x7fc746b9d900;  1 drivers
v0x7fc74561a070_0 .net *"_ivl_6", 0 0, L_0x7fc746b9d9e0;  1 drivers
v0x7fc745619e10_0 .net *"_ivl_8", 0 0, L_0x7fc746b9dad0;  1 drivers
v0x7fc745619ea0_0 .net *"_ivl_9", 0 0, L_0x7fc746b9db70;  1 drivers
S_0x7fc74561c6c0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74561c890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746b9dff0 .functor XOR 1, L_0x7fc746b9e150, L_0x7fc746b9e240, C4<0>, C4<0>;
L_0x7fc746b9e060 .functor AND 1, L_0x7fc746b9e150, L_0x7fc746b9e240, C4<1>, C4<1>;
v0x7fc74561c4f0_0 .net "a", 0 0, L_0x7fc746b9e150;  1 drivers
v0x7fc74561c580_0 .net "b", 0 0, L_0x7fc746b9e240;  1 drivers
v0x7fc74561c320_0 .net "c", 0 0, L_0x7fc746b9e060;  1 drivers
v0x7fc74561c3b0_0 .net "s", 0 0, L_0x7fc746b9dff0;  1 drivers
S_0x7fc74561c150 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74561c890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746b9e4e0 .functor XOR 1, L_0x7fc746b9e600, L_0x7fc746b9e720, C4<0>, C4<0>;
L_0x7fc746b9e550 .functor AND 1, L_0x7fc746b9e600, L_0x7fc746b9e720, C4<1>, C4<1>;
v0x7fc74561bf80_0 .net "a", 0 0, L_0x7fc746b9e600;  1 drivers
v0x7fc74561c010_0 .net "b", 0 0, L_0x7fc746b9e720;  1 drivers
v0x7fc74561bdb0_0 .net "c", 0 0, L_0x7fc746b9e550;  1 drivers
v0x7fc74561be40_0 .net "s", 0 0, L_0x7fc746b9e4e0;  1 drivers
S_0x7fc7456198a0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc74561cc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc745619bc0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc745624730_0 .net "a", 1 0, L_0x7fc746b9fe70;  1 drivers
v0x7fc7456247c0_0 .net "b", 1 0, L_0x7fc746b9ff50;  1 drivers
v0x7fc745624850_0 .net "c", 3 0, L_0x7fc746b9fd10;  alias, 1 drivers
v0x7fc745616e00_0 .net "temp", 3 0, L_0x7fc746b9f7c0;  1 drivers
L_0x7fc746b9ead0 .part L_0x7fc746b9fe70, 0, 1;
L_0x7fc746b9eb70 .part L_0x7fc746b9ff50, 0, 1;
L_0x7fc746b9ed00 .part L_0x7fc746b9fe70, 1, 1;
L_0x7fc746b9ede0 .part L_0x7fc746b9ff50, 0, 1;
L_0x7fc746b9efb0 .part L_0x7fc746b9fe70, 0, 1;
L_0x7fc746b9f050 .part L_0x7fc746b9ff50, 1, 1;
L_0x7fc746b9f1e0 .part L_0x7fc746b9fe70, 1, 1;
L_0x7fc746b9f300 .part L_0x7fc746b9ff50, 1, 1;
L_0x7fc746b9f630 .part L_0x7fc746b9f7c0, 0, 1;
L_0x7fc746b9f720 .part L_0x7fc746b9f7c0, 1, 1;
L_0x7fc746b9f7c0 .concat8 [ 1 1 1 1], L_0x7fc746b9eec0, L_0x7fc746b9f0f0, L_0x7fc746b9f420, L_0x7fc746b9f540;
L_0x7fc746b9fae0 .part L_0x7fc746b9f7c0, 2, 1;
L_0x7fc746b9fc00 .part L_0x7fc746b9f7c0, 3, 1;
L_0x7fc746b9fd10 .concat8 [ 1 1 1 1], L_0x7fc746b9ec10, L_0x7fc746b9f4d0, L_0x7fc746b9f9c0, L_0x7fc746b9fa30;
S_0x7fc7456196d0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc7456198a0;
 .timescale -9 -12;
L_0x7fc746b9ec10 .functor AND 1, L_0x7fc746b9ead0, L_0x7fc746b9eb70, C4<1>, C4<1>;
L_0x7fc746b9eec0 .functor AND 1, L_0x7fc746b9ed00, L_0x7fc746b9ede0, C4<1>, C4<1>;
L_0x7fc746b9f0f0 .functor AND 1, L_0x7fc746b9efb0, L_0x7fc746b9f050, C4<1>, C4<1>;
L_0x7fc746b9f420 .functor AND 1, L_0x7fc746b9f1e0, L_0x7fc746b9f300, C4<1>, C4<1>;
v0x7fc745616a80_0 .net *"_ivl_0", 0 0, L_0x7fc746b9ead0;  1 drivers
v0x7fc745616b10_0 .net *"_ivl_1", 0 0, L_0x7fc746b9eb70;  1 drivers
v0x7fc7469aac20_0 .net *"_ivl_10", 0 0, L_0x7fc746b9f0f0;  1 drivers
v0x7fc7469aacb0_0 .net *"_ivl_12", 0 0, L_0x7fc746b9f1e0;  1 drivers
v0x7fc7469aa760_0 .net *"_ivl_13", 0 0, L_0x7fc746b9f300;  1 drivers
v0x7fc7469aa7f0_0 .net *"_ivl_14", 0 0, L_0x7fc746b9f420;  1 drivers
v0x7fc745687b40_0 .net *"_ivl_2", 0 0, L_0x7fc746b9ec10;  1 drivers
v0x7fc745687bd0_0 .net *"_ivl_4", 0 0, L_0x7fc746b9ed00;  1 drivers
v0x7fc746935420_0 .net *"_ivl_5", 0 0, L_0x7fc746b9ede0;  1 drivers
v0x7fc7469354b0_0 .net *"_ivl_6", 0 0, L_0x7fc746b9eec0;  1 drivers
v0x7fc746c9ced0_0 .net *"_ivl_8", 0 0, L_0x7fc746b9efb0;  1 drivers
v0x7fc746c9cf60_0 .net *"_ivl_9", 0 0, L_0x7fc746b9f050;  1 drivers
S_0x7fc745619500 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc7456196d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746b9f4d0 .functor XOR 1, L_0x7fc746b9f630, L_0x7fc746b9f720, C4<0>, C4<0>;
L_0x7fc746b9f540 .functor AND 1, L_0x7fc746b9f630, L_0x7fc746b9f720, C4<1>, C4<1>;
v0x7fc745619330_0 .net "a", 0 0, L_0x7fc746b9f630;  1 drivers
v0x7fc7456193c0_0 .net "b", 0 0, L_0x7fc746b9f720;  1 drivers
v0x7fc745619160_0 .net "c", 0 0, L_0x7fc746b9f540;  1 drivers
v0x7fc7456191f0_0 .net "s", 0 0, L_0x7fc746b9f4d0;  1 drivers
S_0x7fc745617020 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc7456196d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746b9f9c0 .functor XOR 1, L_0x7fc746b9fae0, L_0x7fc746b9fc00, C4<0>, C4<0>;
L_0x7fc746b9fa30 .functor AND 1, L_0x7fc746b9fae0, L_0x7fc746b9fc00, C4<1>, C4<1>;
v0x7fc745617640_0 .net "a", 0 0, L_0x7fc746b9fae0;  1 drivers
v0x7fc7456176d0_0 .net "b", 0 0, L_0x7fc746b9fc00;  1 drivers
v0x7fc745616c40_0 .net "c", 0 0, L_0x7fc746b9fa30;  1 drivers
v0x7fc745616cd0_0 .net "s", 0 0, L_0x7fc746b9f9c0;  1 drivers
S_0x7fc745685c60 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc74561cc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7456436f0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7456d0cd0_0 .net "a", 1 0, L_0x7fc746ba1390;  1 drivers
v0x7fc7456d0d60_0 .net "b", 1 0, L_0x7fc746ba1430;  1 drivers
v0x7fc7456d0df0_0 .net "c", 3 0, L_0x7fc746ba1270;  alias, 1 drivers
v0x7fc7456b1510_0 .net "temp", 3 0, L_0x7fc746ba0d20;  1 drivers
L_0x7fc746ba0030 .part L_0x7fc746ba1390, 0, 1;
L_0x7fc746ba00d0 .part L_0x7fc746ba1430, 0, 1;
L_0x7fc746ba0260 .part L_0x7fc746ba1390, 1, 1;
L_0x7fc746ba0340 .part L_0x7fc746ba1430, 0, 1;
L_0x7fc746ba0510 .part L_0x7fc746ba1390, 0, 1;
L_0x7fc746ba05b0 .part L_0x7fc746ba1430, 1, 1;
L_0x7fc746ba0740 .part L_0x7fc746ba1390, 1, 1;
L_0x7fc746ba0860 .part L_0x7fc746ba1430, 1, 1;
L_0x7fc746ba0b90 .part L_0x7fc746ba0d20, 0, 1;
L_0x7fc746ba0c80 .part L_0x7fc746ba0d20, 1, 1;
L_0x7fc746ba0d20 .concat8 [ 1 1 1 1], L_0x7fc746ba0420, L_0x7fc746ba0650, L_0x7fc746ba0980, L_0x7fc746ba0aa0;
L_0x7fc746ba1040 .part L_0x7fc746ba0d20, 2, 1;
L_0x7fc746ba1160 .part L_0x7fc746ba0d20, 3, 1;
L_0x7fc746ba1270 .concat8 [ 1 1 1 1], L_0x7fc746ba0170, L_0x7fc746ba0a30, L_0x7fc746ba0f20, L_0x7fc746ba0f90;
S_0x7fc74567f060 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745685c60;
 .timescale -9 -12;
L_0x7fc746ba0170 .functor AND 1, L_0x7fc746ba0030, L_0x7fc746ba00d0, C4<1>, C4<1>;
L_0x7fc746ba0420 .functor AND 1, L_0x7fc746ba0260, L_0x7fc746ba0340, C4<1>, C4<1>;
L_0x7fc746ba0650 .functor AND 1, L_0x7fc746ba0510, L_0x7fc746ba05b0, C4<1>, C4<1>;
L_0x7fc746ba0980 .functor AND 1, L_0x7fc746ba0740, L_0x7fc746ba0860, C4<1>, C4<1>;
v0x7fc74563bd80_0 .net *"_ivl_0", 0 0, L_0x7fc746ba0030;  1 drivers
v0x7fc74563be10_0 .net *"_ivl_1", 0 0, L_0x7fc746ba00d0;  1 drivers
v0x7fc74563bea0_0 .net *"_ivl_10", 0 0, L_0x7fc746ba0650;  1 drivers
v0x7fc745630700_0 .net *"_ivl_12", 0 0, L_0x7fc746ba0740;  1 drivers
v0x7fc745630790_0 .net *"_ivl_13", 0 0, L_0x7fc746ba0860;  1 drivers
v0x7fc745630820_0 .net *"_ivl_14", 0 0, L_0x7fc746ba0980;  1 drivers
v0x7fc745635390_0 .net *"_ivl_2", 0 0, L_0x7fc746ba0170;  1 drivers
v0x7fc745635420_0 .net *"_ivl_4", 0 0, L_0x7fc746ba0260;  1 drivers
v0x7fc7456354b0_0 .net *"_ivl_5", 0 0, L_0x7fc746ba0340;  1 drivers
v0x7fc7456ec830_0 .net *"_ivl_6", 0 0, L_0x7fc746ba0420;  1 drivers
v0x7fc7456ec8c0_0 .net *"_ivl_8", 0 0, L_0x7fc746ba0510;  1 drivers
v0x7fc7456ec950_0 .net *"_ivl_9", 0 0, L_0x7fc746ba05b0;  1 drivers
S_0x7fc74566a160 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74567f060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746ba0a30 .functor XOR 1, L_0x7fc746ba0b90, L_0x7fc746ba0c80, C4<0>, C4<0>;
L_0x7fc746ba0aa0 .functor AND 1, L_0x7fc746ba0b90, L_0x7fc746ba0c80, C4<1>, C4<1>;
v0x7fc745616e90_0 .net "a", 0 0, L_0x7fc746ba0b90;  1 drivers
v0x7fc745616f20_0 .net "b", 0 0, L_0x7fc746ba0c80;  1 drivers
v0x7fc74565f750_0 .net "c", 0 0, L_0x7fc746ba0aa0;  1 drivers
v0x7fc74565f7e0_0 .net "s", 0 0, L_0x7fc746ba0a30;  1 drivers
S_0x7fc745653960 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74567f060;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746ba0f20 .functor XOR 1, L_0x7fc746ba1040, L_0x7fc746ba1160, C4<0>, C4<0>;
L_0x7fc746ba0f90 .functor AND 1, L_0x7fc746ba1040, L_0x7fc746ba1160, C4<1>, C4<1>;
v0x7fc74565f870_0 .net "a", 0 0, L_0x7fc746ba1040;  1 drivers
v0x7fc745647b70_0 .net "b", 0 0, L_0x7fc746ba1160;  1 drivers
v0x7fc745647c00_0 .net "c", 0 0, L_0x7fc746ba0f90;  1 drivers
v0x7fc745647c90_0 .net "s", 0 0, L_0x7fc746ba0f20;  1 drivers
S_0x7fc7456b15a0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc74561cc30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc74564b030 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746947790_0 .net "a", 1 0, L_0x7fc746ba2870;  1 drivers
v0x7fc746927ef0_0 .net "b", 1 0, L_0x7fc746ba2990;  1 drivers
v0x7fc746927f80_0 .net "c", 3 0, L_0x7fc746ba2710;  alias, 1 drivers
v0x7fc746928010_0 .net "temp", 3 0, L_0x7fc746ba21c0;  1 drivers
L_0x7fc746ba14d0 .part L_0x7fc746ba2870, 0, 1;
L_0x7fc746ba1570 .part L_0x7fc746ba2990, 0, 1;
L_0x7fc746ba1700 .part L_0x7fc746ba2870, 1, 1;
L_0x7fc746ba17e0 .part L_0x7fc746ba2990, 0, 1;
L_0x7fc746ba19b0 .part L_0x7fc746ba2870, 0, 1;
L_0x7fc746ba1a50 .part L_0x7fc746ba2990, 1, 1;
L_0x7fc746ba1be0 .part L_0x7fc746ba2870, 1, 1;
L_0x7fc746ba1d00 .part L_0x7fc746ba2990, 1, 1;
L_0x7fc746ba2030 .part L_0x7fc746ba21c0, 0, 1;
L_0x7fc746ba2120 .part L_0x7fc746ba21c0, 1, 1;
L_0x7fc746ba21c0 .concat8 [ 1 1 1 1], L_0x7fc746ba18c0, L_0x7fc746ba1af0, L_0x7fc746ba1e20, L_0x7fc746ba1f40;
L_0x7fc746ba24e0 .part L_0x7fc746ba21c0, 2, 1;
L_0x7fc746ba2600 .part L_0x7fc746ba21c0, 3, 1;
L_0x7fc746ba2710 .concat8 [ 1 1 1 1], L_0x7fc746ba1610, L_0x7fc746ba1ed0, L_0x7fc746ba23c0, L_0x7fc746ba2430;
S_0x7fc7456959b0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc7456b15a0;
 .timescale -9 -12;
L_0x7fc746ba1610 .functor AND 1, L_0x7fc746ba14d0, L_0x7fc746ba1570, C4<1>, C4<1>;
L_0x7fc746ba18c0 .functor AND 1, L_0x7fc746ba1700, L_0x7fc746ba17e0, C4<1>, C4<1>;
L_0x7fc746ba1af0 .functor AND 1, L_0x7fc746ba19b0, L_0x7fc746ba1a50, C4<1>, C4<1>;
L_0x7fc746ba1e20 .functor AND 1, L_0x7fc746ba1be0, L_0x7fc746ba1d00, C4<1>, C4<1>;
v0x7fc7469b6c40_0 .net *"_ivl_0", 0 0, L_0x7fc746ba14d0;  1 drivers
v0x7fc7469a36e0_0 .net *"_ivl_1", 0 0, L_0x7fc746ba1570;  1 drivers
v0x7fc7469a3770_0 .net *"_ivl_10", 0 0, L_0x7fc746ba1af0;  1 drivers
v0x7fc7469a3800_0 .net *"_ivl_12", 0 0, L_0x7fc746ba1be0;  1 drivers
v0x7fc74697ecf0_0 .net *"_ivl_13", 0 0, L_0x7fc746ba1d00;  1 drivers
v0x7fc74697ed80_0 .net *"_ivl_14", 0 0, L_0x7fc746ba1e20;  1 drivers
v0x7fc74697ee10_0 .net *"_ivl_2", 0 0, L_0x7fc746ba1610;  1 drivers
v0x7fc7469631d0_0 .net *"_ivl_4", 0 0, L_0x7fc746ba1700;  1 drivers
v0x7fc746963260_0 .net *"_ivl_5", 0 0, L_0x7fc746ba17e0;  1 drivers
v0x7fc7469632f0_0 .net *"_ivl_6", 0 0, L_0x7fc746ba18c0;  1 drivers
v0x7fc746947670_0 .net *"_ivl_8", 0 0, L_0x7fc746ba19b0;  1 drivers
v0x7fc746947700_0 .net *"_ivl_9", 0 0, L_0x7fc746ba1a50;  1 drivers
S_0x7fc7469fd4f0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc7456959b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746ba1ed0 .functor XOR 1, L_0x7fc746ba2030, L_0x7fc746ba2120, C4<0>, C4<0>;
L_0x7fc746ba1f40 .functor AND 1, L_0x7fc746ba2030, L_0x7fc746ba2120, C4<1>, C4<1>;
v0x7fc745695b20_0 .net "a", 0 0, L_0x7fc746ba2030;  1 drivers
v0x7fc7469fd660_0 .net "b", 0 0, L_0x7fc746ba2120;  1 drivers
v0x7fc7469e1b10_0 .net "c", 0 0, L_0x7fc746ba1f40;  1 drivers
v0x7fc7469e1ba0_0 .net "s", 0 0, L_0x7fc746ba1ed0;  1 drivers
S_0x7fc7469cc840 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc7456959b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746ba23c0 .functor XOR 1, L_0x7fc746ba24e0, L_0x7fc746ba2600, C4<0>, C4<0>;
L_0x7fc746ba2430 .functor AND 1, L_0x7fc746ba24e0, L_0x7fc746ba2600, C4<1>, C4<1>;
v0x7fc7469cc9b0_0 .net "a", 0 0, L_0x7fc746ba24e0;  1 drivers
v0x7fc7469e1c30_0 .net "b", 0 0, L_0x7fc746ba2600;  1 drivers
v0x7fc7469b6b20_0 .net "c", 0 0, L_0x7fc746ba2430;  1 drivers
v0x7fc7469b6bb0_0 .net "s", 0 0, L_0x7fc746ba23c0;  1 drivers
S_0x7fc746c1d040 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc74563e0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746c74030 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc7469a91b0_0 .net "a", 3 0, L_0x7fc746ba96d0;  1 drivers
v0x7fc7469a9240_0 .net "b", 3 0, L_0x7fc746ba9770;  1 drivers
v0x7fc7469a92d0_0 .net "c", 7 0, L_0x7fc746ba9540;  alias, 1 drivers
v0x7fc74698d430_0 .net "concat1", 3 0, L_0x7fc746ba8cf0;  1 drivers
v0x7fc74698d4c0_0 .net "concat2", 5 0, L_0x7fc746ba8e70;  1 drivers
v0x7fc74698d550_0 .net "concat3", 5 0, L_0x7fc746ba8f50;  1 drivers
v0x7fc74698d5e0_0 .net "concat4", 5 0, L_0x7fc746ba91b0;  1 drivers
v0x7fc746984730_0 .net "mul_00", 3 0, L_0x7fc746ba4980;  1 drivers
v0x7fc7469847c0_0 .net "mul_01", 3 0, L_0x7fc746ba73c0;  1 drivers
v0x7fc746984850_0 .net "mul_10", 3 0, L_0x7fc746ba5e60;  1 drivers
v0x7fc7469848e0_0 .net "mul_11", 3 0, L_0x7fc746ba88a0;  1 drivers
v0x7fc746968c10_0 .net "sum_temp1", 3 0, L_0x7fc746ba8d90;  1 drivers
v0x7fc746968ca0_0 .net "sum_temp2", 5 0, L_0x7fc746ba9030;  1 drivers
v0x7fc746968d30_0 .net "sum_temp3", 5 0, L_0x7fc746ba9290;  1 drivers
L_0x7fc746ba4ae0 .part L_0x7fc746ba96d0, 0, 2;
L_0x7fc746ba4b80 .part L_0x7fc746ba9770, 0, 2;
L_0x7fc746ba5fc0 .part L_0x7fc746ba96d0, 2, 2;
L_0x7fc746ba60a0 .part L_0x7fc746ba9770, 0, 2;
L_0x7fc746ba7520 .part L_0x7fc746ba96d0, 0, 2;
L_0x7fc746ba75c0 .part L_0x7fc746ba9770, 2, 2;
L_0x7fc746ba89c0 .part L_0x7fc746ba96d0, 2, 2;
L_0x7fc746ba8ae0 .part L_0x7fc746ba9770, 2, 2;
L_0x7fc746ba8c00 .part L_0x7fc746ba4980, 2, 2;
L_0x7fc746ba8d90 .arith/sum 4, L_0x7fc746ba5e60, L_0x7fc746ba8cf0;
L_0x7fc746ba9030 .arith/sum 6, L_0x7fc746ba8e70, L_0x7fc746ba8f50;
L_0x7fc746ba9290 .arith/sum 6, L_0x7fc746ba91b0, L_0x7fc746ba9030;
L_0x7fc746ba93b0 .part L_0x7fc746ba4980, 0, 2;
L_0x7fc746ba9540 .concat8 [ 2 6 0 0], L_0x7fc746ba93b0, L_0x7fc746ba95e0;
S_0x7fc7456fc3d0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746c1d040;
 .timescale -9 -12;
L_0x7fc746ba95e0 .functor BUFZ 6, L_0x7fc746ba9290, C4<000000>, C4<000000>, C4<000000>;
v0x7fc7469e7620_0 .net *"_ivl_10", 1 0, L_0x7fc746ba8c00;  1 drivers
L_0x7fc746e01370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7469e76b0_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e01370;  1 drivers
L_0x7fc746e013b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7469bc560_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e013b8;  1 drivers
L_0x7fc746e01400 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7469bc5f0_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e01400;  1 drivers
v0x7fc7469bc680_0 .net *"_ivl_25", 1 0, L_0x7fc746ba93b0;  1 drivers
v0x7fc7469bc710_0 .net *"_ivl_27", 5 0, L_0x7fc746ba95e0;  1 drivers
L_0x7fc746e01328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7469a9120_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e01328;  1 drivers
L_0x7fc746ba8cf0 .concat [ 2 2 0 0], L_0x7fc746ba8c00, L_0x7fc746e01328;
L_0x7fc746ba8e70 .concat [ 4 2 0 0], L_0x7fc746ba73c0, L_0x7fc746e01370;
L_0x7fc746ba8f50 .concat [ 2 4 0 0], L_0x7fc746e013b8, L_0x7fc746ba88a0;
L_0x7fc746ba91b0 .concat [ 4 2 0 0], L_0x7fc746ba8d90, L_0x7fc746e01400;
S_0x7fc7456e08b0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc7456fc3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c21f50 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746997880_0 .net "a", 1 0, L_0x7fc746ba4ae0;  1 drivers
v0x7fc746997910_0 .net "b", 1 0, L_0x7fc746ba4b80;  1 drivers
v0x7fc746972d70_0 .net "c", 3 0, L_0x7fc746ba4980;  alias, 1 drivers
v0x7fc746972e00_0 .net "temp", 3 0, L_0x7fc746ba4430;  1 drivers
L_0x7fc746ba3740 .part L_0x7fc746ba4ae0, 0, 1;
L_0x7fc746ba37e0 .part L_0x7fc746ba4b80, 0, 1;
L_0x7fc746ba3970 .part L_0x7fc746ba4ae0, 1, 1;
L_0x7fc746ba3a50 .part L_0x7fc746ba4b80, 0, 1;
L_0x7fc746ba3c20 .part L_0x7fc746ba4ae0, 0, 1;
L_0x7fc746ba3cc0 .part L_0x7fc746ba4b80, 1, 1;
L_0x7fc746ba3e50 .part L_0x7fc746ba4ae0, 1, 1;
L_0x7fc746ba3f70 .part L_0x7fc746ba4b80, 1, 1;
L_0x7fc746ba42a0 .part L_0x7fc746ba4430, 0, 1;
L_0x7fc746ba4390 .part L_0x7fc746ba4430, 1, 1;
L_0x7fc746ba4430 .concat8 [ 1 1 1 1], L_0x7fc746ba3b30, L_0x7fc746ba3d60, L_0x7fc746ba4090, L_0x7fc746ba41b0;
L_0x7fc746ba4750 .part L_0x7fc746ba4430, 2, 1;
L_0x7fc746ba4870 .part L_0x7fc746ba4430, 3, 1;
L_0x7fc746ba4980 .concat8 [ 1 1 1 1], L_0x7fc746ba3880, L_0x7fc746ba4140, L_0x7fc746ba4630, L_0x7fc746ba46a0;
S_0x7fc7456c4d50 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc7456e08b0;
 .timescale -9 -12;
L_0x7fc746ba3880 .functor AND 1, L_0x7fc746ba3740, L_0x7fc746ba37e0, C4<1>, C4<1>;
L_0x7fc746ba3b30 .functor AND 1, L_0x7fc746ba3970, L_0x7fc746ba3a50, C4<1>, C4<1>;
L_0x7fc746ba3d60 .functor AND 1, L_0x7fc746ba3c20, L_0x7fc746ba3cc0, C4<1>, C4<1>;
L_0x7fc746ba4090 .functor AND 1, L_0x7fc746ba3e50, L_0x7fc746ba3f70, C4<1>, C4<1>;
v0x7fc7469f1730_0 .net *"_ivl_0", 0 0, L_0x7fc746ba3740;  1 drivers
v0x7fc7469f17c0_0 .net *"_ivl_1", 0 0, L_0x7fc746ba37e0;  1 drivers
v0x7fc7469d5c30_0 .net *"_ivl_10", 0 0, L_0x7fc746ba3d60;  1 drivers
v0x7fc7469d5cc0_0 .net *"_ivl_12", 0 0, L_0x7fc746ba3e50;  1 drivers
v0x7fc7469d5d50_0 .net *"_ivl_13", 0 0, L_0x7fc746ba3f70;  1 drivers
v0x7fc7469d5de0_0 .net *"_ivl_14", 0 0, L_0x7fc746ba4090;  1 drivers
v0x7fc7469c6700_0 .net *"_ivl_2", 0 0, L_0x7fc746ba3880;  1 drivers
v0x7fc7469c6790_0 .net *"_ivl_4", 0 0, L_0x7fc746ba3970;  1 drivers
v0x7fc7469c6820_0 .net *"_ivl_5", 0 0, L_0x7fc746ba3a50;  1 drivers
v0x7fc7469c68b0_0 .net *"_ivl_6", 0 0, L_0x7fc746ba3b30;  1 drivers
v0x7fc746997760_0 .net *"_ivl_8", 0 0, L_0x7fc746ba3c20;  1 drivers
v0x7fc7469977f0_0 .net *"_ivl_9", 0 0, L_0x7fc746ba3cc0;  1 drivers
S_0x7fc7456a5590 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc7456c4d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746ba4140 .functor XOR 1, L_0x7fc746ba42a0, L_0x7fc746ba4390, C4<0>, C4<0>;
L_0x7fc746ba41b0 .functor AND 1, L_0x7fc746ba42a0, L_0x7fc746ba4390, C4<1>, C4<1>;
v0x7fc746c1d1b0_0 .net "a", 0 0, L_0x7fc746ba42a0;  1 drivers
v0x7fc7456a5700_0 .net "b", 0 0, L_0x7fc746ba4390;  1 drivers
v0x7fc7456c4ec0_0 .net "c", 0 0, L_0x7fc746ba41b0;  1 drivers
v0x7fc7456e0a20_0 .net "s", 0 0, L_0x7fc746ba4140;  1 drivers
S_0x7fc7456133d0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc7456c4d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746ba4630 .functor XOR 1, L_0x7fc746ba4750, L_0x7fc746ba4870, C4<0>, C4<0>;
L_0x7fc746ba46a0 .functor AND 1, L_0x7fc746ba4750, L_0x7fc746ba4870, C4<1>, C4<1>;
v0x7fc745613540_0 .net "a", 0 0, L_0x7fc746ba4750;  1 drivers
v0x7fc7456fc540_0 .net "b", 0 0, L_0x7fc746ba4870;  1 drivers
v0x7fc7469f1610_0 .net "c", 0 0, L_0x7fc746ba46a0;  1 drivers
v0x7fc7469f16a0_0 .net "s", 0 0, L_0x7fc746ba4630;  1 drivers
S_0x7fc746957250 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc7456fc3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c35790 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746c309a0_0 .net "a", 1 0, L_0x7fc746ba5fc0;  1 drivers
v0x7fc746c30a30_0 .net "b", 1 0, L_0x7fc746ba60a0;  1 drivers
v0x7fc746c110c0_0 .net "c", 3 0, L_0x7fc746ba5e60;  alias, 1 drivers
v0x7fc746c11150_0 .net "temp", 3 0, L_0x7fc746ba5910;  1 drivers
L_0x7fc746ba4c20 .part L_0x7fc746ba5fc0, 0, 1;
L_0x7fc746ba4cc0 .part L_0x7fc746ba60a0, 0, 1;
L_0x7fc746ba4e50 .part L_0x7fc746ba5fc0, 1, 1;
L_0x7fc746ba4f30 .part L_0x7fc746ba60a0, 0, 1;
L_0x7fc746ba5100 .part L_0x7fc746ba5fc0, 0, 1;
L_0x7fc746ba51a0 .part L_0x7fc746ba60a0, 1, 1;
L_0x7fc746ba5330 .part L_0x7fc746ba5fc0, 1, 1;
L_0x7fc746ba5450 .part L_0x7fc746ba60a0, 1, 1;
L_0x7fc746ba5780 .part L_0x7fc746ba5910, 0, 1;
L_0x7fc746ba5870 .part L_0x7fc746ba5910, 1, 1;
L_0x7fc746ba5910 .concat8 [ 1 1 1 1], L_0x7fc746ba5010, L_0x7fc746ba5240, L_0x7fc746ba5570, L_0x7fc746ba5690;
L_0x7fc746ba5c30 .part L_0x7fc746ba5910, 2, 1;
L_0x7fc746ba5d50 .part L_0x7fc746ba5910, 3, 1;
L_0x7fc746ba5e60 .concat8 [ 1 1 1 1], L_0x7fc746ba4d60, L_0x7fc746ba5620, L_0x7fc746ba5b10, L_0x7fc746ba5b80;
S_0x7fc74693b6f0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746957250;
 .timescale -9 -12;
L_0x7fc746ba4d60 .functor AND 1, L_0x7fc746ba4c20, L_0x7fc746ba4cc0, C4<1>, C4<1>;
L_0x7fc746ba5010 .functor AND 1, L_0x7fc746ba4e50, L_0x7fc746ba4f30, C4<1>, C4<1>;
L_0x7fc746ba5240 .functor AND 1, L_0x7fc746ba5100, L_0x7fc746ba51a0, C4<1>, C4<1>;
L_0x7fc746ba5570 .functor AND 1, L_0x7fc746ba5330, L_0x7fc746ba5450, C4<1>, C4<1>;
v0x7fc746c83b40_0 .net *"_ivl_0", 0 0, L_0x7fc746ba4c20;  1 drivers
v0x7fc746c83bd0_0 .net *"_ivl_1", 0 0, L_0x7fc746ba4cc0;  1 drivers
v0x7fc746c67f00_0 .net *"_ivl_10", 0 0, L_0x7fc746ba5240;  1 drivers
v0x7fc746c67f90_0 .net *"_ivl_12", 0 0, L_0x7fc746ba5330;  1 drivers
v0x7fc746c68020_0 .net *"_ivl_13", 0 0, L_0x7fc746ba5450;  1 drivers
v0x7fc746c680b0_0 .net *"_ivl_14", 0 0, L_0x7fc746ba5570;  1 drivers
v0x7fc746c4c3e0_0 .net *"_ivl_2", 0 0, L_0x7fc746ba4d60;  1 drivers
v0x7fc746c4c470_0 .net *"_ivl_4", 0 0, L_0x7fc746ba4e50;  1 drivers
v0x7fc746c4c500_0 .net *"_ivl_5", 0 0, L_0x7fc746ba4f30;  1 drivers
v0x7fc746c4c590_0 .net *"_ivl_6", 0 0, L_0x7fc746ba5010;  1 drivers
v0x7fc746c30880_0 .net *"_ivl_8", 0 0, L_0x7fc746ba5100;  1 drivers
v0x7fc746c30910_0 .net *"_ivl_9", 0 0, L_0x7fc746ba51a0;  1 drivers
S_0x7fc74691bf70 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74693b6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746ba5620 .functor XOR 1, L_0x7fc746ba5780, L_0x7fc746ba5870, C4<0>, C4<0>;
L_0x7fc746ba5690 .functor AND 1, L_0x7fc746ba5780, L_0x7fc746ba5870, C4<1>, C4<1>;
v0x7fc74691c0e0_0 .net "a", 0 0, L_0x7fc746ba5780;  1 drivers
v0x7fc74693b860_0 .net "b", 0 0, L_0x7fc746ba5870;  1 drivers
v0x7fc7469573c0_0 .net "c", 0 0, L_0x7fc746ba5690;  1 drivers
v0x7fc746972e90_0 .net "s", 0 0, L_0x7fc746ba5620;  1 drivers
S_0x7fc746ca31a0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74693b6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746ba5b10 .functor XOR 1, L_0x7fc746ba5c30, L_0x7fc746ba5d50, C4<0>, C4<0>;
L_0x7fc746ba5b80 .functor AND 1, L_0x7fc746ba5c30, L_0x7fc746ba5d50, C4<1>, C4<1>;
v0x7fc746972f20_0 .net "a", 0 0, L_0x7fc746ba5c30;  1 drivers
v0x7fc746ca3310_0 .net "b", 0 0, L_0x7fc746ba5d50;  1 drivers
v0x7fc746c83a20_0 .net "c", 0 0, L_0x7fc746ba5b80;  1 drivers
v0x7fc746c83ab0_0 .net "s", 0 0, L_0x7fc746ba5b10;  1 drivers
S_0x7fc745686140 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc7456fc3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c40af0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7456139e0_0 .net "a", 1 0, L_0x7fc746ba7520;  1 drivers
v0x7fc745613a70_0 .net "b", 1 0, L_0x7fc746ba75c0;  1 drivers
v0x7fc745635f20_0 .net "c", 3 0, L_0x7fc746ba73c0;  alias, 1 drivers
v0x7fc745635fb0_0 .net "temp", 3 0, L_0x7fc746ba6e70;  1 drivers
L_0x7fc746ba6180 .part L_0x7fc746ba7520, 0, 1;
L_0x7fc746ba6220 .part L_0x7fc746ba75c0, 0, 1;
L_0x7fc746ba63b0 .part L_0x7fc746ba7520, 1, 1;
L_0x7fc746ba6490 .part L_0x7fc746ba75c0, 0, 1;
L_0x7fc746ba6660 .part L_0x7fc746ba7520, 0, 1;
L_0x7fc746ba6700 .part L_0x7fc746ba75c0, 1, 1;
L_0x7fc746ba6890 .part L_0x7fc746ba7520, 1, 1;
L_0x7fc746ba69b0 .part L_0x7fc746ba75c0, 1, 1;
L_0x7fc746ba6ce0 .part L_0x7fc746ba6e70, 0, 1;
L_0x7fc746ba6dd0 .part L_0x7fc746ba6e70, 1, 1;
L_0x7fc746ba6e70 .concat8 [ 1 1 1 1], L_0x7fc746ba6570, L_0x7fc746ba67a0, L_0x7fc746ba6ad0, L_0x7fc746ba6bf0;
L_0x7fc746ba7190 .part L_0x7fc746ba6e70, 2, 1;
L_0x7fc746ba72b0 .part L_0x7fc746ba6e70, 3, 1;
L_0x7fc746ba73c0 .concat8 [ 1 1 1 1], L_0x7fc746ba62c0, L_0x7fc746ba6b80, L_0x7fc746ba7070, L_0x7fc746ba70e0;
S_0x7fc74567f540 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745686140;
 .timescale -9 -12;
L_0x7fc746ba62c0 .functor AND 1, L_0x7fc746ba6180, L_0x7fc746ba6220, C4<1>, C4<1>;
L_0x7fc746ba6570 .functor AND 1, L_0x7fc746ba63b0, L_0x7fc746ba6490, C4<1>, C4<1>;
L_0x7fc746ba67a0 .functor AND 1, L_0x7fc746ba6660, L_0x7fc746ba6700, C4<1>, C4<1>;
L_0x7fc746ba6ad0 .functor AND 1, L_0x7fc746ba6890, L_0x7fc746ba69b0, C4<1>, C4<1>;
v0x7fc745648170_0 .net *"_ivl_0", 0 0, L_0x7fc746ba6180;  1 drivers
v0x7fc745648200_0 .net *"_ivl_1", 0 0, L_0x7fc746ba6220;  1 drivers
v0x7fc74563c260_0 .net *"_ivl_10", 0 0, L_0x7fc746ba67a0;  1 drivers
v0x7fc74563c2f0_0 .net *"_ivl_12", 0 0, L_0x7fc746ba6890;  1 drivers
v0x7fc74563c380_0 .net *"_ivl_13", 0 0, L_0x7fc746ba69b0;  1 drivers
v0x7fc74563c410_0 .net *"_ivl_14", 0 0, L_0x7fc746ba6ad0;  1 drivers
v0x7fc745630be0_0 .net *"_ivl_2", 0 0, L_0x7fc746ba62c0;  1 drivers
v0x7fc745630c70_0 .net *"_ivl_4", 0 0, L_0x7fc746ba63b0;  1 drivers
v0x7fc745630d00_0 .net *"_ivl_5", 0 0, L_0x7fc746ba6490;  1 drivers
v0x7fc745630d90_0 .net *"_ivl_6", 0 0, L_0x7fc746ba6570;  1 drivers
v0x7fc7456138c0_0 .net *"_ivl_8", 0 0, L_0x7fc746ba6660;  1 drivers
v0x7fc745613950_0 .net *"_ivl_9", 0 0, L_0x7fc746ba6700;  1 drivers
S_0x7fc74565fc30 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74567f540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746ba6b80 .functor XOR 1, L_0x7fc746ba6ce0, L_0x7fc746ba6dd0, C4<0>, C4<0>;
L_0x7fc746ba6bf0 .functor AND 1, L_0x7fc746ba6ce0, L_0x7fc746ba6dd0, C4<1>, C4<1>;
v0x7fc74565fda0_0 .net "a", 0 0, L_0x7fc746ba6ce0;  1 drivers
v0x7fc74567f6b0_0 .net "b", 0 0, L_0x7fc746ba6dd0;  1 drivers
v0x7fc7456862b0_0 .net "c", 0 0, L_0x7fc746ba6bf0;  1 drivers
v0x7fc746c111e0_0 .net "s", 0 0, L_0x7fc746ba6b80;  1 drivers
S_0x7fc745653e40 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74567f540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746ba7070 .functor XOR 1, L_0x7fc746ba7190, L_0x7fc746ba72b0, C4<0>, C4<0>;
L_0x7fc746ba70e0 .functor AND 1, L_0x7fc746ba7190, L_0x7fc746ba72b0, C4<1>, C4<1>;
v0x7fc746c11270_0 .net "a", 0 0, L_0x7fc746ba7190;  1 drivers
v0x7fc745653fb0_0 .net "b", 0 0, L_0x7fc746ba72b0;  1 drivers
v0x7fc745648050_0 .net "c", 0 0, L_0x7fc746ba70e0;  1 drivers
v0x7fc7456480e0_0 .net "s", 0 0, L_0x7fc746ba7070;  1 drivers
S_0x7fc745636040 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc7456fc3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c512f0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc745617b00_0 .net "a", 1 0, L_0x7fc746ba89c0;  1 drivers
v0x7fc745617b90_0 .net "b", 1 0, L_0x7fc746ba8ae0;  1 drivers
v0x7fc7469e7500_0 .net "c", 3 0, L_0x7fc746ba88a0;  alias, 1 drivers
v0x7fc7469e7590_0 .net "temp", 3 0, L_0x7fc746ba8350;  1 drivers
L_0x7fc746ba7660 .part L_0x7fc746ba89c0, 0, 1;
L_0x7fc746ba7700 .part L_0x7fc746ba8ae0, 0, 1;
L_0x7fc746ba7890 .part L_0x7fc746ba89c0, 1, 1;
L_0x7fc746ba7970 .part L_0x7fc746ba8ae0, 0, 1;
L_0x7fc746ba7b40 .part L_0x7fc746ba89c0, 0, 1;
L_0x7fc746ba7be0 .part L_0x7fc746ba8ae0, 1, 1;
L_0x7fc746ba7d70 .part L_0x7fc746ba89c0, 1, 1;
L_0x7fc746ba7e90 .part L_0x7fc746ba8ae0, 1, 1;
L_0x7fc746ba81c0 .part L_0x7fc746ba8350, 0, 1;
L_0x7fc746ba82b0 .part L_0x7fc746ba8350, 1, 1;
L_0x7fc746ba8350 .concat8 [ 1 1 1 1], L_0x7fc746ba7a50, L_0x7fc746ba7c80, L_0x7fc746ba7fb0, L_0x7fc746ba80d0;
L_0x7fc746ba8670 .part L_0x7fc746ba8350, 2, 1;
L_0x7fc746ba8790 .part L_0x7fc746ba8350, 3, 1;
L_0x7fc746ba88a0 .concat8 [ 1 1 1 1], L_0x7fc746ba77a0, L_0x7fc746ba8060, L_0x7fc746ba8550, L_0x7fc746ba85c0;
S_0x7fc7456f2270 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745636040;
 .timescale -9 -12;
L_0x7fc746ba77a0 .functor AND 1, L_0x7fc746ba7660, L_0x7fc746ba7700, C4<1>, C4<1>;
L_0x7fc746ba7a50 .functor AND 1, L_0x7fc746ba7890, L_0x7fc746ba7970, C4<1>, C4<1>;
L_0x7fc746ba7c80 .functor AND 1, L_0x7fc746ba7b40, L_0x7fc746ba7be0, C4<1>, C4<1>;
L_0x7fc746ba7fb0 .functor AND 1, L_0x7fc746ba7d70, L_0x7fc746ba7e90, C4<1>, C4<1>;
v0x7fc74569b510_0 .net *"_ivl_0", 0 0, L_0x7fc746ba7660;  1 drivers
v0x7fc74569b5a0_0 .net *"_ivl_1", 0 0, L_0x7fc746ba7700;  1 drivers
v0x7fc74568f360_0 .net *"_ivl_10", 0 0, L_0x7fc746ba7c80;  1 drivers
v0x7fc74568f3f0_0 .net *"_ivl_12", 0 0, L_0x7fc746ba7d70;  1 drivers
v0x7fc74568f480_0 .net *"_ivl_13", 0 0, L_0x7fc746ba7e90;  1 drivers
v0x7fc74568f510_0 .net *"_ivl_14", 0 0, L_0x7fc746ba7fb0;  1 drivers
v0x7fc745625310_0 .net *"_ivl_2", 0 0, L_0x7fc746ba77a0;  1 drivers
v0x7fc7456253a0_0 .net *"_ivl_4", 0 0, L_0x7fc746ba7890;  1 drivers
v0x7fc745625430_0 .net *"_ivl_5", 0 0, L_0x7fc746ba7970;  1 drivers
v0x7fc7456254c0_0 .net *"_ivl_6", 0 0, L_0x7fc746ba7a50;  1 drivers
v0x7fc7456179e0_0 .net *"_ivl_8", 0 0, L_0x7fc746ba7b40;  1 drivers
v0x7fc745617a70_0 .net *"_ivl_9", 0 0, L_0x7fc746ba7be0;  1 drivers
S_0x7fc7456d6710 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc7456f2270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746ba8060 .functor XOR 1, L_0x7fc746ba81c0, L_0x7fc746ba82b0, C4<0>, C4<0>;
L_0x7fc746ba80d0 .functor AND 1, L_0x7fc746ba81c0, L_0x7fc746ba82b0, C4<1>, C4<1>;
v0x7fc7456d6880_0 .net "a", 0 0, L_0x7fc746ba81c0;  1 drivers
v0x7fc7456d6910_0 .net "b", 0 0, L_0x7fc746ba82b0;  1 drivers
v0x7fc7456f23e0_0 .net "c", 0 0, L_0x7fc746ba80d0;  1 drivers
v0x7fc7456f2470_0 .net "s", 0 0, L_0x7fc746ba8060;  1 drivers
S_0x7fc7456b6f50 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc7456f2270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746ba8550 .functor XOR 1, L_0x7fc746ba8670, L_0x7fc746ba8790, C4<0>, C4<0>;
L_0x7fc746ba85c0 .functor AND 1, L_0x7fc746ba8670, L_0x7fc746ba8790, C4<1>, C4<1>;
v0x7fc7456b70c0_0 .net "a", 0 0, L_0x7fc746ba8670;  1 drivers
v0x7fc7456b7150_0 .net "b", 0 0, L_0x7fc746ba8790;  1 drivers
v0x7fc74569b3f0_0 .net "c", 0 0, L_0x7fc746ba85c0;  1 drivers
v0x7fc74569b480_0 .net "s", 0 0, L_0x7fc746ba8550;  1 drivers
S_0x7fc74694d0b0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc74563e0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746c5dbf0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc7469412f0_0 .net "a", 3 0, L_0x7fc7465ed0b0;  1 drivers
v0x7fc746941380_0 .net "b", 3 0, L_0x7fc7465ec210;  1 drivers
v0x7fc7469219c0_0 .net "c", 7 0, L_0x7fc7465ed430;  alias, 1 drivers
v0x7fc746921a50_0 .net "concat1", 3 0, L_0x7fc7465f66d0;  1 drivers
v0x7fc746921ae0_0 .net "concat2", 5 0, L_0x7fc7465e7db0;  1 drivers
v0x7fc746921b70_0 .net "concat3", 5 0, L_0x7fc7465f3380;  1 drivers
v0x7fc746921c00_0 .net "concat4", 5 0, L_0x7fc7465f2160;  1 drivers
v0x7fc746ca8bf0_0 .net "mul_00", 3 0, L_0x7fc746baaa80;  1 drivers
v0x7fc746ca8c80_0 .net "mul_01", 3 0, L_0x7fc746bad560;  1 drivers
v0x7fc746ca8d10_0 .net "mul_10", 3 0, L_0x7fc746babf90;  1 drivers
v0x7fc746ca8da0_0 .net "mul_11", 3 0, L_0x7fc7465fcbf0;  1 drivers
v0x7fc746ca8e30_0 .net "sum_temp1", 3 0, L_0x7fc7465f3b20;  1 drivers
v0x7fc746c89470_0 .net "sum_temp2", 5 0, L_0x7fc7465f3000;  1 drivers
v0x7fc746c89500_0 .net "sum_temp3", 5 0, L_0x7fc7465f1de0;  1 drivers
L_0x7fc746baabe0 .part L_0x7fc7465ed0b0, 0, 2;
L_0x7fc746baac80 .part L_0x7fc7465ec210, 0, 2;
L_0x7fc746bac130 .part L_0x7fc7465ed0b0, 2, 2;
L_0x7fc746bac210 .part L_0x7fc7465ec210, 0, 2;
L_0x7fc746bad700 .part L_0x7fc7465ed0b0, 0, 2;
L_0x7fc746bad7d0 .part L_0x7fc7465ec210, 2, 2;
L_0x7fc7465fbd50 .part L_0x7fc7465ed0b0, 2, 2;
L_0x7fc7465fb9d0 .part L_0x7fc7465ec210, 2, 2;
L_0x7fc7465fc5b0 .part L_0x7fc746baaa80, 2, 2;
L_0x7fc7465f3b20 .arith/sum 4, L_0x7fc746babf90, L_0x7fc7465f66d0;
L_0x7fc7465f3000 .arith/sum 6, L_0x7fc7465e7db0, L_0x7fc7465f3380;
L_0x7fc7465f1de0 .arith/sum 6, L_0x7fc7465f2160, L_0x7fc7465f3000;
L_0x7fc7465f29c0 .part L_0x7fc746baaa80, 0, 2;
L_0x7fc7465ed430 .concat8 [ 2 6 0 0], L_0x7fc7465f29c0, L_0x7fc7460da510;
S_0x7fc74692d930 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc74694d0b0;
 .timescale -9 -12;
L_0x7fc7460da510 .functor BUFZ 6, L_0x7fc7465f1de0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc74695cd30_0 .net *"_ivl_10", 1 0, L_0x7fc7465fc5b0;  1 drivers
L_0x7fc746e01490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74695cdc0_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e01490;  1 drivers
L_0x7fc746e014d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74695ce50_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e014d8;  1 drivers
L_0x7fc746e01520 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74695cee0_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e01520;  1 drivers
v0x7fc746941140_0 .net *"_ivl_25", 1 0, L_0x7fc7465f29c0;  1 drivers
v0x7fc7469411d0_0 .net *"_ivl_27", 5 0, L_0x7fc7460da510;  1 drivers
L_0x7fc746e01448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746941260_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e01448;  1 drivers
L_0x7fc7465f66d0 .concat [ 2 2 0 0], L_0x7fc7465fc5b0, L_0x7fc746e01448;
L_0x7fc7465e7db0 .concat [ 4 2 0 0], L_0x7fc746bad560, L_0x7fc746e01490;
L_0x7fc7465f3380 .concat [ 2 4 0 0], L_0x7fc746e014d8, L_0x7fc7465fcbf0;
L_0x7fc7465f2160 .concat [ 4 2 0 0], L_0x7fc7465f3b20, L_0x7fc746e01520;
S_0x7fc746911e10 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc74692d930;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c665d0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746c22c30_0 .net "a", 1 0, L_0x7fc746baabe0;  1 drivers
v0x7fc745666050_0 .net "b", 1 0, L_0x7fc746baac80;  1 drivers
v0x7fc7456660e0_0 .net "c", 3 0, L_0x7fc746baaa80;  alias, 1 drivers
v0x7fc745666170_0 .net "temp", 3 0, L_0x7fc746baa530;  1 drivers
L_0x7fc746ba9810 .part L_0x7fc746baabe0, 0, 1;
L_0x7fc746ba98b0 .part L_0x7fc746baac80, 0, 1;
L_0x7fc746ba9a40 .part L_0x7fc746baabe0, 1, 1;
L_0x7fc746ba9b20 .part L_0x7fc746baac80, 0, 1;
L_0x7fc746ba9cf0 .part L_0x7fc746baabe0, 0, 1;
L_0x7fc746ba9dc0 .part L_0x7fc746baac80, 1, 1;
L_0x7fc746ba9f50 .part L_0x7fc746baabe0, 1, 1;
L_0x7fc746baa070 .part L_0x7fc746baac80, 1, 1;
L_0x7fc746baa3a0 .part L_0x7fc746baa530, 0, 1;
L_0x7fc746baa490 .part L_0x7fc746baa530, 1, 1;
L_0x7fc746baa530 .concat8 [ 1 1 1 1], L_0x7fc746ba9c00, L_0x7fc746ba9e60, L_0x7fc746baa190, L_0x7fc746baa2b0;
L_0x7fc746baa850 .part L_0x7fc746baa530, 2, 1;
L_0x7fc746baa970 .part L_0x7fc746baa530, 3, 1;
L_0x7fc746baaa80 .concat8 [ 1 1 1 1], L_0x7fc746ba9950, L_0x7fc746baa240, L_0x7fc746baa730, L_0x7fc746baa7a0;
S_0x7fc746c953e0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746911e10;
 .timescale -9 -12;
L_0x7fc746ba9950 .functor AND 1, L_0x7fc746ba9810, L_0x7fc746ba98b0, C4<1>, C4<1>;
L_0x7fc746ba9c00 .functor AND 1, L_0x7fc746ba9a40, L_0x7fc746ba9b20, C4<1>, C4<1>;
L_0x7fc746ba9e60 .functor AND 1, L_0x7fc746ba9cf0, L_0x7fc746ba9dc0, C4<1>, C4<1>;
L_0x7fc746baa190 .functor AND 1, L_0x7fc746ba9f50, L_0x7fc746baa070, C4<1>, C4<1>;
v0x7fc746c5dfa0_0 .net *"_ivl_0", 0 0, L_0x7fc746ba9810;  1 drivers
v0x7fc746c79a30_0 .net *"_ivl_1", 0 0, L_0x7fc746ba98b0;  1 drivers
v0x7fc746c79ac0_0 .net *"_ivl_10", 0 0, L_0x7fc746ba9e60;  1 drivers
v0x7fc746c95550_0 .net *"_ivl_12", 0 0, L_0x7fc746ba9f50;  1 drivers
v0x7fc746c955e0_0 .net *"_ivl_13", 0 0, L_0x7fc746baa070;  1 drivers
v0x7fc746c42240_0 .net *"_ivl_14", 0 0, L_0x7fc746baa190;  1 drivers
v0x7fc746c422d0_0 .net *"_ivl_2", 0 0, L_0x7fc746ba9950;  1 drivers
v0x7fc746c42360_0 .net *"_ivl_4", 0 0, L_0x7fc746ba9a40;  1 drivers
v0x7fc746c423f0_0 .net *"_ivl_5", 0 0, L_0x7fc746ba9b20;  1 drivers
v0x7fc746c22a80_0 .net *"_ivl_6", 0 0, L_0x7fc746ba9c00;  1 drivers
v0x7fc746c22b10_0 .net *"_ivl_8", 0 0, L_0x7fc746ba9cf0;  1 drivers
v0x7fc746c22ba0_0 .net *"_ivl_9", 0 0, L_0x7fc746ba9dc0;  1 drivers
S_0x7fc746c798c0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746c953e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746baa240 .functor XOR 1, L_0x7fc746baa3a0, L_0x7fc746baa490, C4<0>, C4<0>;
L_0x7fc746baa2b0 .functor AND 1, L_0x7fc746baa3a0, L_0x7fc746baa490, C4<1>, C4<1>;
v0x7fc746968dc0_0 .net "a", 0 0, L_0x7fc746baa3a0;  1 drivers
v0x7fc746911f80_0 .net "b", 0 0, L_0x7fc746baa490;  1 drivers
v0x7fc746912010_0 .net "c", 0 0, L_0x7fc746baa2b0;  1 drivers
v0x7fc74692daa0_0 .net "s", 0 0, L_0x7fc746baa240;  1 drivers
S_0x7fc746c5dda0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746c953e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746baa730 .functor XOR 1, L_0x7fc746baa850, L_0x7fc746baa970, C4<0>, C4<0>;
L_0x7fc746baa7a0 .functor AND 1, L_0x7fc746baa850, L_0x7fc746baa970, C4<1>, C4<1>;
v0x7fc74692db30_0 .net "a", 0 0, L_0x7fc746baa850;  1 drivers
v0x7fc74694d220_0 .net "b", 0 0, L_0x7fc746baa970;  1 drivers
v0x7fc74694d2b0_0 .net "c", 0 0, L_0x7fc746baa7a0;  1 drivers
v0x7fc746c5df10_0 .net "s", 0 0, L_0x7fc746baa730;  1 drivers
S_0x7fc74568d230 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc74692d930;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c721e0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc745668b90_0 .net "a", 1 0, L_0x7fc746bac130;  1 drivers
v0x7fc74565ff70_0 .net "b", 1 0, L_0x7fc746bac210;  1 drivers
v0x7fc745660000_0 .net "c", 3 0, L_0x7fc746babf90;  alias, 1 drivers
v0x7fc745660090_0 .net "temp", 3 0, L_0x7fc746baba40;  1 drivers
L_0x7fc746baad20 .part L_0x7fc746bac130, 0, 1;
L_0x7fc746baadc0 .part L_0x7fc746bac210, 0, 1;
L_0x7fc746baaf50 .part L_0x7fc746bac130, 1, 1;
L_0x7fc746bab030 .part L_0x7fc746bac210, 0, 1;
L_0x7fc746bab200 .part L_0x7fc746bac130, 0, 1;
L_0x7fc746bab2d0 .part L_0x7fc746bac210, 1, 1;
L_0x7fc746bab460 .part L_0x7fc746bac130, 1, 1;
L_0x7fc746bab580 .part L_0x7fc746bac210, 1, 1;
L_0x7fc746bab8b0 .part L_0x7fc746baba40, 0, 1;
L_0x7fc746bab9a0 .part L_0x7fc746baba40, 1, 1;
L_0x7fc746baba40 .concat8 [ 1 1 1 1], L_0x7fc746bab110, L_0x7fc746bab370, L_0x7fc746bab6a0, L_0x7fc746bab7c0;
L_0x7fc746babd60 .part L_0x7fc746baba40, 2, 1;
L_0x7fc746babe80 .part L_0x7fc746baba40, 3, 1;
L_0x7fc746babf90 .concat8 [ 1 1 1 1], L_0x7fc746baae60, L_0x7fc746bab750, L_0x7fc746babc40, L_0x7fc746babcb0;
S_0x7fc74568b1b0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74568d230;
 .timescale -9 -12;
L_0x7fc746baae60 .functor AND 1, L_0x7fc746baad20, L_0x7fc746baadc0, C4<1>, C4<1>;
L_0x7fc746bab110 .functor AND 1, L_0x7fc746baaf50, L_0x7fc746bab030, C4<1>, C4<1>;
L_0x7fc746bab370 .functor AND 1, L_0x7fc746bab200, L_0x7fc746bab2d0, C4<1>, C4<1>;
L_0x7fc746bab6a0 .functor AND 1, L_0x7fc746bab460, L_0x7fc746bab580, C4<1>, C4<1>;
v0x7fc746c07160_0 .net *"_ivl_0", 0 0, L_0x7fc746baad20;  1 drivers
v0x7fc745686480_0 .net *"_ivl_1", 0 0, L_0x7fc746baadc0;  1 drivers
v0x7fc745686510_0 .net *"_ivl_10", 0 0, L_0x7fc746bab370;  1 drivers
v0x7fc7456865a0_0 .net *"_ivl_12", 0 0, L_0x7fc746bab460;  1 drivers
v0x7fc745686630_0 .net *"_ivl_13", 0 0, L_0x7fc746bab580;  1 drivers
v0x7fc74567f880_0 .net *"_ivl_14", 0 0, L_0x7fc746bab6a0;  1 drivers
v0x7fc74567f910_0 .net *"_ivl_2", 0 0, L_0x7fc746baae60;  1 drivers
v0x7fc74567f9a0_0 .net *"_ivl_4", 0 0, L_0x7fc746baaf50;  1 drivers
v0x7fc74567fa30_0 .net *"_ivl_5", 0 0, L_0x7fc746bab030;  1 drivers
v0x7fc7456689e0_0 .net *"_ivl_6", 0 0, L_0x7fc746bab110;  1 drivers
v0x7fc745668a70_0 .net *"_ivl_8", 0 0, L_0x7fc746bab200;  1 drivers
v0x7fc745668b00_0 .net *"_ivl_9", 0 0, L_0x7fc746bab2d0;  1 drivers
S_0x7fc746905ed0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74568b1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746bab750 .functor XOR 1, L_0x7fc746bab8b0, L_0x7fc746bab9a0, C4<0>, C4<0>;
L_0x7fc746bab7c0 .functor AND 1, L_0x7fc746bab8b0, L_0x7fc746bab9a0, C4<1>, C4<1>;
v0x7fc745666200_0 .net "a", 0 0, L_0x7fc746bab8b0;  1 drivers
v0x7fc74568b320_0 .net "b", 0 0, L_0x7fc746bab9a0;  1 drivers
v0x7fc74568b3b0_0 .net "c", 0 0, L_0x7fc746bab7c0;  1 drivers
v0x7fc74568d3a0_0 .net "s", 0 0, L_0x7fc746bab750;  1 drivers
S_0x7fc746c06f60 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74568b1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746babc40 .functor XOR 1, L_0x7fc746babd60, L_0x7fc746babe80, C4<0>, C4<0>;
L_0x7fc746babcb0 .functor AND 1, L_0x7fc746babd60, L_0x7fc746babe80, C4<1>, C4<1>;
v0x7fc74568d430_0 .net "a", 0 0, L_0x7fc746babd60;  1 drivers
v0x7fc746906040_0 .net "b", 0 0, L_0x7fc746babe80;  1 drivers
v0x7fc7469060d0_0 .net "c", 0 0, L_0x7fc746babcb0;  1 drivers
v0x7fc746c070d0_0 .net "s", 0 0, L_0x7fc746babc40;  1 drivers
S_0x7fc745654180 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc74692d930;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc745668c60 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7456ab070_0 .net "a", 1 0, L_0x7fc746bad700;  1 drivers
v0x7fc7456ab100_0 .net "b", 1 0, L_0x7fc746bad7d0;  1 drivers
v0x7fc7456ab190_0 .net "c", 3 0, L_0x7fc746bad560;  alias, 1 drivers
v0x7fc7456ab220_0 .net "temp", 3 0, L_0x7fc746bad010;  1 drivers
L_0x7fc746bac2f0 .part L_0x7fc746bad700, 0, 1;
L_0x7fc746bac390 .part L_0x7fc746bad7d0, 0, 1;
L_0x7fc746bac520 .part L_0x7fc746bad700, 1, 1;
L_0x7fc746bac600 .part L_0x7fc746bad7d0, 0, 1;
L_0x7fc746bac7d0 .part L_0x7fc746bad700, 0, 1;
L_0x7fc746bac8a0 .part L_0x7fc746bad7d0, 1, 1;
L_0x7fc746baca30 .part L_0x7fc746bad700, 1, 1;
L_0x7fc746bacb50 .part L_0x7fc746bad7d0, 1, 1;
L_0x7fc746bace80 .part L_0x7fc746bad010, 0, 1;
L_0x7fc746bacf70 .part L_0x7fc746bad010, 1, 1;
L_0x7fc746bad010 .concat8 [ 1 1 1 1], L_0x7fc746bac6e0, L_0x7fc746bac940, L_0x7fc746bacc70, L_0x7fc746bacd90;
L_0x7fc746bad330 .part L_0x7fc746bad010, 2, 1;
L_0x7fc746bad450 .part L_0x7fc746bad010, 3, 1;
L_0x7fc746bad560 .concat8 [ 1 1 1 1], L_0x7fc746bac430, L_0x7fc746bacd20, L_0x7fc746bad210, L_0x7fc746bad280;
S_0x7fc745648390 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc745654180;
 .timescale -9 -12;
L_0x7fc746bac430 .functor AND 1, L_0x7fc746bac2f0, L_0x7fc746bac390, C4<1>, C4<1>;
L_0x7fc746bac6e0 .functor AND 1, L_0x7fc746bac520, L_0x7fc746bac600, C4<1>, C4<1>;
L_0x7fc746bac940 .functor AND 1, L_0x7fc746bac7d0, L_0x7fc746bac8a0, C4<1>, C4<1>;
L_0x7fc746bacc70 .functor AND 1, L_0x7fc746baca30, L_0x7fc746bacb50, C4<1>, C4<1>;
v0x7fc745654380_0 .net *"_ivl_0", 0 0, L_0x7fc746bac2f0;  1 drivers
v0x7fc7456e6300_0 .net *"_ivl_1", 0 0, L_0x7fc746bac390;  1 drivers
v0x7fc7456e6390_0 .net *"_ivl_10", 0 0, L_0x7fc746bac940;  1 drivers
v0x7fc7456e6420_0 .net *"_ivl_12", 0 0, L_0x7fc746baca30;  1 drivers
v0x7fc7456e64b0_0 .net *"_ivl_13", 0 0, L_0x7fc746bacb50;  1 drivers
v0x7fc7456e6540_0 .net *"_ivl_14", 0 0, L_0x7fc746bacc70;  1 drivers
v0x7fc7456ca7a0_0 .net *"_ivl_2", 0 0, L_0x7fc746bac430;  1 drivers
v0x7fc7456ca830_0 .net *"_ivl_4", 0 0, L_0x7fc746bac520;  1 drivers
v0x7fc7456ca8c0_0 .net *"_ivl_5", 0 0, L_0x7fc746bac600;  1 drivers
v0x7fc7456ca950_0 .net *"_ivl_6", 0 0, L_0x7fc746bac6e0;  1 drivers
v0x7fc7456ca9e0_0 .net *"_ivl_8", 0 0, L_0x7fc746bac7d0;  1 drivers
v0x7fc7456aafe0_0 .net *"_ivl_9", 0 0, L_0x7fc746bac8a0;  1 drivers
S_0x7fc74563c5a0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc745648390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746bacd20 .functor XOR 1, L_0x7fc746bace80, L_0x7fc746bacf70, C4<0>, C4<0>;
L_0x7fc746bacd90 .functor AND 1, L_0x7fc746bace80, L_0x7fc746bacf70, C4<1>, C4<1>;
v0x7fc745660120_0 .net "a", 0 0, L_0x7fc746bace80;  1 drivers
v0x7fc74563c710_0 .net "b", 0 0, L_0x7fc746bacf70;  1 drivers
v0x7fc74563c7a0_0 .net "c", 0 0, L_0x7fc746bacd90;  1 drivers
v0x7fc745648500_0 .net "s", 0 0, L_0x7fc746bacd20;  1 drivers
S_0x7fc745630f20 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc745648390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746bad210 .functor XOR 1, L_0x7fc746bad330, L_0x7fc746bad450, C4<0>, C4<0>;
L_0x7fc746bad280 .functor AND 1, L_0x7fc746bad330, L_0x7fc746bad450, C4<1>, C4<1>;
v0x7fc745648590_0 .net "a", 0 0, L_0x7fc746bad330;  1 drivers
v0x7fc745631090_0 .net "b", 0 0, L_0x7fc746bad450;  1 drivers
v0x7fc745631120_0 .net "c", 0 0, L_0x7fc746bad280;  1 drivers
v0x7fc7456542f0_0 .net "s", 0 0, L_0x7fc746bad210;  1 drivers
S_0x7fc7469f7010 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc74692d930;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c8dcf0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7469788e0_0 .net "a", 1 0, L_0x7fc7465fbd50;  1 drivers
v0x7fc746978970_0 .net "b", 1 0, L_0x7fc7465fb9d0;  1 drivers
v0x7fc746978a00_0 .net "c", 3 0, L_0x7fc7465fcbf0;  alias, 1 drivers
v0x7fc74695cca0_0 .net "temp", 3 0, L_0x7fc7465dba10;  1 drivers
L_0x7fc746bad870 .part L_0x7fc7465fbd50, 0, 1;
L_0x7fc746bad910 .part L_0x7fc7465fb9d0, 0, 1;
L_0x7fc746456db0 .part L_0x7fc7465fbd50, 1, 1;
L_0x7fc746456e50 .part L_0x7fc7465fb9d0, 0, 1;
L_0x7fc7460a5af0 .part L_0x7fc7465fbd50, 0, 1;
L_0x7fc7460c7dc0 .part L_0x7fc7465fb9d0, 1, 1;
L_0x7fc7460a6ae0 .part L_0x7fc7465fbd50, 1, 1;
L_0x7fc7460bba70 .part L_0x7fc7465fb9d0, 1, 1;
L_0x7fc7460a7ad0 .part L_0x7fc7465dba10, 0, 1;
L_0x7fc7460a8ac0 .part L_0x7fc7465dba10, 1, 1;
L_0x7fc7465dba10 .concat8 [ 1 1 1 1], L_0x7fc746456f30, L_0x7fc7460c7e60, L_0x7fc7460bbb10, L_0x7fc7460a5b90;
L_0x7fc7465f7570 .part L_0x7fc7465dba10, 2, 1;
L_0x7fc7465fcf70 .part L_0x7fc7465dba10, 3, 1;
L_0x7fc7465fcbf0 .concat8 [ 1 1 1 1], L_0x7fc746bad9b0, L_0x7fc7460a6b80, L_0x7fc7460a8b60, L_0x7fc7460a7b70;
S_0x7fc7469db630 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc7469f7010;
 .timescale -9 -12;
L_0x7fc746bad9b0 .functor AND 1, L_0x7fc746bad870, L_0x7fc746bad910, C4<1>, C4<1>;
L_0x7fc746456f30 .functor AND 1, L_0x7fc746456db0, L_0x7fc746456e50, C4<1>, C4<1>;
L_0x7fc7460c7e60 .functor AND 1, L_0x7fc7460a5af0, L_0x7fc7460c7dc0, C4<1>, C4<1>;
L_0x7fc7460bbb10 .functor AND 1, L_0x7fc7460a6ae0, L_0x7fc7460bba70, C4<1>, C4<1>;
v0x7fc74699d1b0_0 .net *"_ivl_0", 0 0, L_0x7fc746bad870;  1 drivers
v0x7fc74699d240_0 .net *"_ivl_1", 0 0, L_0x7fc746bad910;  1 drivers
v0x7fc74699d2d0_0 .net *"_ivl_10", 0 0, L_0x7fc7460c7e60;  1 drivers
v0x7fc74699d360_0 .net *"_ivl_12", 0 0, L_0x7fc7460a6ae0;  1 drivers
v0x7fc74699d3f0_0 .net *"_ivl_13", 0 0, L_0x7fc7460bba70;  1 drivers
v0x7fc74698c080_0 .net *"_ivl_14", 0 0, L_0x7fc7460bbb10;  1 drivers
v0x7fc74698c110_0 .net *"_ivl_2", 0 0, L_0x7fc746bad9b0;  1 drivers
v0x7fc74698c1a0_0 .net *"_ivl_4", 0 0, L_0x7fc746456db0;  1 drivers
v0x7fc74698c230_0 .net *"_ivl_5", 0 0, L_0x7fc746456e50;  1 drivers
v0x7fc74698c2c0_0 .net *"_ivl_6", 0 0, L_0x7fc746456f30;  1 drivers
v0x7fc7469787c0_0 .net *"_ivl_8", 0 0, L_0x7fc7460a5af0;  1 drivers
v0x7fc746978850_0 .net *"_ivl_9", 0 0, L_0x7fc7460c7dc0;  1 drivers
S_0x7fc7469cc150 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc7469db630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460a6b80 .functor XOR 1, L_0x7fc7460a7ad0, L_0x7fc7460a8ac0, C4<0>, C4<0>;
L_0x7fc7460a5b90 .functor AND 1, L_0x7fc7460a7ad0, L_0x7fc7460a8ac0, C4<1>, C4<1>;
v0x7fc7469cc2c0_0 .net "a", 0 0, L_0x7fc7460a7ad0;  1 drivers
v0x7fc7469cc350_0 .net "b", 0 0, L_0x7fc7460a8ac0;  1 drivers
v0x7fc7469db7a0_0 .net "c", 0 0, L_0x7fc7460a5b90;  1 drivers
v0x7fc7469db830_0 .net "s", 0 0, L_0x7fc7460a6b80;  1 drivers
S_0x7fc7469b05f0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc7469db630;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460a8b60 .functor XOR 1, L_0x7fc7465f7570, L_0x7fc7465fcf70, C4<0>, C4<0>;
L_0x7fc7460a7b70 .functor AND 1, L_0x7fc7465f7570, L_0x7fc7465fcf70, C4<1>, C4<1>;
v0x7fc7469b0760_0 .net "a", 0 0, L_0x7fc7465f7570;  1 drivers
v0x7fc7469b07f0_0 .net "b", 0 0, L_0x7fc7465fcf70;  1 drivers
v0x7fc7469f7180_0 .net "c", 0 0, L_0x7fc7460a7b70;  1 drivers
v0x7fc7469f7210_0 .net "s", 0 0, L_0x7fc7460a8b60;  1 drivers
S_0x7fc7456fae90 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc74567fb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x7fc746c7d640 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000010000>;
v0x7fc746d66bb0_0 .net "a", 15 0, L_0x7fc746550900;  1 drivers
v0x7fc746d66c70_0 .net "b", 15 0, L_0x7fc7465509a0;  1 drivers
v0x7fc746d66d10_0 .net "c", 31 0, L_0x7fc746550ad0;  alias, 1 drivers
v0x7fc746d66dc0_0 .net "concat1", 15 0, L_0x7fc746552b10;  1 drivers
v0x7fc746d66e70_0 .net "concat2", 23 0, L_0x7fc746552940;  1 drivers
v0x7fc746d66f60_0 .net "concat3", 23 0, L_0x7fc7465526d0;  1 drivers
v0x7fc746d67010_0 .net "concat4", 23 0, L_0x7fc746550e70;  1 drivers
v0x7fc746d670c0_0 .net "mul_00", 15 0, L_0x7fc746afa550;  1 drivers
v0x7fc746d67160_0 .net "mul_01", 15 0, L_0x7fc7465abb80;  1 drivers
v0x7fc746d67290_0 .net "mul_10", 15 0, L_0x7fc7460f4a60;  1 drivers
v0x7fc746d67320_0 .net "mul_11", 15 0, L_0x7fc746553050;  1 drivers
v0x7fc746d673b0_0 .net "sum_temp1", 15 0, L_0x7fc7465528a0;  1 drivers
v0x7fc746d67450_0 .net "sum_temp2", 23 0, L_0x7fc7465527b0;  1 drivers
v0x7fc746d67500_0 .net "sum_temp3", 23 0, L_0x7fc746550f10;  1 drivers
L_0x7fc746af4570 .part L_0x7fc746550900, 0, 8;
L_0x7fc746af4610 .part L_0x7fc7465509a0, 0, 8;
L_0x7fc7460f4890 .part L_0x7fc746550900, 8, 8;
L_0x7fc7460f4610 .part L_0x7fc7465509a0, 0, 8;
L_0x7fc7465ab9b0 .part L_0x7fc746550900, 0, 8;
L_0x7fc7465ab770 .part L_0x7fc7465509a0, 8, 8;
L_0x7fc746552e80 .part L_0x7fc746550900, 8, 8;
L_0x7fc746552c40 .part L_0x7fc7465509a0, 8, 8;
L_0x7fc746552a70 .part L_0x7fc746afa550, 8, 8;
L_0x7fc7465528a0 .arith/sum 16, L_0x7fc7460f4a60, L_0x7fc746552b10;
L_0x7fc7465527b0 .arith/sum 24, L_0x7fc746552940, L_0x7fc7465526d0;
L_0x7fc746550f10 .arith/sum 24, L_0x7fc746550e70, L_0x7fc7465527b0;
L_0x7fc746550ca0 .part L_0x7fc746afa550, 0, 8;
L_0x7fc746550ad0 .concat8 [ 8 24 0 0], L_0x7fc746550ca0, L_0x7fc746550bb0;
S_0x7fc7456f1040 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc7456fae90;
 .timescale -9 -12;
L_0x7fc746550bb0 .functor BUFZ 24, L_0x7fc746550f10, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x7fc746d666a0_0 .net *"_ivl_10", 7 0, L_0x7fc746552a70;  1 drivers
L_0x7fc746e02e70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc746d66760_0 .net/2u *"_ivl_13", 7 0, L_0x7fc746e02e70;  1 drivers
L_0x7fc746e02eb8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc746d66800_0 .net/2u *"_ivl_17", 7 0, L_0x7fc746e02eb8;  1 drivers
L_0x7fc746e02f00 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc746d668b0_0 .net/2u *"_ivl_21", 7 0, L_0x7fc746e02f00;  1 drivers
v0x7fc746d66960_0 .net *"_ivl_25", 7 0, L_0x7fc746550ca0;  1 drivers
v0x7fc746d66a50_0 .net *"_ivl_27", 23 0, L_0x7fc746550bb0;  1 drivers
L_0x7fc746e02e28 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc746d66b00_0 .net/2u *"_ivl_8", 7 0, L_0x7fc746e02e28;  1 drivers
L_0x7fc746552b10 .concat [ 8 8 0 0], L_0x7fc746552a70, L_0x7fc746e02e28;
L_0x7fc746552940 .concat [ 16 8 0 0], L_0x7fc7465abb80, L_0x7fc746e02e70;
L_0x7fc7465526d0 .concat [ 8 16 0 0], L_0x7fc746e02eb8, L_0x7fc746553050;
L_0x7fc746550e70 .concat [ 16 8 0 0], L_0x7fc7465528a0, L_0x7fc746e02f00;
S_0x7fc7456f1200 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc7456f1040;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x7fc7456f13c0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000001000>;
v0x7fc746cc3da0_0 .net "a", 7 0, L_0x7fc746af4570;  1 drivers
v0x7fc746cc3e60_0 .net "b", 7 0, L_0x7fc746af4610;  1 drivers
v0x7fc746cc3f00_0 .net "c", 15 0, L_0x7fc746afa550;  alias, 1 drivers
v0x7fc746cc3fb0_0 .net "concat1", 7 0, L_0x7fc7465ca9a0;  1 drivers
v0x7fc746cc4060_0 .net "concat2", 11 0, L_0x7fc7465c73d0;  1 drivers
v0x7fc746cc4150_0 .net "concat3", 11 0, L_0x7fc7465c7470;  1 drivers
v0x7fc746cc4200_0 .net "concat4", 11 0, L_0x7fc746affdb0;  1 drivers
v0x7fc746cc42b0_0 .net "mul_00", 7 0, L_0x7fc746ac9490;  1 drivers
v0x7fc746cc4350_0 .net "mul_01", 7 0, L_0x7fc746a059e0;  1 drivers
v0x7fc746cc4480_0 .net "mul_10", 7 0, L_0x7fc746a68640;  1 drivers
v0x7fc746cc4510_0 .net "mul_11", 7 0, L_0x7fc7465d2710;  1 drivers
v0x7fc746cc45a0_0 .net "sum_temp1", 7 0, L_0x7fc7465c8fc0;  1 drivers
v0x7fc746cc4640_0 .net "sum_temp2", 11 0, L_0x7fc7465c5dd0;  1 drivers
v0x7fc746cc46f0_0 .net "sum_temp3", 11 0, L_0x7fc746afaa20;  1 drivers
L_0x7fc746ac3560 .part L_0x7fc746af4570, 0, 4;
L_0x7fc746aa53d0 .part L_0x7fc746af4610, 0, 4;
L_0x7fc746a682c0 .part L_0x7fc746af4570, 4, 4;
L_0x7fc746a68ea0 .part L_0x7fc746af4610, 0, 4;
L_0x7fc746a065c0 .part L_0x7fc746af4570, 0, 4;
L_0x7fc746a04fd0 .part L_0x7fc746af4610, 4, 4;
L_0x7fc7465ce160 .part L_0x7fc746af4570, 4, 4;
L_0x7fc7465ce200 .part L_0x7fc746af4610, 4, 4;
L_0x7fc7465cce40 .part L_0x7fc746ac9490, 4, 4;
L_0x7fc7465c8fc0 .arith/sum 8, L_0x7fc746a68640, L_0x7fc7465ca9a0;
L_0x7fc7465c5dd0 .arith/sum 12, L_0x7fc7465c73d0, L_0x7fc7465c7470;
L_0x7fc746afaa20 .arith/sum 12, L_0x7fc746affdb0, L_0x7fc7465c5dd0;
L_0x7fc746afa780 .part L_0x7fc746ac9490, 0, 4;
L_0x7fc746afa550 .concat8 [ 4 12 0 0], L_0x7fc746afa780, L_0x7fc746af66e0;
S_0x7fc7456eb0f0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc7456f1200;
 .timescale -9 -12;
L_0x7fc746af66e0 .functor BUFZ 12, L_0x7fc746afaa20, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7fc746cc3890_0 .net *"_ivl_10", 3 0, L_0x7fc7465cce40;  1 drivers
L_0x7fc746e01c70 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746cc3950_0 .net/2u *"_ivl_13", 3 0, L_0x7fc746e01c70;  1 drivers
L_0x7fc746e01cb8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746cc39f0_0 .net/2u *"_ivl_17", 3 0, L_0x7fc746e01cb8;  1 drivers
L_0x7fc746e01d00 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746cc3aa0_0 .net/2u *"_ivl_21", 3 0, L_0x7fc746e01d00;  1 drivers
v0x7fc746cc3b50_0 .net *"_ivl_25", 3 0, L_0x7fc746afa780;  1 drivers
v0x7fc746cc3c40_0 .net *"_ivl_27", 11 0, L_0x7fc746af66e0;  1 drivers
L_0x7fc746e01c28 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746cc3cf0_0 .net/2u *"_ivl_8", 3 0, L_0x7fc746e01c28;  1 drivers
L_0x7fc7465ca9a0 .concat [ 4 4 0 0], L_0x7fc7465cce40, L_0x7fc746e01c28;
L_0x7fc7465c73d0 .concat [ 8 4 0 0], L_0x7fc746a059e0, L_0x7fc746e01c70;
L_0x7fc7465c7470 .concat [ 4 8 0 0], L_0x7fc746e01cb8, L_0x7fc7465d2710;
L_0x7fc746affdb0 .concat [ 8 4 0 0], L_0x7fc7465c8fc0, L_0x7fc746e01d00;
S_0x7fc7456eb2b0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc7456eb0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc7456eb470 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746996150_0 .net "a", 3 0, L_0x7fc746ac3560;  1 drivers
v0x7fc746996210_0 .net "b", 3 0, L_0x7fc746aa53d0;  1 drivers
v0x7fc7469962b0_0 .net "c", 7 0, L_0x7fc746ac9490;  alias, 1 drivers
v0x7fc746996360_0 .net "concat1", 3 0, L_0x7fc746acfa60;  1 drivers
v0x7fc746983510_0 .net "concat2", 5 0, L_0x7fc746ace840;  1 drivers
v0x7fc746983600_0 .net "concat3", 5 0, L_0x7fc746acf420;  1 drivers
v0x7fc7469836b0_0 .net "concat4", 5 0, L_0x7fc746ac9ad0;  1 drivers
v0x7fc746983760_0 .net "mul_00", 3 0, L_0x7fc7465c6ac0;  1 drivers
v0x7fc746983800_0 .net "mul_01", 3 0, L_0x7fc746adbd30;  1 drivers
v0x7fc74697d560_0 .net "mul_10", 3 0, L_0x7fc746af4be0;  1 drivers
v0x7fc74697d5f0_0 .net "mul_11", 3 0, L_0x7fc746ad4790;  1 drivers
v0x7fc74697d680_0 .net "sum_temp1", 3 0, L_0x7fc746acebc0;  1 drivers
v0x7fc74697d720_0 .net "sum_temp2", 5 0, L_0x7fc746ac9e50;  1 drivers
v0x7fc74697d7d0_0 .net "sum_temp3", 5 0, L_0x7fc746ac8c30;  1 drivers
L_0x7fc7465c6100 .part L_0x7fc746ac3560, 0, 2;
L_0x7fc7465c5b40 .part L_0x7fc746aa53d0, 0, 2;
L_0x7fc746af57c0 .part L_0x7fc746ac3560, 2, 2;
L_0x7fc746af41d0 .part L_0x7fc746aa53d0, 0, 2;
L_0x7fc746adc920 .part L_0x7fc746ac3560, 0, 2;
L_0x7fc746adc630 .part L_0x7fc746aa53d0, 2, 2;
L_0x7fc746ad5370 .part L_0x7fc746ac3560, 2, 2;
L_0x7fc746ad3d80 .part L_0x7fc746aa53d0, 2, 2;
L_0x7fc746acfde0 .part L_0x7fc7465c6ac0, 2, 2;
L_0x7fc746acebc0 .arith/sum 4, L_0x7fc746af4be0, L_0x7fc746acfa60;
L_0x7fc746ac9e50 .arith/sum 6, L_0x7fc746ace840, L_0x7fc746acf420;
L_0x7fc746ac8c30 .arith/sum 6, L_0x7fc746ac9ad0, L_0x7fc746ac9e50;
L_0x7fc746ac88b0 .part L_0x7fc7465c6ac0, 0, 2;
L_0x7fc746ac9490 .concat8 [ 2 6 0 0], L_0x7fc746ac88b0, L_0x7fc7465ec2b0;
S_0x7fc7456e51b0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc7456eb2b0;
 .timescale -9 -12;
L_0x7fc7465ec2b0 .functor BUFZ 6, L_0x7fc746ac8c30, C4<000000>, C4<000000>, C4<000000>;
v0x7fc74699c040_0 .net *"_ivl_10", 1 0, L_0x7fc746acfde0;  1 drivers
L_0x7fc746e017f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74699c100_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e017f0;  1 drivers
L_0x7fc746e01838 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74699c1a0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e01838;  1 drivers
L_0x7fc746e01880 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74699c250_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e01880;  1 drivers
v0x7fc74699c300_0 .net *"_ivl_25", 1 0, L_0x7fc746ac88b0;  1 drivers
v0x7fc746995ff0_0 .net *"_ivl_27", 5 0, L_0x7fc7465ec2b0;  1 drivers
L_0x7fc746e017a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc7469960a0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e017a8;  1 drivers
L_0x7fc746acfa60 .concat [ 2 2 0 0], L_0x7fc746acfde0, L_0x7fc746e017a8;
L_0x7fc746ace840 .concat [ 4 2 0 0], L_0x7fc746adbd30, L_0x7fc746e017f0;
L_0x7fc746acf420 .concat [ 2 4 0 0], L_0x7fc746e01838, L_0x7fc746ad4790;
L_0x7fc746ac9ad0 .concat [ 4 2 0 0], L_0x7fc746acebc0, L_0x7fc746e01880;
S_0x7fc7456e5370 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc7456e51b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7456df140 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7456b5e40_0 .net "a", 1 0, L_0x7fc7465c6100;  1 drivers
v0x7fc7456b5ed0_0 .net "b", 1 0, L_0x7fc7465c5b40;  1 drivers
v0x7fc7456b5f70_0 .net "c", 3 0, L_0x7fc7465c6ac0;  alias, 1 drivers
v0x7fc7456b6000_0 .net "temp", 3 0, L_0x7fc7465c7ef0;  1 drivers
L_0x7fc7465cc560 .part L_0x7fc7465c6100, 0, 1;
L_0x7fc7465cd290 .part L_0x7fc7465c5b40, 0, 1;
L_0x7fc7465cc160 .part L_0x7fc7465c6100, 1, 1;
L_0x7fc7465cb6b0 .part L_0x7fc7465c5b40, 0, 1;
L_0x7fc7465cad20 .part L_0x7fc7465c6100, 0, 1;
L_0x7fc7465ca1f0 .part L_0x7fc7465c5b40, 1, 1;
L_0x7fc7465c9330 .part L_0x7fc7465c6100, 1, 1;
L_0x7fc7465c9190 .part L_0x7fc7465c5b40, 1, 1;
L_0x7fc7465c9e70 .part L_0x7fc7465c7ef0, 0, 1;
L_0x7fc7465c8d50 .part L_0x7fc7465c7ef0, 1, 1;
L_0x7fc7465c7ef0 .concat8 [ 1 1 1 1], L_0x7fc7465cb750, L_0x7fc7465ca290, L_0x7fc7465c9230, L_0x7fc7465cadc0;
L_0x7fc7465c7b60 .part L_0x7fc7465c7ef0, 2, 1;
L_0x7fc7465c7110 .part L_0x7fc7465c7ef0, 3, 1;
L_0x7fc7465c6ac0 .concat8 [ 1 1 1 1], L_0x7fc7465cd330, L_0x7fc7465c93d0, L_0x7fc7465c7f90, L_0x7fc7465c8df0;
S_0x7fc7456df250 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc7456e5370;
 .timescale -9 -12;
L_0x7fc7465cd330 .functor AND 1, L_0x7fc7465cc560, L_0x7fc7465cd290, C4<1>, C4<1>;
L_0x7fc7465cb750 .functor AND 1, L_0x7fc7465cc160, L_0x7fc7465cb6b0, C4<1>, C4<1>;
L_0x7fc7465ca290 .functor AND 1, L_0x7fc7465cad20, L_0x7fc7465ca1f0, C4<1>, C4<1>;
L_0x7fc7465c9230 .functor AND 1, L_0x7fc7465c9330, L_0x7fc7465c9190, C4<1>, C4<1>;
v0x7fc7456c9600_0 .net *"_ivl_0", 0 0, L_0x7fc7465cc560;  1 drivers
v0x7fc7456c96c0_0 .net *"_ivl_1", 0 0, L_0x7fc7465cd290;  1 drivers
v0x7fc7456c9760_0 .net *"_ivl_10", 0 0, L_0x7fc7465ca290;  1 drivers
v0x7fc7456c9810_0 .net *"_ivl_12", 0 0, L_0x7fc7465c9330;  1 drivers
v0x7fc7456c98c0_0 .net *"_ivl_13", 0 0, L_0x7fc7465c9190;  1 drivers
v0x7fc7456c35d0_0 .net *"_ivl_14", 0 0, L_0x7fc7465c9230;  1 drivers
v0x7fc7456c3660_0 .net *"_ivl_2", 0 0, L_0x7fc7465cd330;  1 drivers
v0x7fc7456c3710_0 .net *"_ivl_4", 0 0, L_0x7fc7465cc160;  1 drivers
v0x7fc7456c37c0_0 .net *"_ivl_5", 0 0, L_0x7fc7465cb6b0;  1 drivers
v0x7fc7456c38d0_0 .net *"_ivl_6", 0 0, L_0x7fc7465cb750;  1 drivers
v0x7fc7456b5d20_0 .net *"_ivl_8", 0 0, L_0x7fc7465cad20;  1 drivers
v0x7fc7456b5db0_0 .net *"_ivl_9", 0 0, L_0x7fc7465ca1f0;  1 drivers
S_0x7fc7456d54e0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc7456df250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465c93d0 .functor XOR 1, L_0x7fc7465c9e70, L_0x7fc7465c8d50, C4<0>, C4<0>;
L_0x7fc7465cadc0 .functor AND 1, L_0x7fc7465c9e70, L_0x7fc7465c8d50, C4<1>, C4<1>;
v0x7fc7456d5650_0 .net "a", 0 0, L_0x7fc7465c9e70;  1 drivers
v0x7fc7456d56e0_0 .net "b", 0 0, L_0x7fc7465c8d50;  1 drivers
v0x7fc7456d5770_0 .net "c", 0 0, L_0x7fc7465cadc0;  1 drivers
v0x7fc7456d5800_0 .net "s", 0 0, L_0x7fc7465c93d0;  1 drivers
S_0x7fc7456cf540 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc7456df250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465c7f90 .functor XOR 1, L_0x7fc7465c7b60, L_0x7fc7465c7110, C4<0>, C4<0>;
L_0x7fc7465c8df0 .functor AND 1, L_0x7fc7465c7b60, L_0x7fc7465c7110, C4<1>, C4<1>;
v0x7fc7456cf710_0 .net "a", 0 0, L_0x7fc7465c7b60;  1 drivers
v0x7fc7456cf7a0_0 .net "b", 0 0, L_0x7fc7465c7110;  1 drivers
v0x7fc7456cf830_0 .net "c", 0 0, L_0x7fc7465c8df0;  1 drivers
v0x7fc7456cf8e0_0 .net "s", 0 0, L_0x7fc7465c7f90;  1 drivers
S_0x7fc7456afd80 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc7456e51b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7456aff00 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7469fbff0_0 .net "a", 1 0, L_0x7fc746af57c0;  1 drivers
v0x7fc7469fc0b0_0 .net "b", 1 0, L_0x7fc746af41d0;  1 drivers
v0x7fc7469f5e10_0 .net "c", 3 0, L_0x7fc746af4be0;  alias, 1 drivers
v0x7fc7469f5ea0_0 .net "temp", 3 0, L_0x7fc746af6180;  1 drivers
L_0x7fc746afc2a0 .part L_0x7fc746af57c0, 0, 1;
L_0x7fc746afc060 .part L_0x7fc746af41d0, 0, 1;
L_0x7fc746aff9b0 .part L_0x7fc746af57c0, 1, 1;
L_0x7fc746afb8f0 .part L_0x7fc746af41d0, 0, 1;
L_0x7fc746afb580 .part L_0x7fc746af57c0, 0, 1;
L_0x7fc746afaf90 .part L_0x7fc746af41d0, 1, 1;
L_0x7fc746afaca0 .part L_0x7fc746af57c0, 1, 1;
L_0x7fc746af9dd0 .part L_0x7fc746af41d0, 1, 1;
L_0x7fc746af9bc0 .part L_0x7fc746af6180, 0, 1;
L_0x7fc746af0ab0 .part L_0x7fc746af6180, 1, 1;
L_0x7fc746af6180 .concat8 [ 1 1 1 1], L_0x7fc7465c61a0, L_0x7fc7465c6b60, L_0x7fc7465c7c00, L_0x7fc7465cc200;
L_0x7fc746af5e00 .part L_0x7fc746af6180, 2, 1;
L_0x7fc746af4f60 .part L_0x7fc746af6180, 3, 1;
L_0x7fc746af4be0 .concat8 [ 1 1 1 1], L_0x7fc7465c5be0, L_0x7fc7465c9f10, L_0x7fc7465cc600, L_0x7fc7465cc980;
S_0x7fc7456a9de0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc7456afd80;
 .timescale -9 -12;
L_0x7fc7465c5be0 .functor AND 1, L_0x7fc746afc2a0, L_0x7fc746afc060, C4<1>, C4<1>;
L_0x7fc7465c61a0 .functor AND 1, L_0x7fc746aff9b0, L_0x7fc746afb8f0, C4<1>, C4<1>;
L_0x7fc7465c6b60 .functor AND 1, L_0x7fc746afb580, L_0x7fc746afaf90, C4<1>, C4<1>;
L_0x7fc7465c7c00 .functor AND 1, L_0x7fc746afaca0, L_0x7fc746af9dd0, C4<1>, C4<1>;
v0x7fc74569a3d0_0 .net *"_ivl_0", 0 0, L_0x7fc746afc2a0;  1 drivers
v0x7fc74569a490_0 .net *"_ivl_1", 0 0, L_0x7fc746afc060;  1 drivers
v0x7fc74569a530_0 .net *"_ivl_10", 0 0, L_0x7fc7465c6b60;  1 drivers
v0x7fc745694220_0 .net *"_ivl_12", 0 0, L_0x7fc746afaca0;  1 drivers
v0x7fc7456942c0_0 .net *"_ivl_13", 0 0, L_0x7fc746af9dd0;  1 drivers
v0x7fc7456943b0_0 .net *"_ivl_14", 0 0, L_0x7fc7465c7c00;  1 drivers
v0x7fc745694460_0 .net *"_ivl_2", 0 0, L_0x7fc7465c5be0;  1 drivers
v0x7fc745694510_0 .net *"_ivl_4", 0 0, L_0x7fc746aff9b0;  1 drivers
v0x7fc7456945c0_0 .net *"_ivl_5", 0 0, L_0x7fc746afb8f0;  1 drivers
v0x7fc7469fbde0_0 .net *"_ivl_6", 0 0, L_0x7fc7465c61a0;  1 drivers
v0x7fc7469fbe90_0 .net *"_ivl_8", 0 0, L_0x7fc746afb580;  1 drivers
v0x7fc7469fbf40_0 .net *"_ivl_9", 0 0, L_0x7fc746afaf90;  1 drivers
S_0x7fc7456a9f50 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc7456a9de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465c9f10 .functor XOR 1, L_0x7fc746af9bc0, L_0x7fc746af0ab0, C4<0>, C4<0>;
L_0x7fc7465cc200 .functor AND 1, L_0x7fc746af9bc0, L_0x7fc746af0ab0, C4<1>, C4<1>;
v0x7fc7456aa0c0_0 .net "a", 0 0, L_0x7fc746af9bc0;  1 drivers
v0x7fc7456aa160_0 .net "b", 0 0, L_0x7fc746af0ab0;  1 drivers
v0x7fc7456a3e00_0 .net "c", 0 0, L_0x7fc7465cc200;  1 drivers
v0x7fc7456a3e90_0 .net "s", 0 0, L_0x7fc7465c9f10;  1 drivers
S_0x7fc7456a3f20 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc7456a9de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465cc600 .functor XOR 1, L_0x7fc746af5e00, L_0x7fc746af4f60, C4<0>, C4<0>;
L_0x7fc7465cc980 .functor AND 1, L_0x7fc746af5e00, L_0x7fc746af4f60, C4<1>, C4<1>;
v0x7fc7456a4150_0 .net "a", 0 0, L_0x7fc746af5e00;  1 drivers
v0x7fc74569a1c0_0 .net "b", 0 0, L_0x7fc746af4f60;  1 drivers
v0x7fc74569a250_0 .net "c", 0 0, L_0x7fc7465cc980;  1 drivers
v0x7fc74569a2e0_0 .net "s", 0 0, L_0x7fc7465cc600;  1 drivers
S_0x7fc7469f5f60 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc7456e51b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7469f6120 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7469cafe0_0 .net "a", 1 0, L_0x7fc746adc920;  1 drivers
v0x7fc7469cb070_0 .net "b", 1 0, L_0x7fc746adc630;  1 drivers
v0x7fc7469cb100_0 .net "c", 3 0, L_0x7fc746adbd30;  alias, 1 drivers
v0x7fc7469cb190_0 .net "temp", 3 0, L_0x7fc746ae3840;  1 drivers
L_0x7fc746af01e0 .part L_0x7fc746adc920, 0, 1;
L_0x7fc746aefe60 .part L_0x7fc746adc630, 0, 1;
L_0x7fc746aeefc0 .part L_0x7fc746adc920, 1, 1;
L_0x7fc746aeec40 .part L_0x7fc746adc630, 0, 1;
L_0x7fc746aef820 .part L_0x7fc746adc920, 0, 1;
L_0x7fc746aea200 .part L_0x7fc746adc630, 1, 1;
L_0x7fc746ae9e80 .part L_0x7fc746adc920, 1, 1;
L_0x7fc746ae8fe0 .part L_0x7fc746adc630, 1, 1;
L_0x7fc746ae8c60 .part L_0x7fc746ae3840, 0, 1;
L_0x7fc746ae9840 .part L_0x7fc746ae3840, 1, 1;
L_0x7fc746ae3840 .concat8 [ 1 1 1 1], L_0x7fc7465cff10, L_0x7fc7465ce480, L_0x7fc7465d0ba0, L_0x7fc7465d6f90;
L_0x7fc746adfc30 .part L_0x7fc746ae3840, 2, 1;
L_0x7fc746adbf40 .part L_0x7fc746ae3840, 3, 1;
L_0x7fc746adbd30 .concat8 [ 1 1 1 1], L_0x7fc7465cfba0, L_0x7fc7465d3380, L_0x7fc7465d8100, L_0x7fc7465e0c30;
S_0x7fc7469eff00 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc7469f5f60;
 .timescale -9 -12;
L_0x7fc7465cfba0 .functor AND 1, L_0x7fc746af01e0, L_0x7fc746aefe60, C4<1>, C4<1>;
L_0x7fc7465cff10 .functor AND 1, L_0x7fc746aeefc0, L_0x7fc746aeec40, C4<1>, C4<1>;
L_0x7fc7465ce480 .functor AND 1, L_0x7fc746aef820, L_0x7fc746aea200, C4<1>, C4<1>;
L_0x7fc7465d0ba0 .functor AND 1, L_0x7fc746ae9e80, L_0x7fc746ae8fe0, C4<1>, C4<1>;
v0x7fc7469da430_0 .net *"_ivl_0", 0 0, L_0x7fc746af01e0;  1 drivers
v0x7fc7469da4c0_0 .net *"_ivl_1", 0 0, L_0x7fc746aefe60;  1 drivers
v0x7fc7469da550_0 .net *"_ivl_10", 0 0, L_0x7fc7465ce480;  1 drivers
v0x7fc7469da5e0_0 .net *"_ivl_12", 0 0, L_0x7fc746ae9e80;  1 drivers
v0x7fc7469da690_0 .net *"_ivl_13", 0 0, L_0x7fc746ae8fe0;  1 drivers
v0x7fc7469da780_0 .net *"_ivl_14", 0 0, L_0x7fc7465d0ba0;  1 drivers
v0x7fc7469d44b0_0 .net *"_ivl_2", 0 0, L_0x7fc7465cfba0;  1 drivers
v0x7fc7469d4540_0 .net *"_ivl_4", 0 0, L_0x7fc746aeefc0;  1 drivers
v0x7fc7469d45e0_0 .net *"_ivl_5", 0 0, L_0x7fc746aeec40;  1 drivers
v0x7fc7469d46f0_0 .net *"_ivl_6", 0 0, L_0x7fc7465cff10;  1 drivers
v0x7fc7469d47a0_0 .net *"_ivl_8", 0 0, L_0x7fc746aef820;  1 drivers
v0x7fc7469caf50_0 .net *"_ivl_9", 0 0, L_0x7fc746aea200;  1 drivers
S_0x7fc7469f00c0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc7469eff00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465d3380 .functor XOR 1, L_0x7fc746ae8c60, L_0x7fc746ae9840, C4<0>, C4<0>;
L_0x7fc7465d6f90 .functor AND 1, L_0x7fc746ae8c60, L_0x7fc746ae9840, C4<1>, C4<1>;
v0x7fc7469e6330_0 .net "a", 0 0, L_0x7fc746ae8c60;  1 drivers
v0x7fc7469e63e0_0 .net "b", 0 0, L_0x7fc746ae9840;  1 drivers
v0x7fc7469e6480_0 .net "c", 0 0, L_0x7fc7465d6f90;  1 drivers
v0x7fc7469e6510_0 .net "s", 0 0, L_0x7fc7465d3380;  1 drivers
S_0x7fc7469e0380 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc7469eff00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465d8100 .functor XOR 1, L_0x7fc746adfc30, L_0x7fc746adbf40, C4<0>, C4<0>;
L_0x7fc7465e0c30 .functor AND 1, L_0x7fc746adfc30, L_0x7fc746adbf40, C4<1>, C4<1>;
v0x7fc7469e6670_0 .net "a", 0 0, L_0x7fc746adfc30;  1 drivers
v0x7fc7469e0500_0 .net "b", 0 0, L_0x7fc746adbf40;  1 drivers
v0x7fc7469e05a0_0 .net "c", 0 0, L_0x7fc7465e0c30;  1 drivers
v0x7fc7469e0650_0 .net "s", 0 0, L_0x7fc7465d8100;  1 drivers
S_0x7fc7469c4f70 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc7456e51b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7469cb2c0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc7469a2120_0 .net "a", 1 0, L_0x7fc746ad5370;  1 drivers
v0x7fc7469a21e0_0 .net "b", 1 0, L_0x7fc746ad3d80;  1 drivers
v0x7fc7469a2280_0 .net "c", 3 0, L_0x7fc746ad4790;  alias, 1 drivers
v0x7fc74699bfb0_0 .net "temp", 3 0, L_0x7fc746ad5d30;  1 drivers
L_0x7fc746adbb20 .part L_0x7fc746ad5370, 0, 1;
L_0x7fc746ac4a40 .part L_0x7fc746ad3d80, 0, 1;
L_0x7fc746a522b0 .part L_0x7fc746ad5370, 1, 1;
L_0x7fc746adb390 .part L_0x7fc746ad3d80, 0, 1;
L_0x7fc746adabb0 .part L_0x7fc746ad5370, 0, 1;
L_0x7fc746ada830 .part L_0x7fc746ad3d80, 1, 1;
L_0x7fc746ad9410 .part L_0x7fc746ad5370, 1, 1;
L_0x7fc746ad9e90 .part L_0x7fc746ad3d80, 1, 1;
L_0x7fc746ad8c70 .part L_0x7fc746ad5d30, 0, 1;
L_0x7fc746ad06b0 .part L_0x7fc746ad5d30, 1, 1;
L_0x7fc746ad5d30 .concat8 [ 1 1 1 1], L_0x7fc7465e15f0, L_0x7fc7465e6bc0, L_0x7fc7465e5fe0, L_0x7fc7465e7200;
L_0x7fc746ad59b0 .part L_0x7fc746ad5d30, 2, 1;
L_0x7fc746ad4b10 .part L_0x7fc746ad5d30, 3, 1;
L_0x7fc746ad4790 .concat8 [ 1 1 1 1], L_0x7fc7465e03d0, L_0x7fc7465e6360, L_0x7fc7465e7580, L_0x7fc7465eb520;
S_0x7fc7469c51b0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc7469c4f70;
 .timescale -9 -12;
L_0x7fc7465e03d0 .functor AND 1, L_0x7fc746adbb20, L_0x7fc746ac4a40, C4<1>, C4<1>;
L_0x7fc7465e15f0 .functor AND 1, L_0x7fc746a522b0, L_0x7fc746adb390, C4<1>, C4<1>;
L_0x7fc7465e6bc0 .functor AND 1, L_0x7fc746adabb0, L_0x7fc746ada830, C4<1>, C4<1>;
L_0x7fc7465e5fe0 .functor AND 1, L_0x7fc746ad9410, L_0x7fc746ad9e90, C4<1>, C4<1>;
v0x7fc7469af540_0 .net *"_ivl_0", 0 0, L_0x7fc746adbb20;  1 drivers
v0x7fc7469af600_0 .net *"_ivl_1", 0 0, L_0x7fc746ac4a40;  1 drivers
v0x7fc7469af6a0_0 .net *"_ivl_10", 0 0, L_0x7fc7465e6bc0;  1 drivers
v0x7fc7469af750_0 .net *"_ivl_12", 0 0, L_0x7fc746ad9410;  1 drivers
v0x7fc7469a7ef0_0 .net *"_ivl_13", 0 0, L_0x7fc746ad9e90;  1 drivers
v0x7fc7469a7fc0_0 .net *"_ivl_14", 0 0, L_0x7fc7465e5fe0;  1 drivers
v0x7fc7469a8070_0 .net *"_ivl_2", 0 0, L_0x7fc7465e03d0;  1 drivers
v0x7fc7469a8120_0 .net *"_ivl_4", 0 0, L_0x7fc746a522b0;  1 drivers
v0x7fc7469a81d0_0 .net *"_ivl_5", 0 0, L_0x7fc746adb390;  1 drivers
v0x7fc7469a1f50_0 .net *"_ivl_6", 0 0, L_0x7fc7465e15f0;  1 drivers
v0x7fc7469a1fe0_0 .net *"_ivl_8", 0 0, L_0x7fc746adabb0;  1 drivers
v0x7fc7469a2070_0 .net *"_ivl_9", 0 0, L_0x7fc746ada830;  1 drivers
S_0x7fc7469bb330 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc7469c51b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465e6360 .functor XOR 1, L_0x7fc746ad8c70, L_0x7fc746ad06b0, C4<0>, C4<0>;
L_0x7fc7465e7200 .functor AND 1, L_0x7fc746ad8c70, L_0x7fc746ad06b0, C4<1>, C4<1>;
v0x7fc7469bb550_0 .net "a", 0 0, L_0x7fc746ad8c70;  1 drivers
v0x7fc7469bb5f0_0 .net "b", 0 0, L_0x7fc746ad06b0;  1 drivers
v0x7fc7469bb690_0 .net "c", 0 0, L_0x7fc7465e7200;  1 drivers
v0x7fc7469b5390_0 .net "s", 0 0, L_0x7fc7465e6360;  1 drivers
S_0x7fc7469b5420 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc7469c51b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465e7580 .functor XOR 1, L_0x7fc746ad59b0, L_0x7fc746ad4b10, C4<0>, C4<0>;
L_0x7fc7465eb520 .functor AND 1, L_0x7fc746ad59b0, L_0x7fc746ad4b10, C4<1>, C4<1>;
v0x7fc7469b5640_0 .net "a", 0 0, L_0x7fc746ad59b0;  1 drivers
v0x7fc7469b56d0_0 .net "b", 0 0, L_0x7fc746ad4b10;  1 drivers
v0x7fc7469af3f0_0 .net "c", 0 0, L_0x7fc7465eb520;  1 drivers
v0x7fc7469af480_0 .net "s", 0 0, L_0x7fc7465e7580;  1 drivers
S_0x7fc7469775c0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc7456eb0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc74697d930 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746c66ad0_0 .net "a", 3 0, L_0x7fc746a682c0;  1 drivers
v0x7fc746c5cb70_0 .net "b", 3 0, L_0x7fc746a68ea0;  1 drivers
v0x7fc746c5cc00_0 .net "c", 7 0, L_0x7fc746a68640;  alias, 1 drivers
v0x7fc746c5ccb0_0 .net "concat1", 3 0, L_0x7fc746a730d0;  1 drivers
v0x7fc746c5cd60_0 .net "concat2", 5 0, L_0x7fc746a71eb0;  1 drivers
v0x7fc746c5ce50_0 .net "concat3", 5 0, L_0x7fc746a72a90;  1 drivers
v0x7fc746c5cf00_0 .net "concat4", 5 0, L_0x7fc746a6a000;  1 drivers
v0x7fc746c56be0_0 .net "mul_00", 3 0, L_0x7fc746ab4740;  1 drivers
v0x7fc746c56c80_0 .net "mul_01", 3 0, L_0x7fc746a8d890;  1 drivers
v0x7fc746c56db0_0 .net "mul_10", 3 0, L_0x7fc746a9f6c0;  1 drivers
v0x7fc746c56e40_0 .net "mul_11", 3 0, L_0x7fc746a79060;  1 drivers
v0x7fc746c56ed0_0 .net "sum_temp1", 3 0, L_0x7fc746a72230;  1 drivers
v0x7fc746c56f70_0 .net "sum_temp2", 5 0, L_0x7fc746a6cbb0;  1 drivers
v0x7fc746c50c50_0 .net "sum_temp3", 5 0, L_0x7fc746a5e290;  1 drivers
L_0x7fc746ab07a0 .part L_0x7fc746a682c0, 0, 2;
L_0x7fc746ab0420 .part L_0x7fc746a68ea0, 0, 2;
L_0x7fc746aa02a0 .part L_0x7fc746a682c0, 2, 2;
L_0x7fc746a9ad10 .part L_0x7fc746a68ea0, 0, 2;
L_0x7fc746a8e470 .part L_0x7fc746a682c0, 0, 2;
L_0x7fc746a85a20 .part L_0x7fc746a68ea0, 2, 2;
L_0x7fc746a781c0 .part L_0x7fc746a682c0, 2, 2;
L_0x7fc746a78a20 .part L_0x7fc746a68ea0, 2, 2;
L_0x7fc746a73450 .part L_0x7fc746ab4740, 2, 2;
L_0x7fc746a72230 .arith/sum 4, L_0x7fc746a9f6c0, L_0x7fc746a730d0;
L_0x7fc746a6cbb0 .arith/sum 6, L_0x7fc746a71eb0, L_0x7fc746a72a90;
L_0x7fc746a5e290 .arith/sum 6, L_0x7fc746a6a000, L_0x7fc746a6cbb0;
L_0x7fc746a69860 .part L_0x7fc746ab4740, 0, 2;
L_0x7fc746a68640 .concat8 [ 2 6 0 0], L_0x7fc746a69860, L_0x7fc746a686e0;
S_0x7fc746977840 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc7469775c0;
 .timescale -9 -12;
L_0x7fc746a686e0 .functor BUFZ 6, L_0x7fc746a5e290, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746c6c9c0_0 .net *"_ivl_10", 1 0, L_0x7fc746a73450;  1 drivers
L_0x7fc746e01910 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746c6ca80_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e01910;  1 drivers
L_0x7fc746e01958 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746c66780_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e01958;  1 drivers
L_0x7fc746e019a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746c66810_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e019a0;  1 drivers
v0x7fc746c668a0_0 .net *"_ivl_25", 1 0, L_0x7fc746a69860;  1 drivers
v0x7fc746c66970_0 .net *"_ivl_27", 5 0, L_0x7fc746a686e0;  1 drivers
L_0x7fc746e018c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746c66a20_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e018c8;  1 drivers
L_0x7fc746a730d0 .concat [ 2 2 0 0], L_0x7fc746a73450, L_0x7fc746e018c8;
L_0x7fc746a71eb0 .concat [ 4 2 0 0], L_0x7fc746a8d890, L_0x7fc746e01910;
L_0x7fc746a72a90 .concat [ 2 4 0 0], L_0x7fc746e01958, L_0x7fc746a79060;
L_0x7fc746a6a000 .concat [ 4 2 0 0], L_0x7fc746a72230, L_0x7fc746e019a0;
S_0x7fc746971640 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746977840;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746971800 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc74694c140_0 .net "a", 1 0, L_0x7fc746ab07a0;  1 drivers
v0x7fc74694c200_0 .net "b", 1 0, L_0x7fc746ab0420;  1 drivers
v0x7fc746945ee0_0 .net "c", 3 0, L_0x7fc746ab4740;  alias, 1 drivers
v0x7fc746945f70_0 .net "temp", 3 0, L_0x7fc746ab54d0;  1 drivers
L_0x7fc746a6da50 .part L_0x7fc746ab07a0, 0, 1;
L_0x7fc746abcde0 .part L_0x7fc746ab0420, 0, 1;
L_0x7fc746ab1070 .part L_0x7fc746ab07a0, 1, 1;
L_0x7fc746abc640 .part L_0x7fc746ab0420, 0, 1;
L_0x7fc746abc2c0 .part L_0x7fc746ab07a0, 0, 1;
L_0x7fc746abb420 .part L_0x7fc746ab0420, 1, 1;
L_0x7fc746abb0a0 .part L_0x7fc746ab07a0, 1, 1;
L_0x7fc746abbc80 .part L_0x7fc746ab0420, 1, 1;
L_0x7fc746ab66f0 .part L_0x7fc746ab54d0, 0, 1;
L_0x7fc746ab6370 .part L_0x7fc746ab54d0, 1, 1;
L_0x7fc746ab54d0 .concat8 [ 1 1 1 1], L_0x7fc7465ed4d0, L_0x7fc7465f2a60, L_0x7fc7465f1e80, L_0x7fc7465f30a0;
L_0x7fc746ab5150 .part L_0x7fc746ab54d0, 2, 1;
L_0x7fc746ab5d30 .part L_0x7fc746ab54d0, 3, 1;
L_0x7fc746ab4740 .concat8 [ 1 1 1 1], L_0x7fc7465ed150, L_0x7fc7465f2200, L_0x7fc7465f3420, L_0x7fc7465e7e50;
S_0x7fc7469679e0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746971640;
 .timescale -9 -12;
L_0x7fc7465ed150 .functor AND 1, L_0x7fc746a6da50, L_0x7fc746abcde0, C4<1>, C4<1>;
L_0x7fc7465ed4d0 .functor AND 1, L_0x7fc746ab1070, L_0x7fc746abc640, C4<1>, C4<1>;
L_0x7fc7465f2a60 .functor AND 1, L_0x7fc746abc2c0, L_0x7fc746abb420, C4<1>, C4<1>;
L_0x7fc7465f1e80 .functor AND 1, L_0x7fc746abb0a0, L_0x7fc746abbc80, C4<1>, C4<1>;
v0x7fc74695bcd0_0 .net *"_ivl_0", 0 0, L_0x7fc746a6da50;  1 drivers
v0x7fc74695bd90_0 .net *"_ivl_1", 0 0, L_0x7fc746abcde0;  1 drivers
v0x7fc74695be30_0 .net *"_ivl_10", 0 0, L_0x7fc7465f2a60;  1 drivers
v0x7fc746955af0_0 .net *"_ivl_12", 0 0, L_0x7fc746abb0a0;  1 drivers
v0x7fc746955b90_0 .net *"_ivl_13", 0 0, L_0x7fc746abbc80;  1 drivers
v0x7fc746955c80_0 .net *"_ivl_14", 0 0, L_0x7fc7465f1e80;  1 drivers
v0x7fc746955d30_0 .net *"_ivl_2", 0 0, L_0x7fc7465ed150;  1 drivers
v0x7fc746955de0_0 .net *"_ivl_4", 0 0, L_0x7fc746ab1070;  1 drivers
v0x7fc74694be80_0 .net *"_ivl_5", 0 0, L_0x7fc746abc640;  1 drivers
v0x7fc74694bf90_0 .net *"_ivl_6", 0 0, L_0x7fc7465ed4d0;  1 drivers
v0x7fc74694c020_0 .net *"_ivl_8", 0 0, L_0x7fc746abc2c0;  1 drivers
v0x7fc74694c0b0_0 .net *"_ivl_9", 0 0, L_0x7fc746abb420;  1 drivers
S_0x7fc746967b50 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc7469679e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465f2200 .functor XOR 1, L_0x7fc746ab66f0, L_0x7fc746ab6370, C4<0>, C4<0>;
L_0x7fc7465f30a0 .functor AND 1, L_0x7fc746ab66f0, L_0x7fc746ab6370, C4<1>, C4<1>;
v0x7fc746967d20_0 .net "a", 0 0, L_0x7fc746ab66f0;  1 drivers
v0x7fc746961a40_0 .net "b", 0 0, L_0x7fc746ab6370;  1 drivers
v0x7fc746961ad0_0 .net "c", 0 0, L_0x7fc7465f30a0;  1 drivers
v0x7fc746961b60_0 .net "s", 0 0, L_0x7fc7465f2200;  1 drivers
S_0x7fc746961bf0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc7469679e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465f3420 .functor XOR 1, L_0x7fc746ab5150, L_0x7fc746ab5d30, C4<0>, C4<0>;
L_0x7fc7465e7e50 .functor AND 1, L_0x7fc746ab5150, L_0x7fc746ab5d30, C4<1>, C4<1>;
v0x7fc746961dc0_0 .net "a", 0 0, L_0x7fc746ab5150;  1 drivers
v0x7fc74695baa0_0 .net "b", 0 0, L_0x7fc746ab5d30;  1 drivers
v0x7fc74695bb30_0 .net "c", 0 0, L_0x7fc7465e7e50;  1 drivers
v0x7fc74695bbe0_0 .net "s", 0 0, L_0x7fc7465f3420;  1 drivers
S_0x7fc746946060 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746977840;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746946230 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc74691a880_0 .net "a", 1 0, L_0x7fc746aa02a0;  1 drivers
v0x7fc74691a910_0 .net "b", 1 0, L_0x7fc746a9ad10;  1 drivers
v0x7fc74691a9a0_0 .net "c", 3 0, L_0x7fc746a9f6c0;  alias, 1 drivers
v0x7fc74691aa30_0 .net "temp", 3 0, L_0x7fc746aa0c60;  1 drivers
L_0x7fc746aaf580 .part L_0x7fc746aa02a0, 0, 1;
L_0x7fc746aaf200 .part L_0x7fc746a9ad10, 0, 1;
L_0x7fc746aafde0 .part L_0x7fc746aa02a0, 1, 1;
L_0x7fc746aaa810 .part L_0x7fc746a9ad10, 0, 1;
L_0x7fc746aaa490 .part L_0x7fc746aa02a0, 0, 1;
L_0x7fc746aa95f0 .part L_0x7fc746a9ad10, 1, 1;
L_0x7fc746aa9270 .part L_0x7fc746aa02a0, 1, 1;
L_0x7fc746aa9e50 .part L_0x7fc746a9ad10, 1, 1;
L_0x7fc746aa1400 .part L_0x7fc746aa0c60, 0, 1;
L_0x7fc746a95690 .part L_0x7fc746aa0c60, 1, 1;
L_0x7fc746aa0c60 .concat8 [ 1 1 1 1], L_0x7fc7465fc650, L_0x7fc7465fba70, L_0x7fc7465fbdf0, L_0x7fc7465fd010;
L_0x7fc746aa08e0 .part L_0x7fc746aa0c60, 2, 1;
L_0x7fc746a9fa40 .part L_0x7fc746aa0c60, 3, 1;
L_0x7fc746a9f6c0 .concat8 [ 1 1 1 1], L_0x7fc7465f6770, L_0x7fc7465fcc90, L_0x7fc7465f7610, L_0x7fc7465dbab0;
S_0x7fc746940010 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746946060;
 .timescale -9 -12;
L_0x7fc7465f6770 .functor AND 1, L_0x7fc746aaf580, L_0x7fc746aaf200, C4<1>, C4<1>;
L_0x7fc7465fc650 .functor AND 1, L_0x7fc746aafde0, L_0x7fc746aaa810, C4<1>, C4<1>;
L_0x7fc7465fba70 .functor AND 1, L_0x7fc746aaa490, L_0x7fc746aa95f0, C4<1>, C4<1>;
L_0x7fc7465fbdf0 .functor AND 1, L_0x7fc746aa9270, L_0x7fc746aa9e50, C4<1>, C4<1>;
v0x7fc746926760_0 .net *"_ivl_0", 0 0, L_0x7fc746aaf580;  1 drivers
v0x7fc7469267f0_0 .net *"_ivl_1", 0 0, L_0x7fc746aaf200;  1 drivers
v0x7fc746926880_0 .net *"_ivl_10", 0 0, L_0x7fc7465fba70;  1 drivers
v0x7fc746926920_0 .net *"_ivl_12", 0 0, L_0x7fc746aa9270;  1 drivers
v0x7fc7469269d0_0 .net *"_ivl_13", 0 0, L_0x7fc746aa9e50;  1 drivers
v0x7fc746926ac0_0 .net *"_ivl_14", 0 0, L_0x7fc7465fbdf0;  1 drivers
v0x7fc7469207c0_0 .net *"_ivl_2", 0 0, L_0x7fc7465f6770;  1 drivers
v0x7fc746920850_0 .net *"_ivl_4", 0 0, L_0x7fc746aafde0;  1 drivers
v0x7fc746920900_0 .net *"_ivl_5", 0 0, L_0x7fc746aaa810;  1 drivers
v0x7fc746920a10_0 .net *"_ivl_6", 0 0, L_0x7fc7465fc650;  1 drivers
v0x7fc746920ac0_0 .net *"_ivl_8", 0 0, L_0x7fc746aaa490;  1 drivers
v0x7fc74691a7f0_0 .net *"_ivl_9", 0 0, L_0x7fc746aa95f0;  1 drivers
S_0x7fc7469401d0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746940010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465fcc90 .functor XOR 1, L_0x7fc746aa1400, L_0x7fc746a95690, C4<0>, C4<0>;
L_0x7fc7465fd010 .functor AND 1, L_0x7fc746aa1400, L_0x7fc746a95690, C4<1>, C4<1>;
v0x7fc74693a010_0 .net "a", 0 0, L_0x7fc746aa1400;  1 drivers
v0x7fc74693a0a0_0 .net "b", 0 0, L_0x7fc746a95690;  1 drivers
v0x7fc74693a130_0 .net "c", 0 0, L_0x7fc7465fd010;  1 drivers
v0x7fc74693a1c0_0 .net "s", 0 0, L_0x7fc7465fcc90;  1 drivers
S_0x7fc74692c700 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746940010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465f7610 .functor XOR 1, L_0x7fc746aa08e0, L_0x7fc746a9fa40, C4<0>, C4<0>;
L_0x7fc7465dbab0 .functor AND 1, L_0x7fc746aa08e0, L_0x7fc746a9fa40, C4<1>, C4<1>;
v0x7fc74692c870_0 .net "a", 0 0, L_0x7fc746aa08e0;  1 drivers
v0x7fc74692c900_0 .net "b", 0 0, L_0x7fc746a9fa40;  1 drivers
v0x7fc74692c990_0 .net "c", 0 0, L_0x7fc7465dbab0;  1 drivers
v0x7fc74692ca20_0 .net "s", 0 0, L_0x7fc7465f7610;  1 drivers
S_0x7fc746910be0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746977840;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc74691ab60 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746ca1c10_0 .net "a", 1 0, L_0x7fc746a8e470;  1 drivers
v0x7fc746ca1cd0_0 .net "b", 1 0, L_0x7fc746a85a20;  1 drivers
v0x7fc746ca1d70_0 .net "c", 3 0, L_0x7fc746a8d890;  alias, 1 drivers
v0x7fc746c941b0_0 .net "temp", 3 0, L_0x7fc746a8ee30;  1 drivers
L_0x7fc746a9a990 .part L_0x7fc746a8e470, 0, 1;
L_0x7fc746a99af0 .part L_0x7fc746a85a20, 0, 1;
L_0x7fc746a99770 .part L_0x7fc746a8e470, 1, 1;
L_0x7fc746a9a350 .part L_0x7fc746a85a20, 0, 1;
L_0x7fc746a98d60 .part L_0x7fc746a8e470, 0, 1;
L_0x7fc746a94dc0 .part L_0x7fc746a85a20, 1, 1;
L_0x7fc746a94a40 .part L_0x7fc746a8e470, 1, 1;
L_0x7fc746a93ba0 .part L_0x7fc746a85a20, 1, 1;
L_0x7fc746a93820 .part L_0x7fc746a8ee30, 0, 1;
L_0x7fc746a94400 .part L_0x7fc746a8ee30, 1, 1;
L_0x7fc746a8ee30 .concat8 [ 1 1 1 1], L_0x7fc74658b160, L_0x7fc74657f370, L_0x7fc746565c60, L_0x7fc74654e080;
L_0x7fc746a8eab0 .part L_0x7fc746a8ee30, 2, 1;
L_0x7fc746a8dc10 .part L_0x7fc746a8ee30, 3, 1;
L_0x7fc746a8d890 .concat8 [ 1 1 1 1], L_0x7fc746596f50, L_0x7fc746559e70, L_0x7fc7465420b0, L_0x7fc746534960;
S_0x7fc746910e40 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746910be0;
 .timescale -9 -12;
L_0x7fc746596f50 .functor AND 1, L_0x7fc746a9a990, L_0x7fc746a99af0, C4<1>, C4<1>;
L_0x7fc74658b160 .functor AND 1, L_0x7fc746a99770, L_0x7fc746a9a350, C4<1>, C4<1>;
L_0x7fc74657f370 .functor AND 1, L_0x7fc746a98d60, L_0x7fc746a94dc0, C4<1>, C4<1>;
L_0x7fc746565c60 .functor AND 1, L_0x7fc746a94a40, L_0x7fc746a93ba0, C4<1>, C4<1>;
v0x7fc746cadb10_0 .net *"_ivl_0", 0 0, L_0x7fc746a9a990;  1 drivers
v0x7fc746cadbd0_0 .net *"_ivl_1", 0 0, L_0x7fc746a99af0;  1 drivers
v0x7fc746cadc70_0 .net *"_ivl_10", 0 0, L_0x7fc74657f370;  1 drivers
v0x7fc746cadd20_0 .net *"_ivl_12", 0 0, L_0x7fc746a94a40;  1 drivers
v0x7fc746ca7a00_0 .net *"_ivl_13", 0 0, L_0x7fc746a93ba0;  1 drivers
v0x7fc746ca7af0_0 .net *"_ivl_14", 0 0, L_0x7fc746565c60;  1 drivers
v0x7fc746ca7ba0_0 .net *"_ivl_2", 0 0, L_0x7fc746596f50;  1 drivers
v0x7fc746ca7c50_0 .net *"_ivl_4", 0 0, L_0x7fc746a99770;  1 drivers
v0x7fc746ca7d00_0 .net *"_ivl_5", 0 0, L_0x7fc746a9a350;  1 drivers
v0x7fc746ca1a10_0 .net *"_ivl_6", 0 0, L_0x7fc74658b160;  1 drivers
v0x7fc746ca1ab0_0 .net *"_ivl_8", 0 0, L_0x7fc746a98d60;  1 drivers
v0x7fc746ca1b60_0 .net *"_ivl_9", 0 0, L_0x7fc746a94dc0;  1 drivers
S_0x7fc74690ac40 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746910e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746559e70 .functor XOR 1, L_0x7fc746a93820, L_0x7fc746a94400, C4<0>, C4<0>;
L_0x7fc74654e080 .functor AND 1, L_0x7fc746a93820, L_0x7fc746a94400, C4<1>, C4<1>;
v0x7fc74690ae80_0 .net "a", 0 0, L_0x7fc746a93820;  1 drivers
v0x7fc74690af20_0 .net "b", 0 0, L_0x7fc746a94400;  1 drivers
v0x7fc74690afc0_0 .net "c", 0 0, L_0x7fc74654e080;  1 drivers
v0x7fc746904cb0_0 .net "s", 0 0, L_0x7fc746559e70;  1 drivers
S_0x7fc746904d40 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746910e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465420b0 .functor XOR 1, L_0x7fc746a8eab0, L_0x7fc746a8dc10, C4<0>, C4<0>;
L_0x7fc746534960 .functor AND 1, L_0x7fc746a8eab0, L_0x7fc746a8dc10, C4<1>, C4<1>;
v0x7fc746904f60_0 .net "a", 0 0, L_0x7fc746a8eab0;  1 drivers
v0x7fc746905000_0 .net "b", 0 0, L_0x7fc746a8dc10;  1 drivers
v0x7fc746cad990_0 .net "c", 0 0, L_0x7fc746534960;  1 drivers
v0x7fc746cada20_0 .net "s", 0 0, L_0x7fc7465420b0;  1 drivers
S_0x7fc746c94270 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746977840;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c94430 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746c6c750_0 .net "a", 1 0, L_0x7fc746a781c0;  1 drivers
v0x7fc746c6c7e0_0 .net "b", 1 0, L_0x7fc746a78a20;  1 drivers
v0x7fc746c6c870_0 .net "c", 3 0, L_0x7fc746a79060;  alias, 1 drivers
v0x7fc746c6c900_0 .net "temp", 3 0, L_0x7fc746a7e970;  1 drivers
L_0x7fc746a79cb0 .part L_0x7fc746a781c0, 0, 1;
L_0x7fc746a85280 .part L_0x7fc746a78a20, 0, 1;
L_0x7fc746a84f00 .part L_0x7fc746a781c0, 1, 1;
L_0x7fc746a84060 .part L_0x7fc746a78a20, 0, 1;
L_0x7fc746a83ce0 .part L_0x7fc746a781c0, 0, 1;
L_0x7fc746a848c0 .part L_0x7fc746a78a20, 1, 1;
L_0x7fc746a7f330 .part L_0x7fc746a781c0, 1, 1;
L_0x7fc746a7efb0 .part L_0x7fc746a78a20, 1, 1;
L_0x7fc746a7e110 .part L_0x7fc746a7e970, 0, 1;
L_0x7fc746a7dd90 .part L_0x7fc746a7e970, 1, 1;
L_0x7fc746a7e970 .concat8 [ 1 1 1 1], L_0x7fc7465f7350, L_0x7fc746a84960, L_0x7fc746a7f050, L_0x7fc746a83d80;
L_0x7fc746a7d380 .part L_0x7fc746a7e970, 2, 1;
L_0x7fc746a793e0 .part L_0x7fc746a7e970, 3, 1;
L_0x7fc746a79060 .concat8 [ 1 1 1 1], L_0x7fc746510da0, L_0x7fc746a7f3d0, L_0x7fc746a7ea10, L_0x7fc746a7de30;
S_0x7fc746c8e210 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746c94270;
 .timescale -9 -12;
L_0x7fc746510da0 .functor AND 1, L_0x7fc746a79cb0, L_0x7fc746a85280, C4<1>, C4<1>;
L_0x7fc7465f7350 .functor AND 1, L_0x7fc746a84f00, L_0x7fc746a84060, C4<1>, C4<1>;
L_0x7fc746a84960 .functor AND 1, L_0x7fc746a83ce0, L_0x7fc746a848c0, C4<1>, C4<1>;
L_0x7fc746a7f050 .functor AND 1, L_0x7fc746a7f330, L_0x7fc746a7efb0, C4<1>, C4<1>;
v0x7fc746c825c0_0 .net *"_ivl_0", 0 0, L_0x7fc746a79cb0;  1 drivers
v0x7fc746c78690_0 .net *"_ivl_1", 0 0, L_0x7fc746a85280;  1 drivers
v0x7fc746c78720_0 .net *"_ivl_10", 0 0, L_0x7fc746a84960;  1 drivers
v0x7fc746c787b0_0 .net *"_ivl_12", 0 0, L_0x7fc746a7f330;  1 drivers
v0x7fc746c78850_0 .net *"_ivl_13", 0 0, L_0x7fc746a7efb0;  1 drivers
v0x7fc746c78940_0 .net *"_ivl_14", 0 0, L_0x7fc746a7f050;  1 drivers
v0x7fc746c789f0_0 .net *"_ivl_2", 0 0, L_0x7fc746510da0;  1 drivers
v0x7fc746c726f0_0 .net *"_ivl_4", 0 0, L_0x7fc746a84f00;  1 drivers
v0x7fc746c72780_0 .net *"_ivl_5", 0 0, L_0x7fc746a84060;  1 drivers
v0x7fc746c72890_0 .net *"_ivl_6", 0 0, L_0x7fc7465f7350;  1 drivers
v0x7fc746c72940_0 .net *"_ivl_8", 0 0, L_0x7fc746a83ce0;  1 drivers
v0x7fc746c729f0_0 .net *"_ivl_9", 0 0, L_0x7fc746a848c0;  1 drivers
S_0x7fc746c8e3d0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746c8e210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a7f3d0 .functor XOR 1, L_0x7fc746a7e110, L_0x7fc746a7dd90, C4<0>, C4<0>;
L_0x7fc746a83d80 .functor AND 1, L_0x7fc746a7e110, L_0x7fc746a7dd90, C4<1>, C4<1>;
v0x7fc746c88270_0 .net "a", 0 0, L_0x7fc746a7e110;  1 drivers
v0x7fc746c88300_0 .net "b", 0 0, L_0x7fc746a7dd90;  1 drivers
v0x7fc746c88390_0 .net "c", 0 0, L_0x7fc746a83d80;  1 drivers
v0x7fc746c88420_0 .net "s", 0 0, L_0x7fc746a7f3d0;  1 drivers
S_0x7fc746c884b0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746c8e210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a7ea10 .functor XOR 1, L_0x7fc746a7d380, L_0x7fc746a793e0, C4<0>, C4<0>;
L_0x7fc746a7de30 .functor AND 1, L_0x7fc746a7d380, L_0x7fc746a793e0, C4<1>, C4<1>;
v0x7fc746c82300_0 .net "a", 0 0, L_0x7fc746a7d380;  1 drivers
v0x7fc746c82390_0 .net "b", 0 0, L_0x7fc746a793e0;  1 drivers
v0x7fc746c82420_0 .net "c", 0 0, L_0x7fc746a7de30;  1 drivers
v0x7fc746c824d0_0 .net "s", 0 0, L_0x7fc746a7ea10;  1 drivers
S_0x7fc746c50d50 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc7456eb0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746c50f10 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746cbaf20_0 .net "a", 3 0, L_0x7fc746a065c0;  1 drivers
v0x7fc746cbafe0_0 .net "b", 3 0, L_0x7fc746a04fd0;  1 drivers
v0x7fc746cbb080_0 .net "c", 7 0, L_0x7fc746a059e0;  alias, 1 drivers
v0x7fc746cbb130_0 .net "concat1", 3 0, L_0x7fc746a0cb50;  1 drivers
v0x7fc746cbb1e0_0 .net "concat2", 5 0, L_0x7fc746a0b930;  1 drivers
v0x7fc746cbb2d0_0 .net "concat3", 5 0, L_0x7fc746a0c510;  1 drivers
v0x7fc746cbb380_0 .net "concat4", 5 0, L_0x7fc746a06f80;  1 drivers
v0x7fc746cbb430_0 .net "mul_00", 3 0, L_0x7fc746a56490;  1 drivers
v0x7fc746cbb4d0_0 .net "mul_01", 3 0, L_0x7fc746a28530;  1 drivers
v0x7fc746cbb600_0 .net "mul_10", 3 0, L_0x7fc746a3dfc0;  1 drivers
v0x7fc746cbb690_0 .net "mul_11", 3 0, L_0x7fc746a12aa0;  1 drivers
v0x7fc746cbb720_0 .net "sum_temp1", 3 0, L_0x7fc746a0bcb0;  1 drivers
v0x7fc746cbb7c0_0 .net "sum_temp2", 5 0, L_0x7fc746a0af20;  1 drivers
v0x7fc746cbb870_0 .net "sum_temp3", 5 0, L_0x7fc746a06c00;  1 drivers
L_0x7fc746a57070 .part L_0x7fc746a065c0, 0, 2;
L_0x7fc746a51100 .part L_0x7fc746a04fd0, 0, 2;
L_0x7fc746a3d120 .part L_0x7fc746a065c0, 2, 2;
L_0x7fc746a3cda0 .part L_0x7fc746a04fd0, 0, 2;
L_0x7fc746a27690 .part L_0x7fc746a065c0, 0, 2;
L_0x7fc746a27310 .part L_0x7fc746a04fd0, 2, 2;
L_0x7fc746a11c00 .part L_0x7fc746a065c0, 2, 2;
L_0x7fc746a11880 .part L_0x7fc746a04fd0, 2, 2;
L_0x7fc746a0ced0 .part L_0x7fc746a56490, 2, 2;
L_0x7fc746a0bcb0 .arith/sum 4, L_0x7fc746a3dfc0, L_0x7fc746a0cb50;
L_0x7fc746a0af20 .arith/sum 6, L_0x7fc746a0b930, L_0x7fc746a0c510;
L_0x7fc746a06c00 .arith/sum 6, L_0x7fc746a06f80, L_0x7fc746a0af20;
L_0x7fc746a05d60 .part L_0x7fc746a56490, 0, 2;
L_0x7fc746a059e0 .concat8 [ 2 6 0 0], L_0x7fc746a05d60, L_0x7fc746a05e00;
S_0x7fc746c4acb0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746c50d50;
 .timescale -9 -12;
L_0x7fc746a05e00 .functor BUFZ 6, L_0x7fc746a06c00, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746cbaa10_0 .net *"_ivl_10", 1 0, L_0x7fc746a0ced0;  1 drivers
L_0x7fc746e01a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746cbaad0_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e01a30;  1 drivers
L_0x7fc746e01a78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746cbab70_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e01a78;  1 drivers
L_0x7fc746e01ac0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746cbac20_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e01ac0;  1 drivers
v0x7fc746cbacd0_0 .net *"_ivl_25", 1 0, L_0x7fc746a05d60;  1 drivers
v0x7fc746cbadc0_0 .net *"_ivl_27", 5 0, L_0x7fc746a05e00;  1 drivers
L_0x7fc746e019e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746cbae70_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e019e8;  1 drivers
L_0x7fc746a0cb50 .concat [ 2 2 0 0], L_0x7fc746a0ced0, L_0x7fc746e019e8;
L_0x7fc746a0b930 .concat [ 4 2 0 0], L_0x7fc746a28530, L_0x7fc746e01a30;
L_0x7fc746a0c510 .concat [ 2 4 0 0], L_0x7fc746e01a78, L_0x7fc746a12aa0;
L_0x7fc746a06f80 .concat [ 4 2 0 0], L_0x7fc746a0bcb0, L_0x7fc746e01ac0;
S_0x7fc746c4ae70 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746c4acb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c4b030 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746c1b940_0 .net "a", 1 0, L_0x7fc746a57070;  1 drivers
v0x7fc746c1b9f0_0 .net "b", 1 0, L_0x7fc746a51100;  1 drivers
v0x7fc746c1ba90_0 .net "c", 3 0, L_0x7fc746a56490;  alias, 1 drivers
v0x7fc746c1bb20_0 .net "temp", 3 0, L_0x7fc746a57a30;  1 drivers
L_0x7fc746a63910 .part L_0x7fc746a57070, 0, 1;
L_0x7fc746a63590 .part L_0x7fc746a51100, 0, 1;
L_0x7fc746a626f0 .part L_0x7fc746a57070, 1, 1;
L_0x7fc746a62370 .part L_0x7fc746a51100, 0, 1;
L_0x7fc746a62f50 .part L_0x7fc746a57070, 0, 1;
L_0x7fc746a61960 .part L_0x7fc746a51100, 1, 1;
L_0x7fc746a5d9c0 .part L_0x7fc746a57070, 1, 1;
L_0x7fc746a5d640 .part L_0x7fc746a51100, 1, 1;
L_0x7fc746a5c420 .part L_0x7fc746a57a30, 0, 1;
L_0x7fc746a5d000 .part L_0x7fc746a57a30, 1, 1;
L_0x7fc746a57a30 .concat8 [ 1 1 1 1], L_0x7fc746a62410, L_0x7fc746a61a00, L_0x7fc746a5d6e0, L_0x7fc746a62ff0;
L_0x7fc746a576b0 .part L_0x7fc746a57a30, 2, 1;
L_0x7fc746a56810 .part L_0x7fc746a57a30, 3, 1;
L_0x7fc746a56490 .concat8 [ 1 1 1 1], L_0x7fc746a63630, L_0x7fc746a5da60, L_0x7fc746a57ad0, L_0x7fc746a5d0a0;
S_0x7fc746c410e0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746c4ae70;
 .timescale -9 -12;
L_0x7fc746a63630 .functor AND 1, L_0x7fc746a63910, L_0x7fc746a63590, C4<1>, C4<1>;
L_0x7fc746a62410 .functor AND 1, L_0x7fc746a626f0, L_0x7fc746a62370, C4<1>, C4<1>;
L_0x7fc746a61a00 .functor AND 1, L_0x7fc746a62f50, L_0x7fc746a61960, C4<1>, C4<1>;
L_0x7fc746a5d6e0 .functor AND 1, L_0x7fc746a5d9c0, L_0x7fc746a5d640, C4<1>, C4<1>;
v0x7fc746c2f100_0 .net *"_ivl_0", 0 0, L_0x7fc746a63910;  1 drivers
v0x7fc746c2f1b0_0 .net *"_ivl_1", 0 0, L_0x7fc746a63590;  1 drivers
v0x7fc746c2f250_0 .net *"_ivl_10", 0 0, L_0x7fc746a61a00;  1 drivers
v0x7fc746c2f300_0 .net *"_ivl_12", 0 0, L_0x7fc746a5d9c0;  1 drivers
v0x7fc746c2f3b0_0 .net *"_ivl_13", 0 0, L_0x7fc746a5d640;  1 drivers
v0x7fc746c21850_0 .net *"_ivl_14", 0 0, L_0x7fc746a5d6e0;  1 drivers
v0x7fc746c218e0_0 .net *"_ivl_2", 0 0, L_0x7fc746a63630;  1 drivers
v0x7fc746c21970_0 .net *"_ivl_4", 0 0, L_0x7fc746a626f0;  1 drivers
v0x7fc746c21a00_0 .net *"_ivl_5", 0 0, L_0x7fc746a62370;  1 drivers
v0x7fc746c21b10_0 .net *"_ivl_6", 0 0, L_0x7fc746a62410;  1 drivers
v0x7fc746c21ba0_0 .net *"_ivl_8", 0 0, L_0x7fc746a62f50;  1 drivers
v0x7fc746c1b8b0_0 .net *"_ivl_9", 0 0, L_0x7fc746a61960;  1 drivers
S_0x7fc746c412a0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746c410e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a5da60 .functor XOR 1, L_0x7fc746a5c420, L_0x7fc746a5d000, C4<0>, C4<0>;
L_0x7fc746a62ff0 .functor AND 1, L_0x7fc746a5c420, L_0x7fc746a5d000, C4<1>, C4<1>;
v0x7fc746c3b120_0 .net "a", 0 0, L_0x7fc746a5c420;  1 drivers
v0x7fc746c3b1d0_0 .net "b", 0 0, L_0x7fc746a5d000;  1 drivers
v0x7fc746c3b270_0 .net "c", 0 0, L_0x7fc746a62ff0;  1 drivers
v0x7fc746c3b300_0 .net "s", 0 0, L_0x7fc746a5da60;  1 drivers
S_0x7fc746c350d0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746c410e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a57ad0 .functor XOR 1, L_0x7fc746a576b0, L_0x7fc746a56810, C4<0>, C4<0>;
L_0x7fc746a5d0a0 .functor AND 1, L_0x7fc746a576b0, L_0x7fc746a56810, C4<1>, C4<1>;
v0x7fc746c35240_0 .net "a", 0 0, L_0x7fc746a576b0;  1 drivers
v0x7fc746c352d0_0 .net "b", 0 0, L_0x7fc746a56810;  1 drivers
v0x7fc746c35360_0 .net "c", 0 0, L_0x7fc746a5d0a0;  1 drivers
v0x7fc746c353f0_0 .net "s", 0 0, L_0x7fc746a57ad0;  1 drivers
S_0x7fc746c15910 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746c4acb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746c1bc80 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cb7190_0 .net "a", 1 0, L_0x7fc746a3d120;  1 drivers
v0x7fc746cb7250_0 .net "b", 1 0, L_0x7fc746a3cda0;  1 drivers
v0x7fc746cb72f0_0 .net "c", 3 0, L_0x7fc746a3dfc0;  alias, 1 drivers
v0x7fc746cb7380_0 .net "temp", 3 0, L_0x7fc746a42cf0;  1 drivers
L_0x7fc746a32f70 .part L_0x7fc746a3d120, 0, 1;
L_0x7fc746a4a980 .part L_0x7fc746a3cda0, 0, 1;
L_0x7fc746a3ec10 .part L_0x7fc746a3d120, 1, 1;
L_0x7fc746a4a1e0 .part L_0x7fc746a3cda0, 0, 1;
L_0x7fc746a49e60 .part L_0x7fc746a3d120, 0, 1;
L_0x7fc746a48fc0 .part L_0x7fc746a3cda0, 1, 1;
L_0x7fc746a48c40 .part L_0x7fc746a3d120, 1, 1;
L_0x7fc746a44290 .part L_0x7fc746a3cda0, 1, 1;
L_0x7fc746a43f10 .part L_0x7fc746a42cf0, 0, 1;
L_0x7fc746a43070 .part L_0x7fc746a42cf0, 1, 1;
L_0x7fc746a42cf0 .concat8 [ 1 1 1 1], L_0x7fc746a511a0, L_0x7fc746a49060, L_0x7fc746a44330, L_0x7fc746a62790;
L_0x7fc746a438d0 .part L_0x7fc746a42cf0, 2, 1;
L_0x7fc746a3e340 .part L_0x7fc746a42cf0, 3, 1;
L_0x7fc746a3dfc0 .concat8 [ 1 1 1 1], L_0x7fc746a4aa20, L_0x7fc746a5c4c0, L_0x7fc746a6a0a0, L_0x7fc746a6cc50;
S_0x7fc746c15b90 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746c15910;
 .timescale -9 -12;
L_0x7fc746a4aa20 .functor AND 1, L_0x7fc746a32f70, L_0x7fc746a4a980, C4<1>, C4<1>;
L_0x7fc746a511a0 .functor AND 1, L_0x7fc746a3ec10, L_0x7fc746a4a1e0, C4<1>, C4<1>;
L_0x7fc746a49060 .functor AND 1, L_0x7fc746a49e60, L_0x7fc746a48fc0, C4<1>, C4<1>;
L_0x7fc746a44330 .functor AND 1, L_0x7fc746a48c40, L_0x7fc746a44290, C4<1>, C4<1>;
v0x7fc746cb68b0_0 .net *"_ivl_0", 0 0, L_0x7fc746a32f70;  1 drivers
v0x7fc746cb6970_0 .net *"_ivl_1", 0 0, L_0x7fc746a4a980;  1 drivers
v0x7fc746cb6a10_0 .net *"_ivl_10", 0 0, L_0x7fc746a49060;  1 drivers
v0x7fc746cb6ac0_0 .net *"_ivl_12", 0 0, L_0x7fc746a48c40;  1 drivers
v0x7fc746cb6b70_0 .net *"_ivl_13", 0 0, L_0x7fc746a44290;  1 drivers
v0x7fc746cb6c60_0 .net *"_ivl_14", 0 0, L_0x7fc746a44330;  1 drivers
v0x7fc746cb6d10_0 .net *"_ivl_2", 0 0, L_0x7fc746a4aa20;  1 drivers
v0x7fc746cb6dc0_0 .net *"_ivl_4", 0 0, L_0x7fc746a3ec10;  1 drivers
v0x7fc746cb6e70_0 .net *"_ivl_5", 0 0, L_0x7fc746a4a1e0;  1 drivers
v0x7fc746cb6f80_0 .net *"_ivl_6", 0 0, L_0x7fc746a511a0;  1 drivers
v0x7fc746cb7030_0 .net *"_ivl_8", 0 0, L_0x7fc746a49e60;  1 drivers
v0x7fc746cb70e0_0 .net *"_ivl_9", 0 0, L_0x7fc746a48fc0;  1 drivers
S_0x7fc746c0f990 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746c15b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a5c4c0 .functor XOR 1, L_0x7fc746a43f10, L_0x7fc746a43070, C4<0>, C4<0>;
L_0x7fc746a62790 .functor AND 1, L_0x7fc746a43f10, L_0x7fc746a43070, C4<1>, C4<1>;
v0x7fc746c0fbb0_0 .net "a", 0 0, L_0x7fc746a43f10;  1 drivers
v0x7fc746c0fc50_0 .net "b", 0 0, L_0x7fc746a43070;  1 drivers
v0x7fc746c05d10_0 .net "c", 0 0, L_0x7fc746a62790;  1 drivers
v0x7fc746c05da0_0 .net "s", 0 0, L_0x7fc746a5c4c0;  1 drivers
S_0x7fc746c05e30 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746c15b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a6a0a0 .functor XOR 1, L_0x7fc746a438d0, L_0x7fc746a3e340, C4<0>, C4<0>;
L_0x7fc746a6cc50 .functor AND 1, L_0x7fc746a438d0, L_0x7fc746a3e340, C4<1>, C4<1>;
v0x7fc746c06000_0 .net "a", 0 0, L_0x7fc746a438d0;  1 drivers
v0x7fc746c060a0_0 .net "b", 0 0, L_0x7fc746a3e340;  1 drivers
v0x7fc746cb6720_0 .net "c", 0 0, L_0x7fc746a6cc50;  1 drivers
v0x7fc746cb67b0_0 .net "s", 0 0, L_0x7fc746a6a0a0;  1 drivers
S_0x7fc746cb7480 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746c4acb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cb7640 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cb8c60_0 .net "a", 1 0, L_0x7fc746a27690;  1 drivers
v0x7fc746cb8d20_0 .net "b", 1 0, L_0x7fc746a27310;  1 drivers
v0x7fc746cb8dc0_0 .net "c", 3 0, L_0x7fc746a28530;  alias, 1 drivers
v0x7fc746cb8e50_0 .net "temp", 3 0, L_0x7fc746a2d260;  1 drivers
L_0x7fc746a3d980 .part L_0x7fc746a27690, 0, 1;
L_0x7fc746a383b0 .part L_0x7fc746a27310, 0, 1;
L_0x7fc746a38030 .part L_0x7fc746a27690, 1, 1;
L_0x7fc746a37190 .part L_0x7fc746a27310, 0, 1;
L_0x7fc746a36e10 .part L_0x7fc746a27690, 0, 1;
L_0x7fc746a379f0 .part L_0x7fc746a27310, 1, 1;
L_0x7fc746a2efa0 .part L_0x7fc746a27690, 1, 1;
L_0x7fc746a23230 .part L_0x7fc746a27310, 1, 1;
L_0x7fc746a2e480 .part L_0x7fc746a2d260, 0, 1;
L_0x7fc746a2d5e0 .part L_0x7fc746a2d260, 1, 1;
L_0x7fc746a2d260 .concat8 [ 1 1 1 1], L_0x7fc746a734f0, L_0x7fc746a37a90, L_0x7fc746a232d0, L_0x7fc746a7e1b0;
L_0x7fc746a2de40 .part L_0x7fc746a2d260, 2, 1;
L_0x7fc746a288b0 .part L_0x7fc746a2d260, 3, 1;
L_0x7fc746a28530 .concat8 [ 1 1 1 1], L_0x7fc746a38450, L_0x7fc746a7d420, L_0x7fc746a85ac0, L_0x7fc746a8e510;
S_0x7fc746cb77d0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746cb7480;
 .timescale -9 -12;
L_0x7fc746a38450 .functor AND 1, L_0x7fc746a3d980, L_0x7fc746a383b0, C4<1>, C4<1>;
L_0x7fc746a734f0 .functor AND 1, L_0x7fc746a38030, L_0x7fc746a37190, C4<1>, C4<1>;
L_0x7fc746a37a90 .functor AND 1, L_0x7fc746a36e10, L_0x7fc746a379f0, C4<1>, C4<1>;
L_0x7fc746a232d0 .functor AND 1, L_0x7fc746a2efa0, L_0x7fc746a23230, C4<1>, C4<1>;
v0x7fc746cb8380_0 .net *"_ivl_0", 0 0, L_0x7fc746a3d980;  1 drivers
v0x7fc746cb8440_0 .net *"_ivl_1", 0 0, L_0x7fc746a383b0;  1 drivers
v0x7fc746cb84e0_0 .net *"_ivl_10", 0 0, L_0x7fc746a37a90;  1 drivers
v0x7fc746cb8590_0 .net *"_ivl_12", 0 0, L_0x7fc746a2efa0;  1 drivers
v0x7fc746cb8640_0 .net *"_ivl_13", 0 0, L_0x7fc746a23230;  1 drivers
v0x7fc746cb8730_0 .net *"_ivl_14", 0 0, L_0x7fc746a232d0;  1 drivers
v0x7fc746cb87e0_0 .net *"_ivl_2", 0 0, L_0x7fc746a38450;  1 drivers
v0x7fc746cb8890_0 .net *"_ivl_4", 0 0, L_0x7fc746a38030;  1 drivers
v0x7fc746cb8940_0 .net *"_ivl_5", 0 0, L_0x7fc746a37190;  1 drivers
v0x7fc746cb8a50_0 .net *"_ivl_6", 0 0, L_0x7fc746a734f0;  1 drivers
v0x7fc746cb8b00_0 .net *"_ivl_8", 0 0, L_0x7fc746a36e10;  1 drivers
v0x7fc746cb8bb0_0 .net *"_ivl_9", 0 0, L_0x7fc746a379f0;  1 drivers
S_0x7fc746cb7990 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746cb77d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a7d420 .functor XOR 1, L_0x7fc746a2e480, L_0x7fc746a2d5e0, C4<0>, C4<0>;
L_0x7fc746a7e1b0 .functor AND 1, L_0x7fc746a2e480, L_0x7fc746a2d5e0, C4<1>, C4<1>;
v0x7fc746cb7be0_0 .net "a", 0 0, L_0x7fc746a2e480;  1 drivers
v0x7fc746cb7c90_0 .net "b", 0 0, L_0x7fc746a2d5e0;  1 drivers
v0x7fc746cb7d30_0 .net "c", 0 0, L_0x7fc746a7e1b0;  1 drivers
v0x7fc746cb7dc0_0 .net "s", 0 0, L_0x7fc746a7d420;  1 drivers
S_0x7fc746cb7e60 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746cb77d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a85ac0 .functor XOR 1, L_0x7fc746a2de40, L_0x7fc746a288b0, C4<0>, C4<0>;
L_0x7fc746a8e510 .functor AND 1, L_0x7fc746a2de40, L_0x7fc746a288b0, C4<1>, C4<1>;
v0x7fc746cb8090_0 .net "a", 0 0, L_0x7fc746a2de40;  1 drivers
v0x7fc746cb8130_0 .net "b", 0 0, L_0x7fc746a288b0;  1 drivers
v0x7fc746cb81d0_0 .net "c", 0 0, L_0x7fc746a8e510;  1 drivers
v0x7fc746cb8280_0 .net "s", 0 0, L_0x7fc746a85ac0;  1 drivers
S_0x7fc746cb8f50 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746c4acb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cb9110 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cba720_0 .net "a", 1 0, L_0x7fc746a11c00;  1 drivers
v0x7fc746cba7e0_0 .net "b", 1 0, L_0x7fc746a11880;  1 drivers
v0x7fc746cba880_0 .net "c", 3 0, L_0x7fc746a12aa0;  alias, 1 drivers
v0x7fc746cba910_0 .net "temp", 3 0, L_0x7fc746a1c010;  1 drivers
L_0x7fc746a27ef0 .part L_0x7fc746a11c00, 0, 1;
L_0x7fc746a26900 .part L_0x7fc746a11880, 0, 1;
L_0x7fc746a22960 .part L_0x7fc746a11c00, 1, 1;
L_0x7fc746a225e0 .part L_0x7fc746a11880, 0, 1;
L_0x7fc746a21740 .part L_0x7fc746a11c00, 0, 1;
L_0x7fc746a213c0 .part L_0x7fc746a11880, 1, 1;
L_0x7fc746a21fa0 .part L_0x7fc746a11c00, 1, 1;
L_0x7fc746a1c650 .part L_0x7fc746a11880, 1, 1;
L_0x7fc746a1b7b0 .part L_0x7fc746a1c010, 0, 1;
L_0x7fc746a1b430 .part L_0x7fc746a1c010, 1, 1;
L_0x7fc746a1c010 .concat8 [ 1 1 1 1], L_0x7fc746a27730, L_0x7fc746a21460, L_0x7fc746a1c6f0, L_0x7fc746a94ae0;
L_0x7fc746a135c0 .part L_0x7fc746a1c010, 2, 1;
L_0x7fc746a12e20 .part L_0x7fc746a1c010, 3, 1;
L_0x7fc746a12aa0 .concat8 [ 1 1 1 1], L_0x7fc746a269a0, L_0x7fc746a93c40, L_0x7fc746a99b90, L_0x7fc746a9aa30;
S_0x7fc746cb9280 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746cb8f50;
 .timescale -9 -12;
L_0x7fc746a269a0 .functor AND 1, L_0x7fc746a27ef0, L_0x7fc746a26900, C4<1>, C4<1>;
L_0x7fc746a27730 .functor AND 1, L_0x7fc746a22960, L_0x7fc746a225e0, C4<1>, C4<1>;
L_0x7fc746a21460 .functor AND 1, L_0x7fc746a21740, L_0x7fc746a213c0, C4<1>, C4<1>;
L_0x7fc746a1c6f0 .functor AND 1, L_0x7fc746a21fa0, L_0x7fc746a1c650, C4<1>, C4<1>;
v0x7fc746cb9e40_0 .net *"_ivl_0", 0 0, L_0x7fc746a27ef0;  1 drivers
v0x7fc746cb9f00_0 .net *"_ivl_1", 0 0, L_0x7fc746a26900;  1 drivers
v0x7fc746cb9fa0_0 .net *"_ivl_10", 0 0, L_0x7fc746a21460;  1 drivers
v0x7fc746cba050_0 .net *"_ivl_12", 0 0, L_0x7fc746a21fa0;  1 drivers
v0x7fc746cba100_0 .net *"_ivl_13", 0 0, L_0x7fc746a1c650;  1 drivers
v0x7fc746cba1f0_0 .net *"_ivl_14", 0 0, L_0x7fc746a1c6f0;  1 drivers
v0x7fc746cba2a0_0 .net *"_ivl_2", 0 0, L_0x7fc746a269a0;  1 drivers
v0x7fc746cba350_0 .net *"_ivl_4", 0 0, L_0x7fc746a22960;  1 drivers
v0x7fc746cba400_0 .net *"_ivl_5", 0 0, L_0x7fc746a225e0;  1 drivers
v0x7fc746cba510_0 .net *"_ivl_6", 0 0, L_0x7fc746a27730;  1 drivers
v0x7fc746cba5c0_0 .net *"_ivl_8", 0 0, L_0x7fc746a21740;  1 drivers
v0x7fc746cba670_0 .net *"_ivl_9", 0 0, L_0x7fc746a213c0;  1 drivers
S_0x7fc746cb9450 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746cb9280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a93c40 .functor XOR 1, L_0x7fc746a1b7b0, L_0x7fc746a1b430, C4<0>, C4<0>;
L_0x7fc746a94ae0 .functor AND 1, L_0x7fc746a1b7b0, L_0x7fc746a1b430, C4<1>, C4<1>;
v0x7fc746cb96a0_0 .net "a", 0 0, L_0x7fc746a1b7b0;  1 drivers
v0x7fc746cb9750_0 .net "b", 0 0, L_0x7fc746a1b430;  1 drivers
v0x7fc746cb97f0_0 .net "c", 0 0, L_0x7fc746a94ae0;  1 drivers
v0x7fc746cb9880_0 .net "s", 0 0, L_0x7fc746a93c40;  1 drivers
S_0x7fc746cb9920 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746cb9280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a99b90 .functor XOR 1, L_0x7fc746a135c0, L_0x7fc746a12e20, C4<0>, C4<0>;
L_0x7fc746a9aa30 .functor AND 1, L_0x7fc746a135c0, L_0x7fc746a12e20, C4<1>, C4<1>;
v0x7fc746cb9b50_0 .net "a", 0 0, L_0x7fc746a135c0;  1 drivers
v0x7fc746cb9bf0_0 .net "b", 0 0, L_0x7fc746a12e20;  1 drivers
v0x7fc746cb9c90_0 .net "c", 0 0, L_0x7fc746a9aa30;  1 drivers
v0x7fc746cb9d40_0 .net "s", 0 0, L_0x7fc746a99b90;  1 drivers
S_0x7fc746cbb970 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc7456eb0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746cbbb30 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746cc2e40_0 .net "a", 3 0, L_0x7fc7465ce160;  1 drivers
v0x7fc746cc2f00_0 .net "b", 3 0, L_0x7fc7465ce200;  1 drivers
v0x7fc746cc2fa0_0 .net "c", 7 0, L_0x7fc7465d2710;  alias, 1 drivers
v0x7fc746cc3050_0 .net "concat1", 3 0, L_0x7fc7465dab70;  1 drivers
v0x7fc746cc3100_0 .net "concat2", 5 0, L_0x7fc7465d9fa0;  1 drivers
v0x7fc746cc31f0_0 .net "concat3", 5 0, L_0x7fc7465da040;  1 drivers
v0x7fc746cc32a0_0 .net "concat4", 5 0, L_0x7fc7465d82e0;  1 drivers
v0x7fc746cc3350_0 .net "mul_00", 3 0, L_0x7fc746a4e680;  1 drivers
v0x7fc746cc33f0_0 .net "mul_01", 3 0, L_0x7fc7465f7820;  1 drivers
v0x7fc746cc3520_0 .net "mul_10", 3 0, L_0x7fc746aae7d0;  1 drivers
v0x7fc746cc35b0_0 .net "mul_11", 3 0, L_0x7fc7465e58d0;  1 drivers
v0x7fc746cc3640_0 .net "sum_temp1", 3 0, L_0x7fc7465dac10;  1 drivers
v0x7fc746cc36e0_0 .net "sum_temp2", 5 0, L_0x7fc7465d8240;  1 drivers
v0x7fc746cc3790_0 .net "sum_temp3", 5 0, L_0x7fc7465d6320;  1 drivers
L_0x7fc746a172c0 .part L_0x7fc7465ce160, 0, 2;
L_0x7fc746a363f0 .part L_0x7fc7465ce200, 0, 2;
L_0x7fc746a9ec90 .part L_0x7fc7465ce160, 2, 2;
L_0x7fc746a92df0 .part L_0x7fc7465ce200, 0, 2;
L_0x7fc7465f78c0 .part L_0x7fc7465ce160, 0, 2;
L_0x7fc7465fb360 .part L_0x7fc7465ce200, 2, 2;
L_0x7fc7465e5970 .part L_0x7fc7465ce160, 2, 2;
L_0x7fc7465df940 .part L_0x7fc7465ce200, 2, 2;
L_0x7fc7465df9e0 .part L_0x7fc746a4e680, 2, 2;
L_0x7fc7465dac10 .arith/sum 4, L_0x7fc746aae7d0, L_0x7fc7465dab70;
L_0x7fc7465d8240 .arith/sum 6, L_0x7fc7465d9fa0, L_0x7fc7465da040;
L_0x7fc7465d6320 .arith/sum 6, L_0x7fc7465d82e0, L_0x7fc7465d8240;
L_0x7fc7465d63c0 .part L_0x7fc746a4e680, 0, 2;
L_0x7fc7465d2710 .concat8 [ 2 6 0 0], L_0x7fc7465d63c0, L_0x7fc7465d0390;
S_0x7fc746cbbca0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746cbb970;
 .timescale -9 -12;
L_0x7fc7465d0390 .functor BUFZ 6, L_0x7fc7465d6320, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746cc2930_0 .net *"_ivl_10", 1 0, L_0x7fc7465df9e0;  1 drivers
L_0x7fc746e01b50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746cc29f0_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e01b50;  1 drivers
L_0x7fc746e01b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746cc2a90_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e01b98;  1 drivers
L_0x7fc746e01be0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746cc2b40_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e01be0;  1 drivers
v0x7fc746cc2bf0_0 .net *"_ivl_25", 1 0, L_0x7fc7465d63c0;  1 drivers
v0x7fc746cc2ce0_0 .net *"_ivl_27", 5 0, L_0x7fc7465d0390;  1 drivers
L_0x7fc746e01b08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746cc2d90_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e01b08;  1 drivers
L_0x7fc7465dab70 .concat [ 2 2 0 0], L_0x7fc7465df9e0, L_0x7fc746e01b08;
L_0x7fc7465d9fa0 .concat [ 4 2 0 0], L_0x7fc7465f7820, L_0x7fc746e01b50;
L_0x7fc7465da040 .concat [ 2 4 0 0], L_0x7fc746e01b98, L_0x7fc7465e58d0;
L_0x7fc7465d82e0 .concat [ 4 2 0 0], L_0x7fc7465dac10, L_0x7fc746e01be0;
S_0x7fc746cbbe70 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746cbbca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cbc040 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cbd5f0_0 .net "a", 1 0, L_0x7fc746a172c0;  1 drivers
v0x7fc746cbd6b0_0 .net "b", 1 0, L_0x7fc746a363f0;  1 drivers
v0x7fc746cbd750_0 .net "c", 3 0, L_0x7fc746a4e680;  alias, 1 drivers
v0x7fc746cbd7e0_0 .net "temp", 3 0, L_0x7fc746a8ce70;  1 drivers
L_0x7fc7465fafb0 .part L_0x7fc746a172c0, 0, 1;
L_0x7fc7465df590 .part L_0x7fc746a363f0, 0, 1;
L_0x7fc7465d4430 .part L_0x7fc746a172c0, 1, 1;
L_0x7fc7465c5f50 .part L_0x7fc746a363f0, 0, 1;
L_0x7fc746ae8240 .part L_0x7fc746a172c0, 0, 1;
L_0x7fc746ae0d80 .part L_0x7fc746a363f0, 1, 1;
L_0x7fc746ac7e90 .part L_0x7fc746a172c0, 1, 1;
L_0x7fc746ac0ae0 .part L_0x7fc746a363f0, 1, 1;
L_0x7fc746a89720 .part L_0x7fc746a8ce70, 0, 1;
L_0x7fc746aa8850 .part L_0x7fc746a8ce70, 1, 1;
L_0x7fc746a8ce70 .concat8 [ 1 1 1 1], L_0x7fc746aa9ef0, L_0x7fc746aaa530, L_0x7fc746aaf2a0, L_0x7fc746ab0840;
L_0x7fc746a71490 .part L_0x7fc746a8ce70, 2, 1;
L_0x7fc746a55a70 .part L_0x7fc746a8ce70, 3, 1;
L_0x7fc746a4e680 .concat8 [ 1 1 1 1], L_0x7fc746a05070, L_0x7fc746ab04c0, L_0x7fc746abb140, L_0x7fc746abb4c0;
S_0x7fc746cbc150 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746cbbe70;
 .timescale -9 -12;
L_0x7fc746a05070 .functor AND 1, L_0x7fc7465fafb0, L_0x7fc7465df590, C4<1>, C4<1>;
L_0x7fc746aa9ef0 .functor AND 1, L_0x7fc7465d4430, L_0x7fc7465c5f50, C4<1>, C4<1>;
L_0x7fc746aaa530 .functor AND 1, L_0x7fc746ae8240, L_0x7fc746ae0d80, C4<1>, C4<1>;
L_0x7fc746aaf2a0 .functor AND 1, L_0x7fc746ac7e90, L_0x7fc746ac0ae0, C4<1>, C4<1>;
v0x7fc746cbcd10_0 .net *"_ivl_0", 0 0, L_0x7fc7465fafb0;  1 drivers
v0x7fc746cbcdd0_0 .net *"_ivl_1", 0 0, L_0x7fc7465df590;  1 drivers
v0x7fc746cbce70_0 .net *"_ivl_10", 0 0, L_0x7fc746aaa530;  1 drivers
v0x7fc746cbcf20_0 .net *"_ivl_12", 0 0, L_0x7fc746ac7e90;  1 drivers
v0x7fc746cbcfd0_0 .net *"_ivl_13", 0 0, L_0x7fc746ac0ae0;  1 drivers
v0x7fc746cbd0c0_0 .net *"_ivl_14", 0 0, L_0x7fc746aaf2a0;  1 drivers
v0x7fc746cbd170_0 .net *"_ivl_2", 0 0, L_0x7fc746a05070;  1 drivers
v0x7fc746cbd220_0 .net *"_ivl_4", 0 0, L_0x7fc7465d4430;  1 drivers
v0x7fc746cbd2d0_0 .net *"_ivl_5", 0 0, L_0x7fc7465c5f50;  1 drivers
v0x7fc746cbd3e0_0 .net *"_ivl_6", 0 0, L_0x7fc746aa9ef0;  1 drivers
v0x7fc746cbd490_0 .net *"_ivl_8", 0 0, L_0x7fc746ae8240;  1 drivers
v0x7fc746cbd540_0 .net *"_ivl_9", 0 0, L_0x7fc746ae0d80;  1 drivers
S_0x7fc746cbc320 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746cbc150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746ab04c0 .functor XOR 1, L_0x7fc746a89720, L_0x7fc746aa8850, C4<0>, C4<0>;
L_0x7fc746ab0840 .functor AND 1, L_0x7fc746a89720, L_0x7fc746aa8850, C4<1>, C4<1>;
v0x7fc746cbc570_0 .net "a", 0 0, L_0x7fc746a89720;  1 drivers
v0x7fc746cbc620_0 .net "b", 0 0, L_0x7fc746aa8850;  1 drivers
v0x7fc746cbc6c0_0 .net "c", 0 0, L_0x7fc746ab0840;  1 drivers
v0x7fc746cbc750_0 .net "s", 0 0, L_0x7fc746ab04c0;  1 drivers
S_0x7fc746cbc7f0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746cbc150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746abb140 .functor XOR 1, L_0x7fc746a71490, L_0x7fc746a55a70, C4<0>, C4<0>;
L_0x7fc746abb4c0 .functor AND 1, L_0x7fc746a71490, L_0x7fc746a55a70, C4<1>, C4<1>;
v0x7fc746cbca20_0 .net "a", 0 0, L_0x7fc746a71490;  1 drivers
v0x7fc746cbcac0_0 .net "b", 0 0, L_0x7fc746a55a70;  1 drivers
v0x7fc746cbcb60_0 .net "c", 0 0, L_0x7fc746abb4c0;  1 drivers
v0x7fc746cbcc10_0 .net "s", 0 0, L_0x7fc746abb140;  1 drivers
S_0x7fc746cbd8e0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746cbbca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cbdab0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cbf0b0_0 .net "a", 1 0, L_0x7fc746a9ec90;  1 drivers
v0x7fc746cbf170_0 .net "b", 1 0, L_0x7fc746a92df0;  1 drivers
v0x7fc746cbf210_0 .net "c", 3 0, L_0x7fc746aae7d0;  alias, 1 drivers
v0x7fc746cbf2a0_0 .net "temp", 3 0, L_0x7fc746aee210;  1 drivers
L_0x7fc746a1aa10 .part L_0x7fc746a9ec90, 0, 1;
L_0x7fc7460bd320 .part L_0x7fc746a92df0, 0, 1;
L_0x7fc7465ba0b0 .part L_0x7fc746a9ec90, 1, 1;
L_0x7fc7465423b0 .part L_0x7fc746a92df0, 0, 1;
L_0x7fc746542170 .part L_0x7fc746a9ec90, 0, 1;
L_0x7fc7465110a0 .part L_0x7fc746a92df0, 1, 1;
L_0x7fc746510e60 .part L_0x7fc746a9ec90, 1, 1;
L_0x7fc7465f13b0 .part L_0x7fc746a92df0, 1, 1;
L_0x7fc7465e5510 .part L_0x7fc746aee210, 0, 1;
L_0x7fc746ae49f0 .part L_0x7fc746aee210, 1, 1;
L_0x7fc746aee210 .concat8 [ 1 1 1 1], L_0x7fc746ac9ef0, L_0x7fc746acec60, L_0x7fc746ad3e20, L_0x7fc746ad4bb0;
L_0x7fc746acde10 .part L_0x7fc746aee210, 2, 1;
L_0x7fc746aba670 .part L_0x7fc746aee210, 3, 1;
L_0x7fc746aae7d0 .concat8 [ 1 1 1 1], L_0x7fc746ac3600, L_0x7fc746ad4830, L_0x7fc746adac50, L_0x7fc746adb430;
S_0x7fc746cbdc20 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746cbd8e0;
 .timescale -9 -12;
L_0x7fc746ac3600 .functor AND 1, L_0x7fc746a1aa10, L_0x7fc7460bd320, C4<1>, C4<1>;
L_0x7fc746ac9ef0 .functor AND 1, L_0x7fc7465ba0b0, L_0x7fc7465423b0, C4<1>, C4<1>;
L_0x7fc746acec60 .functor AND 1, L_0x7fc746542170, L_0x7fc7465110a0, C4<1>, C4<1>;
L_0x7fc746ad3e20 .functor AND 1, L_0x7fc746510e60, L_0x7fc7465f13b0, C4<1>, C4<1>;
v0x7fc746cbe7d0_0 .net *"_ivl_0", 0 0, L_0x7fc746a1aa10;  1 drivers
v0x7fc746cbe890_0 .net *"_ivl_1", 0 0, L_0x7fc7460bd320;  1 drivers
v0x7fc746cbe930_0 .net *"_ivl_10", 0 0, L_0x7fc746acec60;  1 drivers
v0x7fc746cbe9e0_0 .net *"_ivl_12", 0 0, L_0x7fc746510e60;  1 drivers
v0x7fc746cbea90_0 .net *"_ivl_13", 0 0, L_0x7fc7465f13b0;  1 drivers
v0x7fc746cbeb80_0 .net *"_ivl_14", 0 0, L_0x7fc746ad3e20;  1 drivers
v0x7fc746cbec30_0 .net *"_ivl_2", 0 0, L_0x7fc746ac3600;  1 drivers
v0x7fc746cbece0_0 .net *"_ivl_4", 0 0, L_0x7fc7465ba0b0;  1 drivers
v0x7fc746cbed90_0 .net *"_ivl_5", 0 0, L_0x7fc7465423b0;  1 drivers
v0x7fc746cbeea0_0 .net *"_ivl_6", 0 0, L_0x7fc746ac9ef0;  1 drivers
v0x7fc746cbef50_0 .net *"_ivl_8", 0 0, L_0x7fc746542170;  1 drivers
v0x7fc746cbf000_0 .net *"_ivl_9", 0 0, L_0x7fc7465110a0;  1 drivers
S_0x7fc746cbdde0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746cbdc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746ad4830 .functor XOR 1, L_0x7fc7465e5510, L_0x7fc746ae49f0, C4<0>, C4<0>;
L_0x7fc746ad4bb0 .functor AND 1, L_0x7fc7465e5510, L_0x7fc746ae49f0, C4<1>, C4<1>;
v0x7fc746cbe030_0 .net "a", 0 0, L_0x7fc7465e5510;  1 drivers
v0x7fc746cbe0e0_0 .net "b", 0 0, L_0x7fc746ae49f0;  1 drivers
v0x7fc746cbe180_0 .net "c", 0 0, L_0x7fc746ad4bb0;  1 drivers
v0x7fc746cbe210_0 .net "s", 0 0, L_0x7fc746ad4830;  1 drivers
S_0x7fc746cbe2b0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746cbdc20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746adac50 .functor XOR 1, L_0x7fc746acde10, L_0x7fc746aba670, C4<0>, C4<0>;
L_0x7fc746adb430 .functor AND 1, L_0x7fc746acde10, L_0x7fc746aba670, C4<1>, C4<1>;
v0x7fc746cbe4e0_0 .net "a", 0 0, L_0x7fc746acde10;  1 drivers
v0x7fc746cbe580_0 .net "b", 0 0, L_0x7fc746aba670;  1 drivers
v0x7fc746cbe620_0 .net "c", 0 0, L_0x7fc746adb430;  1 drivers
v0x7fc746cbe6d0_0 .net "s", 0 0, L_0x7fc746adac50;  1 drivers
S_0x7fc746cbf3a0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746cbbca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cbf560 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cc0b80_0 .net "a", 1 0, L_0x7fc7465f78c0;  1 drivers
v0x7fc746cc0c40_0 .net "b", 1 0, L_0x7fc7465fb360;  1 drivers
v0x7fc746cc0ce0_0 .net "c", 3 0, L_0x7fc7465f7820;  alias, 1 drivers
v0x7fc746cc0d70_0 .net "temp", 3 0, L_0x7fc7460c7f80;  1 drivers
L_0x7fc746a832b0 .part L_0x7fc7465f78c0, 0, 1;
L_0x7fc746a77410 .part L_0x7fc7465fb360, 0, 1;
L_0x7fc746a67890 .part L_0x7fc7465f78c0, 1, 1;
L_0x7fc746a5b9f0 .part L_0x7fc7465fb360, 0, 1;
L_0x7fc746a48210 .part L_0x7fc7465f78c0, 0, 1;
L_0x7fc746a3c370 .part L_0x7fc7465fb360, 1, 1;
L_0x7fc746a2c830 .part L_0x7fc7465f78c0, 1, 1;
L_0x7fc746a20990 .part L_0x7fc7465fb360, 1, 1;
L_0x7fc746a10e50 .part L_0x7fc7460c7f80, 0, 1;
L_0x7fc7460c7ee0 .part L_0x7fc7460c7f80, 1, 1;
L_0x7fc7460c7f80 .concat8 [ 1 1 1 1], L_0x7fc746aea2a0, L_0x7fc746aef060, L_0x7fc746af4270, L_0x7fc746af5000;
L_0x7fc7460c7c50 .part L_0x7fc7460c7f80, 2, 1;
L_0x7fc7460c7cf0 .part L_0x7fc7460c7f80, 3, 1;
L_0x7fc7465f7820 .concat8 [ 1 1 1 1], L_0x7fc746ae38e0, L_0x7fc746af4c80, L_0x7fc746afb620, L_0x7fc746afb990;
S_0x7fc746cbf6f0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746cbf3a0;
 .timescale -9 -12;
L_0x7fc746ae38e0 .functor AND 1, L_0x7fc746a832b0, L_0x7fc746a77410, C4<1>, C4<1>;
L_0x7fc746aea2a0 .functor AND 1, L_0x7fc746a67890, L_0x7fc746a5b9f0, C4<1>, C4<1>;
L_0x7fc746aef060 .functor AND 1, L_0x7fc746a48210, L_0x7fc746a3c370, C4<1>, C4<1>;
L_0x7fc746af4270 .functor AND 1, L_0x7fc746a2c830, L_0x7fc746a20990, C4<1>, C4<1>;
v0x7fc746cc02a0_0 .net *"_ivl_0", 0 0, L_0x7fc746a832b0;  1 drivers
v0x7fc746cc0360_0 .net *"_ivl_1", 0 0, L_0x7fc746a77410;  1 drivers
v0x7fc746cc0400_0 .net *"_ivl_10", 0 0, L_0x7fc746aef060;  1 drivers
v0x7fc746cc04b0_0 .net *"_ivl_12", 0 0, L_0x7fc746a2c830;  1 drivers
v0x7fc746cc0560_0 .net *"_ivl_13", 0 0, L_0x7fc746a20990;  1 drivers
v0x7fc746cc0650_0 .net *"_ivl_14", 0 0, L_0x7fc746af4270;  1 drivers
v0x7fc746cc0700_0 .net *"_ivl_2", 0 0, L_0x7fc746ae38e0;  1 drivers
v0x7fc746cc07b0_0 .net *"_ivl_4", 0 0, L_0x7fc746a67890;  1 drivers
v0x7fc746cc0860_0 .net *"_ivl_5", 0 0, L_0x7fc746a5b9f0;  1 drivers
v0x7fc746cc0970_0 .net *"_ivl_6", 0 0, L_0x7fc746aea2a0;  1 drivers
v0x7fc746cc0a20_0 .net *"_ivl_8", 0 0, L_0x7fc746a48210;  1 drivers
v0x7fc746cc0ad0_0 .net *"_ivl_9", 0 0, L_0x7fc746a3c370;  1 drivers
S_0x7fc746cbf8b0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746cbf6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746af4c80 .functor XOR 1, L_0x7fc746a10e50, L_0x7fc7460c7ee0, C4<0>, C4<0>;
L_0x7fc746af5000 .functor AND 1, L_0x7fc746a10e50, L_0x7fc7460c7ee0, C4<1>, C4<1>;
v0x7fc746cbfb00_0 .net "a", 0 0, L_0x7fc746a10e50;  1 drivers
v0x7fc746cbfbb0_0 .net "b", 0 0, L_0x7fc7460c7ee0;  1 drivers
v0x7fc746cbfc50_0 .net "c", 0 0, L_0x7fc746af5000;  1 drivers
v0x7fc746cbfce0_0 .net "s", 0 0, L_0x7fc746af4c80;  1 drivers
S_0x7fc746cbfd80 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746cbf6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746afb620 .functor XOR 1, L_0x7fc7460c7c50, L_0x7fc7460c7cf0, C4<0>, C4<0>;
L_0x7fc746afb990 .functor AND 1, L_0x7fc7460c7c50, L_0x7fc7460c7cf0, C4<1>, C4<1>;
v0x7fc746cbffb0_0 .net "a", 0 0, L_0x7fc7460c7c50;  1 drivers
v0x7fc746cc0050_0 .net "b", 0 0, L_0x7fc7460c7cf0;  1 drivers
v0x7fc746cc00f0_0 .net "c", 0 0, L_0x7fc746afb990;  1 drivers
v0x7fc746cc01a0_0 .net "s", 0 0, L_0x7fc746afb620;  1 drivers
S_0x7fc746cc0e70 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746cbbca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cc1030 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cc2640_0 .net "a", 1 0, L_0x7fc7465e5970;  1 drivers
v0x7fc746cc2700_0 .net "b", 1 0, L_0x7fc7465df940;  1 drivers
v0x7fc746cc27a0_0 .net "c", 3 0, L_0x7fc7465e58d0;  alias, 1 drivers
v0x7fc746cc2830_0 .net "temp", 3 0, L_0x7fc7465eb8c0;  1 drivers
L_0x7fc7465fb400 .part L_0x7fc7465e5970, 0, 1;
L_0x7fc7465f5b00 .part L_0x7fc7465df940, 0, 1;
L_0x7fc7465f5ba0 .part L_0x7fc7465e5970, 1, 1;
L_0x7fc7465f38a0 .part L_0x7fc7465df940, 0, 1;
L_0x7fc7465f3940 .part L_0x7fc7465e5970, 0, 1;
L_0x7fc7465f1770 .part L_0x7fc7465df940, 1, 1;
L_0x7fc7465f1810 .part L_0x7fc7465e5970, 1, 1;
L_0x7fc7465ed950 .part L_0x7fc7465df940, 1, 1;
L_0x7fc7465ed9f0 .part L_0x7fc7465eb8c0, 0, 1;
L_0x7fc7465eb820 .part L_0x7fc7465eb8c0, 1, 1;
L_0x7fc7465eb8c0 .concat8 [ 1 1 1 1], L_0x7fc746ac0b80, L_0x7fc746ae0e20, L_0x7fc7465f1450, L_0x7fc746542210;
L_0x7fc7465e7a00 .part L_0x7fc7465eb8c0, 2, 1;
L_0x7fc7465e7aa0 .part L_0x7fc7465eb8c0, 3, 1;
L_0x7fc7465e58d0 .concat8 [ 1 1 1 1], L_0x7fc746a8cf10, L_0x7fc746511140, L_0x7fc746a2c8d0, L_0x7fc746a3c410;
S_0x7fc746cc11a0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746cc0e70;
 .timescale -9 -12;
L_0x7fc746a8cf10 .functor AND 1, L_0x7fc7465fb400, L_0x7fc7465f5b00, C4<1>, C4<1>;
L_0x7fc746ac0b80 .functor AND 1, L_0x7fc7465f5ba0, L_0x7fc7465f38a0, C4<1>, C4<1>;
L_0x7fc746ae0e20 .functor AND 1, L_0x7fc7465f3940, L_0x7fc7465f1770, C4<1>, C4<1>;
L_0x7fc7465f1450 .functor AND 1, L_0x7fc7465f1810, L_0x7fc7465ed950, C4<1>, C4<1>;
v0x7fc746cc1d60_0 .net *"_ivl_0", 0 0, L_0x7fc7465fb400;  1 drivers
v0x7fc746cc1e20_0 .net *"_ivl_1", 0 0, L_0x7fc7465f5b00;  1 drivers
v0x7fc746cc1ec0_0 .net *"_ivl_10", 0 0, L_0x7fc746ae0e20;  1 drivers
v0x7fc746cc1f70_0 .net *"_ivl_12", 0 0, L_0x7fc7465f1810;  1 drivers
v0x7fc746cc2020_0 .net *"_ivl_13", 0 0, L_0x7fc7465ed950;  1 drivers
v0x7fc746cc2110_0 .net *"_ivl_14", 0 0, L_0x7fc7465f1450;  1 drivers
v0x7fc746cc21c0_0 .net *"_ivl_2", 0 0, L_0x7fc746a8cf10;  1 drivers
v0x7fc746cc2270_0 .net *"_ivl_4", 0 0, L_0x7fc7465f5ba0;  1 drivers
v0x7fc746cc2320_0 .net *"_ivl_5", 0 0, L_0x7fc7465f38a0;  1 drivers
v0x7fc746cc2430_0 .net *"_ivl_6", 0 0, L_0x7fc746ac0b80;  1 drivers
v0x7fc746cc24e0_0 .net *"_ivl_8", 0 0, L_0x7fc7465f3940;  1 drivers
v0x7fc746cc2590_0 .net *"_ivl_9", 0 0, L_0x7fc7465f1770;  1 drivers
S_0x7fc746cc1370 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746cc11a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746511140 .functor XOR 1, L_0x7fc7465ed9f0, L_0x7fc7465eb820, C4<0>, C4<0>;
L_0x7fc746542210 .functor AND 1, L_0x7fc7465ed9f0, L_0x7fc7465eb820, C4<1>, C4<1>;
v0x7fc746cc15c0_0 .net "a", 0 0, L_0x7fc7465ed9f0;  1 drivers
v0x7fc746cc1670_0 .net "b", 0 0, L_0x7fc7465eb820;  1 drivers
v0x7fc746cc1710_0 .net "c", 0 0, L_0x7fc746542210;  1 drivers
v0x7fc746cc17a0_0 .net "s", 0 0, L_0x7fc746511140;  1 drivers
S_0x7fc746cc1840 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746cc11a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a2c8d0 .functor XOR 1, L_0x7fc7465e7a00, L_0x7fc7465e7aa0, C4<0>, C4<0>;
L_0x7fc746a3c410 .functor AND 1, L_0x7fc7465e7a00, L_0x7fc7465e7aa0, C4<1>, C4<1>;
v0x7fc746cc1a70_0 .net "a", 0 0, L_0x7fc7465e7a00;  1 drivers
v0x7fc746cc1b10_0 .net "b", 0 0, L_0x7fc7465e7aa0;  1 drivers
v0x7fc746cc1bb0_0 .net "c", 0 0, L_0x7fc746a3c410;  1 drivers
v0x7fc746cc1c60_0 .net "s", 0 0, L_0x7fc746a2c8d0;  1 drivers
S_0x7fc746cc47f0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc7456f1040;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x7fc746cc49c0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000001000>;
v0x7fc746ce4e40_0 .net "a", 7 0, L_0x7fc7460f4890;  1 drivers
v0x7fc746ce4f00_0 .net "b", 7 0, L_0x7fc7460f4610;  1 drivers
v0x7fc746ce4fa0_0 .net "c", 15 0, L_0x7fc7460f4a60;  alias, 1 drivers
v0x7fc746ce5050_0 .net "concat1", 7 0, L_0x7fc7460f67e0;  1 drivers
v0x7fc746ce5100_0 .net "concat2", 11 0, L_0x7fc7460f5150;  1 drivers
v0x7fc746ce51f0_0 .net "concat3", 11 0, L_0x7fc7460f4ee0;  1 drivers
v0x7fc746ce52a0_0 .net "concat4", 11 0, L_0x7fc7460f4d70;  1 drivers
v0x7fc746ce5350_0 .net "mul_00", 7 0, L_0x7fc746a31bb0;  1 drivers
v0x7fc746ce53f0_0 .net "mul_01", 7 0, L_0x7fc746ac0870;  1 drivers
v0x7fc746ce5520_0 .net "mul_10", 7 0, L_0x7fc746af6460;  1 drivers
v0x7fc746ce55b0_0 .net "mul_11", 7 0, L_0x7fc7460f6cb0;  1 drivers
v0x7fc746ce5640_0 .net "sum_temp1", 7 0, L_0x7fc7460f50b0;  1 drivers
v0x7fc746ce56e0_0 .net "sum_temp2", 11 0, L_0x7fc7460f4f80;  1 drivers
v0x7fc746ce5790_0 .net "sum_temp3", 11 0, L_0x7fc7460f4b40;  1 drivers
L_0x7fc746a31780 .part L_0x7fc7460f4890, 0, 4;
L_0x7fc746a31820 .part L_0x7fc7460f4610, 0, 4;
L_0x7fc746ae3450 .part L_0x7fc7460f4890, 4, 4;
L_0x7fc746ae34f0 .part L_0x7fc7460f4610, 0, 4;
L_0x7fc746a894c0 .part L_0x7fc7460f4890, 0, 4;
L_0x7fc746a89560 .part L_0x7fc7460f4610, 4, 4;
L_0x7fc7460f6ae0 .part L_0x7fc7460f4890, 4, 4;
L_0x7fc7460f6910 .part L_0x7fc7460f4610, 4, 4;
L_0x7fc7460f6740 .part L_0x7fc746a31bb0, 4, 4;
L_0x7fc7460f50b0 .arith/sum 8, L_0x7fc746af6460, L_0x7fc7460f67e0;
L_0x7fc7460f4f80 .arith/sum 12, L_0x7fc7460f5150, L_0x7fc7460f4ee0;
L_0x7fc7460f4b40 .arith/sum 12, L_0x7fc7460f4d70, L_0x7fc7460f4f80;
L_0x7fc7460f4c20 .part L_0x7fc746a31bb0, 0, 4;
L_0x7fc7460f4a60 .concat8 [ 4 12 0 0], L_0x7fc7460f4c20, L_0x7fc7460f47e0;
S_0x7fc746cc4b30 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746cc47f0;
 .timescale -9 -12;
L_0x7fc7460f47e0 .functor BUFZ 12, L_0x7fc7460f4b40, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7fc746ce4930_0 .net *"_ivl_10", 3 0, L_0x7fc7460f6740;  1 drivers
L_0x7fc746e02210 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746ce49f0_0 .net/2u *"_ivl_13", 3 0, L_0x7fc746e02210;  1 drivers
L_0x7fc746e02258 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746ce4a90_0 .net/2u *"_ivl_17", 3 0, L_0x7fc746e02258;  1 drivers
L_0x7fc746e022a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746ce4b40_0 .net/2u *"_ivl_21", 3 0, L_0x7fc746e022a0;  1 drivers
v0x7fc746ce4bf0_0 .net *"_ivl_25", 3 0, L_0x7fc7460f4c20;  1 drivers
v0x7fc746ce4ce0_0 .net *"_ivl_27", 11 0, L_0x7fc7460f47e0;  1 drivers
L_0x7fc746e021c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746ce4d90_0 .net/2u *"_ivl_8", 3 0, L_0x7fc746e021c8;  1 drivers
L_0x7fc7460f67e0 .concat [ 4 4 0 0], L_0x7fc7460f6740, L_0x7fc746e021c8;
L_0x7fc7460f5150 .concat [ 8 4 0 0], L_0x7fc746ac0870, L_0x7fc746e02210;
L_0x7fc7460f4ee0 .concat [ 4 8 0 0], L_0x7fc746e02258, L_0x7fc7460f6cb0;
L_0x7fc7460f4d70 .concat [ 8 4 0 0], L_0x7fc7460f50b0, L_0x7fc746e022a0;
S_0x7fc746cc4cf0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746cc4b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746cc4ec0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746ccc170_0 .net "a", 3 0, L_0x7fc746a31780;  1 drivers
v0x7fc746ccc230_0 .net "b", 3 0, L_0x7fc746a31820;  1 drivers
v0x7fc746ccc2d0_0 .net "c", 7 0, L_0x7fc746a31bb0;  alias, 1 drivers
v0x7fc746ccc380_0 .net "concat1", 3 0, L_0x7fc746a485d0;  1 drivers
v0x7fc746ccc430_0 .net "concat2", 5 0, L_0x7fc746a44850;  1 drivers
v0x7fc746ccc520_0 .net "concat3", 5 0, L_0x7fc746a42680;  1 drivers
v0x7fc746ccc5d0_0 .net "concat4", 5 0, L_0x7fc746a3c730;  1 drivers
v0x7fc746ccc680_0 .net "mul_00", 3 0, L_0x7fc746ad8df0;  1 drivers
v0x7fc746ccc720_0 .net "mul_01", 3 0, L_0x7fc746a86350;  1 drivers
v0x7fc746ccc850_0 .net "mul_10", 3 0, L_0x7fc746ab0cc0;  1 drivers
v0x7fc746ccc8e0_0 .net "mul_11", 3 0, L_0x7fc746a4d520;  1 drivers
v0x7fc746ccc970_0 .net "sum_temp1", 3 0, L_0x7fc746a48670;  1 drivers
v0x7fc746ccca10_0 .net "sum_temp2", 5 0, L_0x7fc746a3e860;  1 drivers
v0x7fc746cccac0_0 .net "sum_temp3", 5 0, L_0x7fc746a367a0;  1 drivers
L_0x7fc746ad6290 .part L_0x7fc746a31780, 0, 2;
L_0x7fc746ad4120 .part L_0x7fc746a31820, 0, 2;
L_0x7fc746aaebd0 .part L_0x7fc746a31780, 2, 2;
L_0x7fc746aa8c00 .part L_0x7fc746a31820, 0, 2;
L_0x7fc746a836b0 .part L_0x7fc746a31780, 0, 2;
L_0x7fc746a7f850 .part L_0x7fc746a31820, 2, 2;
L_0x7fc746a4c9b0 .part L_0x7fc746a31780, 2, 2;
L_0x7fc746a4d1e0 .part L_0x7fc746a31820, 2, 2;
L_0x7fc746a4b330 .part L_0x7fc746ad8df0, 2, 2;
L_0x7fc746a48670 .arith/sum 4, L_0x7fc746ab0cc0, L_0x7fc746a485d0;
L_0x7fc746a3e860 .arith/sum 6, L_0x7fc746a44850, L_0x7fc746a42680;
L_0x7fc746a367a0 .arith/sum 6, L_0x7fc746a3c730, L_0x7fc746a3e860;
L_0x7fc746a2fc60 .part L_0x7fc746ad8df0, 0, 2;
L_0x7fc746a31bb0 .concat8 [ 2 6 0 0], L_0x7fc746a2fc60, L_0x7fc746a30f90;
S_0x7fc746cc4fd0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746cc4cf0;
 .timescale -9 -12;
L_0x7fc746a30f90 .functor BUFZ 6, L_0x7fc746a367a0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746ccbc60_0 .net *"_ivl_10", 1 0, L_0x7fc746a4b330;  1 drivers
L_0x7fc746e01d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746ccbd20_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e01d90;  1 drivers
L_0x7fc746e01dd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746ccbdc0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e01dd8;  1 drivers
L_0x7fc746e01e20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746ccbe70_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e01e20;  1 drivers
v0x7fc746ccbf20_0 .net *"_ivl_25", 1 0, L_0x7fc746a2fc60;  1 drivers
v0x7fc746ccc010_0 .net *"_ivl_27", 5 0, L_0x7fc746a30f90;  1 drivers
L_0x7fc746e01d48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746ccc0c0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e01d48;  1 drivers
L_0x7fc746a485d0 .concat [ 2 2 0 0], L_0x7fc746a4b330, L_0x7fc746e01d48;
L_0x7fc746a44850 .concat [ 4 2 0 0], L_0x7fc746a86350, L_0x7fc746e01d90;
L_0x7fc746a42680 .concat [ 2 4 0 0], L_0x7fc746e01dd8, L_0x7fc746a4d520;
L_0x7fc746a3c730 .concat [ 4 2 0 0], L_0x7fc746a48670, L_0x7fc746e01e20;
S_0x7fc746cc51a0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746cc4fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cc5370 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cc6920_0 .net "a", 1 0, L_0x7fc746ad6290;  1 drivers
v0x7fc746cc69e0_0 .net "b", 1 0, L_0x7fc746ad4120;  1 drivers
v0x7fc746cc6a80_0 .net "c", 3 0, L_0x7fc746ad8df0;  alias, 1 drivers
v0x7fc746cc6b10_0 .net "temp", 3 0, L_0x7fc746ac4770;  1 drivers
L_0x7fc746af0700 .part L_0x7fc746ad6290, 0, 1;
L_0x7fc746af07a0 .part L_0x7fc746ad4120, 0, 1;
L_0x7fc746ae85f0 .part L_0x7fc746ad6290, 1, 1;
L_0x7fc746ae8690 .part L_0x7fc746ad4120, 0, 1;
L_0x7fc746adddd0 .part L_0x7fc746ad6290, 0, 1;
L_0x7fc746adde70 .part L_0x7fc746ad4120, 1, 1;
L_0x7fc746add080 .part L_0x7fc746ad6290, 1, 1;
L_0x7fc746add120 .part L_0x7fc746ad4120, 1, 1;
L_0x7fc746adce40 .part L_0x7fc746ac4770, 0, 1;
L_0x7fc746ac46d0 .part L_0x7fc746ac4770, 1, 1;
L_0x7fc746ac4770 .concat8 [ 1 1 1 1], L_0x7fc746ae2c70, L_0x7fc746adf060, L_0x7fc746ade5d0, L_0x7fc746addad0;
L_0x7fc746ad9730 .part L_0x7fc746ac4770, 2, 1;
L_0x7fc746ada1e0 .part L_0x7fc746ac4770, 3, 1;
L_0x7fc746ad8df0 .concat8 [ 1 1 1 1], L_0x7fc746aee5d0, L_0x7fc746adda60, L_0x7fc746ad9c10, L_0x7fc746ad9c80;
S_0x7fc746cc5480 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746cc51a0;
 .timescale -9 -12;
L_0x7fc746aee5d0 .functor AND 1, L_0x7fc746af0700, L_0x7fc746af07a0, C4<1>, C4<1>;
L_0x7fc746ae2c70 .functor AND 1, L_0x7fc746ae85f0, L_0x7fc746ae8690, C4<1>, C4<1>;
L_0x7fc746adf060 .functor AND 1, L_0x7fc746adddd0, L_0x7fc746adde70, C4<1>, C4<1>;
L_0x7fc746ade5d0 .functor AND 1, L_0x7fc746add080, L_0x7fc746add120, C4<1>, C4<1>;
v0x7fc746cc6040_0 .net *"_ivl_0", 0 0, L_0x7fc746af0700;  1 drivers
v0x7fc746cc6100_0 .net *"_ivl_1", 0 0, L_0x7fc746af07a0;  1 drivers
v0x7fc746cc61a0_0 .net *"_ivl_10", 0 0, L_0x7fc746adf060;  1 drivers
v0x7fc746cc6250_0 .net *"_ivl_12", 0 0, L_0x7fc746add080;  1 drivers
v0x7fc746cc6300_0 .net *"_ivl_13", 0 0, L_0x7fc746add120;  1 drivers
v0x7fc746cc63f0_0 .net *"_ivl_14", 0 0, L_0x7fc746ade5d0;  1 drivers
v0x7fc746cc64a0_0 .net *"_ivl_2", 0 0, L_0x7fc746aee5d0;  1 drivers
v0x7fc746cc6550_0 .net *"_ivl_4", 0 0, L_0x7fc746ae85f0;  1 drivers
v0x7fc746cc6600_0 .net *"_ivl_5", 0 0, L_0x7fc746ae8690;  1 drivers
v0x7fc746cc6710_0 .net *"_ivl_6", 0 0, L_0x7fc746ae2c70;  1 drivers
v0x7fc746cc67c0_0 .net *"_ivl_8", 0 0, L_0x7fc746adddd0;  1 drivers
v0x7fc746cc6870_0 .net *"_ivl_9", 0 0, L_0x7fc746adde70;  1 drivers
S_0x7fc746cc5650 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746cc5480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746adda60 .functor XOR 1, L_0x7fc746adce40, L_0x7fc746ac46d0, C4<0>, C4<0>;
L_0x7fc746addad0 .functor AND 1, L_0x7fc746adce40, L_0x7fc746ac46d0, C4<1>, C4<1>;
v0x7fc746cc58a0_0 .net "a", 0 0, L_0x7fc746adce40;  1 drivers
v0x7fc746cc5950_0 .net "b", 0 0, L_0x7fc746ac46d0;  1 drivers
v0x7fc746cc59f0_0 .net "c", 0 0, L_0x7fc746addad0;  1 drivers
v0x7fc746cc5a80_0 .net "s", 0 0, L_0x7fc746adda60;  1 drivers
S_0x7fc746cc5b20 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746cc5480;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746ad9c10 .functor XOR 1, L_0x7fc746ad9730, L_0x7fc746ada1e0, C4<0>, C4<0>;
L_0x7fc746ad9c80 .functor AND 1, L_0x7fc746ad9730, L_0x7fc746ada1e0, C4<1>, C4<1>;
v0x7fc746cc5d50_0 .net "a", 0 0, L_0x7fc746ad9730;  1 drivers
v0x7fc746cc5df0_0 .net "b", 0 0, L_0x7fc746ada1e0;  1 drivers
v0x7fc746cc5e90_0 .net "c", 0 0, L_0x7fc746ad9c80;  1 drivers
v0x7fc746cc5f40_0 .net "s", 0 0, L_0x7fc746ad9c10;  1 drivers
S_0x7fc746cc6c10 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746cc4fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cc6de0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cc83e0_0 .net "a", 1 0, L_0x7fc746aaebd0;  1 drivers
v0x7fc746cc84a0_0 .net "b", 1 0, L_0x7fc746aa8c00;  1 drivers
v0x7fc746cc8540_0 .net "c", 3 0, L_0x7fc746ab0cc0;  alias, 1 drivers
v0x7fc746cc85d0_0 .net "temp", 3 0, L_0x7fc746abf660;  1 drivers
L_0x7fc746ad41c0 .part L_0x7fc746aaebd0, 0, 1;
L_0x7fc746ad0300 .part L_0x7fc746aa8c00, 0, 1;
L_0x7fc746ace210 .part L_0x7fc746aaebd0, 1, 1;
L_0x7fc746ac8240 .part L_0x7fc746aa8c00, 0, 1;
L_0x7fc746aa4e50 .part L_0x7fc746aaebd0, 0, 1;
L_0x7fc746aa4ef0 .part L_0x7fc746aa8c00, 1, 1;
L_0x7fc746ac1350 .part L_0x7fc746aaebd0, 1, 1;
L_0x7fc746a6dd80 .part L_0x7fc746aa8c00, 1, 1;
L_0x7fc746abee10 .part L_0x7fc746abf660, 0, 1;
L_0x7fc746abf5c0 .part L_0x7fc746abf660, 1, 1;
L_0x7fc746abf660 .concat8 [ 1 1 1 1], L_0x7fc746ac2990, L_0x7fc746ac2a40, L_0x7fc746abdb20, L_0x7fc746abf9f0;
L_0x7fc746ab6c10 .part L_0x7fc746abf660, 2, 1;
L_0x7fc746ab4ae0 .part L_0x7fc746abf660, 3, 1;
L_0x7fc746ab0cc0 .concat8 [ 1 1 1 1], L_0x7fc746ad03a0, L_0x7fc746abf980, L_0x7fc746abaa30, L_0x7fc746abaaa0;
S_0x7fc746cc6f50 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746cc6c10;
 .timescale -9 -12;
L_0x7fc746ad03a0 .functor AND 1, L_0x7fc746ad41c0, L_0x7fc746ad0300, C4<1>, C4<1>;
L_0x7fc746ac2990 .functor AND 1, L_0x7fc746ace210, L_0x7fc746ac8240, C4<1>, C4<1>;
L_0x7fc746ac2a40 .functor AND 1, L_0x7fc746aa4e50, L_0x7fc746aa4ef0, C4<1>, C4<1>;
L_0x7fc746abdb20 .functor AND 1, L_0x7fc746ac1350, L_0x7fc746a6dd80, C4<1>, C4<1>;
v0x7fc746cc7b00_0 .net *"_ivl_0", 0 0, L_0x7fc746ad41c0;  1 drivers
v0x7fc746cc7bc0_0 .net *"_ivl_1", 0 0, L_0x7fc746ad0300;  1 drivers
v0x7fc746cc7c60_0 .net *"_ivl_10", 0 0, L_0x7fc746ac2a40;  1 drivers
v0x7fc746cc7d10_0 .net *"_ivl_12", 0 0, L_0x7fc746ac1350;  1 drivers
v0x7fc746cc7dc0_0 .net *"_ivl_13", 0 0, L_0x7fc746a6dd80;  1 drivers
v0x7fc746cc7eb0_0 .net *"_ivl_14", 0 0, L_0x7fc746abdb20;  1 drivers
v0x7fc746cc7f60_0 .net *"_ivl_2", 0 0, L_0x7fc746ad03a0;  1 drivers
v0x7fc746cc8010_0 .net *"_ivl_4", 0 0, L_0x7fc746ace210;  1 drivers
v0x7fc746cc80c0_0 .net *"_ivl_5", 0 0, L_0x7fc746ac8240;  1 drivers
v0x7fc746cc81d0_0 .net *"_ivl_6", 0 0, L_0x7fc746ac2990;  1 drivers
v0x7fc746cc8280_0 .net *"_ivl_8", 0 0, L_0x7fc746aa4e50;  1 drivers
v0x7fc746cc8330_0 .net *"_ivl_9", 0 0, L_0x7fc746aa4ef0;  1 drivers
S_0x7fc746cc7110 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746cc6f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746abf980 .functor XOR 1, L_0x7fc746abee10, L_0x7fc746abf5c0, C4<0>, C4<0>;
L_0x7fc746abf9f0 .functor AND 1, L_0x7fc746abee10, L_0x7fc746abf5c0, C4<1>, C4<1>;
v0x7fc746cc7360_0 .net "a", 0 0, L_0x7fc746abee10;  1 drivers
v0x7fc746cc7410_0 .net "b", 0 0, L_0x7fc746abf5c0;  1 drivers
v0x7fc746cc74b0_0 .net "c", 0 0, L_0x7fc746abf9f0;  1 drivers
v0x7fc746cc7540_0 .net "s", 0 0, L_0x7fc746abf980;  1 drivers
S_0x7fc746cc75e0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746cc6f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746abaa30 .functor XOR 1, L_0x7fc746ab6c10, L_0x7fc746ab4ae0, C4<0>, C4<0>;
L_0x7fc746abaaa0 .functor AND 1, L_0x7fc746ab6c10, L_0x7fc746ab4ae0, C4<1>, C4<1>;
v0x7fc746cc7810_0 .net "a", 0 0, L_0x7fc746ab6c10;  1 drivers
v0x7fc746cc78b0_0 .net "b", 0 0, L_0x7fc746ab4ae0;  1 drivers
v0x7fc746cc7950_0 .net "c", 0 0, L_0x7fc746abaaa0;  1 drivers
v0x7fc746cc7a00_0 .net "s", 0 0, L_0x7fc746abaa30;  1 drivers
S_0x7fc746cc86d0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746cc4fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cc8890 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cc9eb0_0 .net "a", 1 0, L_0x7fc746a836b0;  1 drivers
v0x7fc746cc9f70_0 .net "b", 1 0, L_0x7fc746a7f850;  1 drivers
v0x7fc746cca010_0 .net "c", 3 0, L_0x7fc746a86350;  alias, 1 drivers
v0x7fc746cca0a0_0 .net "temp", 3 0, L_0x7fc746a8d2c0;  1 drivers
L_0x7fc746aa20c0 .part L_0x7fc746a836b0, 0, 1;
L_0x7fc746aa2160 .part L_0x7fc746a7f850, 0, 1;
L_0x7fc746aa33f0 .part L_0x7fc746a836b0, 1, 1;
L_0x7fc746aa3490 .part L_0x7fc746a7f850, 0, 1;
L_0x7fc746aa1d30 .part L_0x7fc746a836b0, 0, 1;
L_0x7fc746aa1dd0 .part L_0x7fc746a7f850, 1, 1;
L_0x7fc746a9b230 .part L_0x7fc746a836b0, 1, 1;
L_0x7fc746a9b2d0 .part L_0x7fc746a7f850, 1, 1;
L_0x7fc746a931f0 .part L_0x7fc746a8d2c0, 0, 1;
L_0x7fc746a8d220 .part L_0x7fc746a8d2c0, 1, 1;
L_0x7fc746a8d2c0 .concat8 [ 1 1 1 1], L_0x7fc746aa3be0, L_0x7fc746a9f050, L_0x7fc746a99180, L_0x7fc746a95350;
L_0x7fc746a87a10 .part L_0x7fc746a8d2c0, 2, 1;
L_0x7fc746a88200 .part L_0x7fc746a8d2c0, 3, 1;
L_0x7fc746a86350 .concat8 [ 1 1 1 1], L_0x7fc746aa3fa0, L_0x7fc746a952e0, L_0x7fc746a885c0, L_0x7fc746a88630;
S_0x7fc746cc8a20 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746cc86d0;
 .timescale -9 -12;
L_0x7fc746aa3fa0 .functor AND 1, L_0x7fc746aa20c0, L_0x7fc746aa2160, C4<1>, C4<1>;
L_0x7fc746aa3be0 .functor AND 1, L_0x7fc746aa33f0, L_0x7fc746aa3490, C4<1>, C4<1>;
L_0x7fc746a9f050 .functor AND 1, L_0x7fc746aa1d30, L_0x7fc746aa1dd0, C4<1>, C4<1>;
L_0x7fc746a99180 .functor AND 1, L_0x7fc746a9b230, L_0x7fc746a9b2d0, C4<1>, C4<1>;
v0x7fc746cc95d0_0 .net *"_ivl_0", 0 0, L_0x7fc746aa20c0;  1 drivers
v0x7fc746cc9690_0 .net *"_ivl_1", 0 0, L_0x7fc746aa2160;  1 drivers
v0x7fc746cc9730_0 .net *"_ivl_10", 0 0, L_0x7fc746a9f050;  1 drivers
v0x7fc746cc97e0_0 .net *"_ivl_12", 0 0, L_0x7fc746a9b230;  1 drivers
v0x7fc746cc9890_0 .net *"_ivl_13", 0 0, L_0x7fc746a9b2d0;  1 drivers
v0x7fc746cc9980_0 .net *"_ivl_14", 0 0, L_0x7fc746a99180;  1 drivers
v0x7fc746cc9a30_0 .net *"_ivl_2", 0 0, L_0x7fc746aa3fa0;  1 drivers
v0x7fc746cc9ae0_0 .net *"_ivl_4", 0 0, L_0x7fc746aa33f0;  1 drivers
v0x7fc746cc9b90_0 .net *"_ivl_5", 0 0, L_0x7fc746aa3490;  1 drivers
v0x7fc746cc9ca0_0 .net *"_ivl_6", 0 0, L_0x7fc746aa3be0;  1 drivers
v0x7fc746cc9d50_0 .net *"_ivl_8", 0 0, L_0x7fc746aa1d30;  1 drivers
v0x7fc746cc9e00_0 .net *"_ivl_9", 0 0, L_0x7fc746aa1dd0;  1 drivers
S_0x7fc746cc8be0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746cc8a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a952e0 .functor XOR 1, L_0x7fc746a931f0, L_0x7fc746a8d220, C4<0>, C4<0>;
L_0x7fc746a95350 .functor AND 1, L_0x7fc746a931f0, L_0x7fc746a8d220, C4<1>, C4<1>;
v0x7fc746cc8e30_0 .net "a", 0 0, L_0x7fc746a931f0;  1 drivers
v0x7fc746cc8ee0_0 .net "b", 0 0, L_0x7fc746a8d220;  1 drivers
v0x7fc746cc8f80_0 .net "c", 0 0, L_0x7fc746a95350;  1 drivers
v0x7fc746cc9010_0 .net "s", 0 0, L_0x7fc746a952e0;  1 drivers
S_0x7fc746cc90b0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746cc8a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a885c0 .functor XOR 1, L_0x7fc746a87a10, L_0x7fc746a88200, C4<0>, C4<0>;
L_0x7fc746a88630 .functor AND 1, L_0x7fc746a87a10, L_0x7fc746a88200, C4<1>, C4<1>;
v0x7fc746cc92e0_0 .net "a", 0 0, L_0x7fc746a87a10;  1 drivers
v0x7fc746cc9380_0 .net "b", 0 0, L_0x7fc746a88200;  1 drivers
v0x7fc746cc9420_0 .net "c", 0 0, L_0x7fc746a88630;  1 drivers
v0x7fc746cc94d0_0 .net "s", 0 0, L_0x7fc746a885c0;  1 drivers
S_0x7fc746cca1a0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746cc4fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cca360 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746ccb970_0 .net "a", 1 0, L_0x7fc746a4c9b0;  1 drivers
v0x7fc746ccba30_0 .net "b", 1 0, L_0x7fc746a4d1e0;  1 drivers
v0x7fc746ccbad0_0 .net "c", 3 0, L_0x7fc746a4d520;  alias, 1 drivers
v0x7fc746ccbb60_0 .net "temp", 3 0, L_0x7fc746a5be50;  1 drivers
L_0x7fc746a7f8f0 .part L_0x7fc746a4c9b0, 0, 1;
L_0x7fc746a7d720 .part L_0x7fc746a4d1e0, 0, 1;
L_0x7fc746a79940 .part L_0x7fc746a4c9b0, 1, 1;
L_0x7fc746a777d0 .part L_0x7fc746a4d1e0, 0, 1;
L_0x7fc746a6bfe0 .part L_0x7fc746a4c9b0, 0, 1;
L_0x7fc746a6c080 .part L_0x7fc746a4d1e0, 1, 1;
L_0x7fc746a69e00 .part L_0x7fc746a4c9b0, 1, 1;
L_0x7fc746a67cd0 .part L_0x7fc746a4d1e0, 1, 1;
L_0x7fc746a5df20 .part L_0x7fc746a5be50, 0, 1;
L_0x7fc746a5bdb0 .part L_0x7fc746a5be50, 1, 1;
L_0x7fc746a5be50 .concat8 [ 1 1 1 1], L_0x7fc746a71840, L_0x7fc746a718f0, L_0x7fc746a63eb0, L_0x7fc746a61d70;
L_0x7fc746a329f0 .part L_0x7fc746a5be50, 2, 1;
L_0x7fc746a4b640 .part L_0x7fc746a5be50, 3, 1;
L_0x7fc746a4d520 .concat8 [ 1 1 1 1], L_0x7fc746a7d7c0, L_0x7fc746a61d00, L_0x7fc746a50530, L_0x7fc746a505a0;
S_0x7fc746cca4d0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746cca1a0;
 .timescale -9 -12;
L_0x7fc746a7d7c0 .functor AND 1, L_0x7fc746a7f8f0, L_0x7fc746a7d720, C4<1>, C4<1>;
L_0x7fc746a71840 .functor AND 1, L_0x7fc746a79940, L_0x7fc746a777d0, C4<1>, C4<1>;
L_0x7fc746a718f0 .functor AND 1, L_0x7fc746a6bfe0, L_0x7fc746a6c080, C4<1>, C4<1>;
L_0x7fc746a63eb0 .functor AND 1, L_0x7fc746a69e00, L_0x7fc746a67cd0, C4<1>, C4<1>;
v0x7fc746ccb090_0 .net *"_ivl_0", 0 0, L_0x7fc746a7f8f0;  1 drivers
v0x7fc746ccb150_0 .net *"_ivl_1", 0 0, L_0x7fc746a7d720;  1 drivers
v0x7fc746ccb1f0_0 .net *"_ivl_10", 0 0, L_0x7fc746a718f0;  1 drivers
v0x7fc746ccb2a0_0 .net *"_ivl_12", 0 0, L_0x7fc746a69e00;  1 drivers
v0x7fc746ccb350_0 .net *"_ivl_13", 0 0, L_0x7fc746a67cd0;  1 drivers
v0x7fc746ccb440_0 .net *"_ivl_14", 0 0, L_0x7fc746a63eb0;  1 drivers
v0x7fc746ccb4f0_0 .net *"_ivl_2", 0 0, L_0x7fc746a7d7c0;  1 drivers
v0x7fc746ccb5a0_0 .net *"_ivl_4", 0 0, L_0x7fc746a79940;  1 drivers
v0x7fc746ccb650_0 .net *"_ivl_5", 0 0, L_0x7fc746a777d0;  1 drivers
v0x7fc746ccb760_0 .net *"_ivl_6", 0 0, L_0x7fc746a71840;  1 drivers
v0x7fc746ccb810_0 .net *"_ivl_8", 0 0, L_0x7fc746a6bfe0;  1 drivers
v0x7fc746ccb8c0_0 .net *"_ivl_9", 0 0, L_0x7fc746a6c080;  1 drivers
S_0x7fc746cca6a0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746cca4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a61d00 .functor XOR 1, L_0x7fc746a5df20, L_0x7fc746a5bdb0, C4<0>, C4<0>;
L_0x7fc746a61d70 .functor AND 1, L_0x7fc746a5df20, L_0x7fc746a5bdb0, C4<1>, C4<1>;
v0x7fc746cca8f0_0 .net "a", 0 0, L_0x7fc746a5df20;  1 drivers
v0x7fc746cca9a0_0 .net "b", 0 0, L_0x7fc746a5bdb0;  1 drivers
v0x7fc746ccaa40_0 .net "c", 0 0, L_0x7fc746a61d70;  1 drivers
v0x7fc746ccaad0_0 .net "s", 0 0, L_0x7fc746a61d00;  1 drivers
S_0x7fc746ccab70 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746cca4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a50530 .functor XOR 1, L_0x7fc746a329f0, L_0x7fc746a4b640, C4<0>, C4<0>;
L_0x7fc746a505a0 .functor AND 1, L_0x7fc746a329f0, L_0x7fc746a4b640, C4<1>, C4<1>;
v0x7fc746ccada0_0 .net "a", 0 0, L_0x7fc746a329f0;  1 drivers
v0x7fc746ccae40_0 .net "b", 0 0, L_0x7fc746a4b640;  1 drivers
v0x7fc746ccaee0_0 .net "c", 0 0, L_0x7fc746a505a0;  1 drivers
v0x7fc746ccaf90_0 .net "s", 0 0, L_0x7fc746a50530;  1 drivers
S_0x7fc746cccbc0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746cc4b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746cccd90 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746cd4090_0 .net "a", 3 0, L_0x7fc746ae3450;  1 drivers
v0x7fc746cd4150_0 .net "b", 3 0, L_0x7fc746ae34f0;  1 drivers
v0x7fc746cd41f0_0 .net "c", 7 0, L_0x7fc746af6460;  alias, 1 drivers
v0x7fc746cd42a0_0 .net "concat1", 3 0, L_0x7fc7465d6b00;  1 drivers
v0x7fc746cd4350_0 .net "concat2", 5 0, L_0x7fc7465d5b00;  1 drivers
v0x7fc746cd4440_0 .net "concat3", 5 0, L_0x7fc7465d5ba0;  1 drivers
v0x7fc746cd44f0_0 .net "concat4", 5 0, L_0x7fc7465d1ef0;  1 drivers
v0x7fc746cd45a0_0 .net "mul_00", 3 0, L_0x7fc746a074a0;  1 drivers
v0x7fc746cd4640_0 .net "mul_01", 3 0, L_0x7fc746a6b530;  1 drivers
v0x7fc746cd4770_0 .net "mul_10", 3 0, L_0x7fc746ae19b0;  1 drivers
v0x7fc746cd4800_0 .net "mul_11", 3 0, L_0x7fc7465ed670;  1 drivers
v0x7fc746cd4890_0 .net "sum_temp1", 3 0, L_0x7fc7465d6ba0;  1 drivers
v0x7fc746cd4930_0 .net "sum_temp2", 5 0, L_0x7fc7465d2ef0;  1 drivers
v0x7fc746cd49e0_0 .net "sum_temp3", 5 0, L_0x7fc746afbaf0;  1 drivers
L_0x7fc746a053b0 .part L_0x7fc746ae3450, 0, 2;
L_0x7fc7465fd480 .part L_0x7fc746ae34f0, 0, 2;
L_0x7fc746ae21d0 .part L_0x7fc746ae3450, 2, 2;
L_0x7fc746ae15e0 .part L_0x7fc746ae34f0, 0, 2;
L_0x7fc746a57f80 .part L_0x7fc746ae3450, 0, 2;
L_0x7fc746a4f200 .part L_0x7fc746ae34f0, 2, 2;
L_0x7fc7465e1790 .part L_0x7fc746ae3450, 2, 2;
L_0x7fc7465da7a0 .part L_0x7fc746ae34f0, 2, 2;
L_0x7fc7465d88a0 .part L_0x7fc746a074a0, 2, 2;
L_0x7fc7465d6ba0 .arith/sum 4, L_0x7fc746ae19b0, L_0x7fc7465d6b00;
L_0x7fc7465d2ef0 .arith/sum 6, L_0x7fc7465d5b00, L_0x7fc7465d5ba0;
L_0x7fc746afbaf0 .arith/sum 6, L_0x7fc7465d1ef0, L_0x7fc7465d2ef0;
L_0x7fc746af63c0 .part L_0x7fc746a074a0, 0, 2;
L_0x7fc746af6460 .concat8 [ 2 6 0 0], L_0x7fc746af63c0, L_0x7fc746aea440;
S_0x7fc746cccf00 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746cccbc0;
 .timescale -9 -12;
L_0x7fc746aea440 .functor BUFZ 6, L_0x7fc746afbaf0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746cd3b80_0 .net *"_ivl_10", 1 0, L_0x7fc7465d88a0;  1 drivers
L_0x7fc746e01eb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746cd3c40_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e01eb0;  1 drivers
L_0x7fc746e01ef8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746cd3ce0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e01ef8;  1 drivers
L_0x7fc746e01f40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746cd3d90_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e01f40;  1 drivers
v0x7fc746cd3e40_0 .net *"_ivl_25", 1 0, L_0x7fc746af63c0;  1 drivers
v0x7fc746cd3f30_0 .net *"_ivl_27", 5 0, L_0x7fc746aea440;  1 drivers
L_0x7fc746e01e68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746cd3fe0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e01e68;  1 drivers
L_0x7fc7465d6b00 .concat [ 2 2 0 0], L_0x7fc7465d88a0, L_0x7fc746e01e68;
L_0x7fc7465d5b00 .concat [ 4 2 0 0], L_0x7fc746a6b530, L_0x7fc746e01eb0;
L_0x7fc7465d5ba0 .concat [ 2 4 0 0], L_0x7fc746e01ef8, L_0x7fc7465ed670;
L_0x7fc7465d1ef0 .concat [ 4 2 0 0], L_0x7fc7465d6ba0, L_0x7fc746e01f40;
S_0x7fc746ccd0c0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746cccf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746ccd290 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cce840_0 .net "a", 1 0, L_0x7fc746a053b0;  1 drivers
v0x7fc746cce900_0 .net "b", 1 0, L_0x7fc7465fd480;  1 drivers
v0x7fc746cce9a0_0 .net "c", 3 0, L_0x7fc746a074a0;  alias, 1 drivers
v0x7fc746ccea30_0 .net "temp", 3 0, L_0x7fc746a15e40;  1 drivers
L_0x7fc746a2f8d0 .part L_0x7fc746a053b0, 0, 1;
L_0x7fc746a2f970 .part L_0x7fc7465fd480, 0, 1;
L_0x7fc746a2cc70 .part L_0x7fc746a053b0, 1, 1;
L_0x7fc746a28e10 .part L_0x7fc7465fd480, 0, 1;
L_0x7fc746a22e80 .part L_0x7fc746a053b0, 0, 1;
L_0x7fc746a22f20 .part L_0x7fc7465fd480, 1, 1;
L_0x7fc746a1adc0 .part L_0x7fc746a053b0, 1, 1;
L_0x7fc746a1ae60 .part L_0x7fc7465fd480, 1, 1;
L_0x7fc746a155f0 .part L_0x7fc746a15e40, 0, 1;
L_0x7fc746a15da0 .part L_0x7fc746a15e40, 1, 1;
L_0x7fc746a15e40 .concat8 [ 1 1 1 1], L_0x7fc746a26ca0, L_0x7fc746a20d50, L_0x7fc746a14300, L_0x7fc746a161d0;
L_0x7fc746a0d3f0 .part L_0x7fc746a15e40, 2, 1;
L_0x7fc746a0b2c0 .part L_0x7fc746a15e40, 3, 1;
L_0x7fc746a074a0 .concat8 [ 1 1 1 1], L_0x7fc746a31040, L_0x7fc746a16160, L_0x7fc746a11210, L_0x7fc746a11280;
S_0x7fc746ccd3a0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746ccd0c0;
 .timescale -9 -12;
L_0x7fc746a31040 .functor AND 1, L_0x7fc746a2f8d0, L_0x7fc746a2f970, C4<1>, C4<1>;
L_0x7fc746a26ca0 .functor AND 1, L_0x7fc746a2cc70, L_0x7fc746a28e10, C4<1>, C4<1>;
L_0x7fc746a20d50 .functor AND 1, L_0x7fc746a22e80, L_0x7fc746a22f20, C4<1>, C4<1>;
L_0x7fc746a14300 .functor AND 1, L_0x7fc746a1adc0, L_0x7fc746a1ae60, C4<1>, C4<1>;
v0x7fc746ccdf60_0 .net *"_ivl_0", 0 0, L_0x7fc746a2f8d0;  1 drivers
v0x7fc746cce020_0 .net *"_ivl_1", 0 0, L_0x7fc746a2f970;  1 drivers
v0x7fc746cce0c0_0 .net *"_ivl_10", 0 0, L_0x7fc746a20d50;  1 drivers
v0x7fc746cce170_0 .net *"_ivl_12", 0 0, L_0x7fc746a1adc0;  1 drivers
v0x7fc746cce220_0 .net *"_ivl_13", 0 0, L_0x7fc746a1ae60;  1 drivers
v0x7fc746cce310_0 .net *"_ivl_14", 0 0, L_0x7fc746a14300;  1 drivers
v0x7fc746cce3c0_0 .net *"_ivl_2", 0 0, L_0x7fc746a31040;  1 drivers
v0x7fc746cce470_0 .net *"_ivl_4", 0 0, L_0x7fc746a2cc70;  1 drivers
v0x7fc746cce520_0 .net *"_ivl_5", 0 0, L_0x7fc746a28e10;  1 drivers
v0x7fc746cce630_0 .net *"_ivl_6", 0 0, L_0x7fc746a26ca0;  1 drivers
v0x7fc746cce6e0_0 .net *"_ivl_8", 0 0, L_0x7fc746a22e80;  1 drivers
v0x7fc746cce790_0 .net *"_ivl_9", 0 0, L_0x7fc746a22f20;  1 drivers
S_0x7fc746ccd570 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746ccd3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a16160 .functor XOR 1, L_0x7fc746a155f0, L_0x7fc746a15da0, C4<0>, C4<0>;
L_0x7fc746a161d0 .functor AND 1, L_0x7fc746a155f0, L_0x7fc746a15da0, C4<1>, C4<1>;
v0x7fc746ccd7c0_0 .net "a", 0 0, L_0x7fc746a155f0;  1 drivers
v0x7fc746ccd870_0 .net "b", 0 0, L_0x7fc746a15da0;  1 drivers
v0x7fc746ccd910_0 .net "c", 0 0, L_0x7fc746a161d0;  1 drivers
v0x7fc746ccd9a0_0 .net "s", 0 0, L_0x7fc746a16160;  1 drivers
S_0x7fc746ccda40 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746ccd3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a11210 .functor XOR 1, L_0x7fc746a0d3f0, L_0x7fc746a0b2c0, C4<0>, C4<0>;
L_0x7fc746a11280 .functor AND 1, L_0x7fc746a0d3f0, L_0x7fc746a0b2c0, C4<1>, C4<1>;
v0x7fc746ccdc70_0 .net "a", 0 0, L_0x7fc746a0d3f0;  1 drivers
v0x7fc746ccdd10_0 .net "b", 0 0, L_0x7fc746a0b2c0;  1 drivers
v0x7fc746ccddb0_0 .net "c", 0 0, L_0x7fc746a11280;  1 drivers
v0x7fc746ccde60_0 .net "s", 0 0, L_0x7fc746a11210;  1 drivers
S_0x7fc746cceb30 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746cccf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cced00 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cd0300_0 .net "a", 1 0, L_0x7fc746ae21d0;  1 drivers
v0x7fc746cd03c0_0 .net "b", 1 0, L_0x7fc746ae15e0;  1 drivers
v0x7fc746cd0460_0 .net "c", 3 0, L_0x7fc746ae19b0;  alias, 1 drivers
v0x7fc746cd04f0_0 .net "temp", 3 0, L_0x7fc7465d1bf0;  1 drivers
L_0x7fc7465fd520 .part L_0x7fc746ae21d0, 0, 1;
L_0x7fc7465f47d0 .part L_0x7fc746ae15e0, 0, 1;
L_0x7fc7465f4fe0 .part L_0x7fc746ae21d0, 1, 1;
L_0x7fc7465e1a60 .part L_0x7fc746ae15e0, 0, 1;
L_0x7fc7465d8c70 .part L_0x7fc746ae21d0, 0, 1;
L_0x7fc7465d9780 .part L_0x7fc746ae15e0, 1, 1;
L_0x7fc7465d8fd0 .part L_0x7fc746ae21d0, 1, 1;
L_0x7fc7465d4ff0 .part L_0x7fc746ae15e0, 1, 1;
L_0x7fc7465d13e0 .part L_0x7fc7465d1bf0, 0, 1;
L_0x7fc7465d1480 .part L_0x7fc7465d1bf0, 1, 1;
L_0x7fc7465d1bf0 .concat8 [ 1 1 1 1], L_0x7fc7465e1b00, L_0x7fc7465d8d10, L_0x7fc7465d5800, L_0x7fc7465d4c50;
L_0x7fc746ae4760 .part L_0x7fc7465d1bf0, 2, 1;
L_0x7fc746aea790 .part L_0x7fc7465d1bf0, 3, 1;
L_0x7fc746ae19b0 .concat8 [ 1 1 1 1], L_0x7fc7465f4870, L_0x7fc7465d58b0, L_0x7fc7465d10c0, L_0x7fc746ae46b0;
S_0x7fc746ccee70 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746cceb30;
 .timescale -9 -12;
L_0x7fc7465f4870 .functor AND 1, L_0x7fc7465fd520, L_0x7fc7465f47d0, C4<1>, C4<1>;
L_0x7fc7465e1b00 .functor AND 1, L_0x7fc7465f4fe0, L_0x7fc7465e1a60, C4<1>, C4<1>;
L_0x7fc7465d8d10 .functor AND 1, L_0x7fc7465d8c70, L_0x7fc7465d9780, C4<1>, C4<1>;
L_0x7fc7465d5800 .functor AND 1, L_0x7fc7465d8fd0, L_0x7fc7465d4ff0, C4<1>, C4<1>;
v0x7fc746ccfa20_0 .net *"_ivl_0", 0 0, L_0x7fc7465fd520;  1 drivers
v0x7fc746ccfae0_0 .net *"_ivl_1", 0 0, L_0x7fc7465f47d0;  1 drivers
v0x7fc746ccfb80_0 .net *"_ivl_10", 0 0, L_0x7fc7465d8d10;  1 drivers
v0x7fc746ccfc30_0 .net *"_ivl_12", 0 0, L_0x7fc7465d8fd0;  1 drivers
v0x7fc746ccfce0_0 .net *"_ivl_13", 0 0, L_0x7fc7465d4ff0;  1 drivers
v0x7fc746ccfdd0_0 .net *"_ivl_14", 0 0, L_0x7fc7465d5800;  1 drivers
v0x7fc746ccfe80_0 .net *"_ivl_2", 0 0, L_0x7fc7465f4870;  1 drivers
v0x7fc746ccff30_0 .net *"_ivl_4", 0 0, L_0x7fc7465f4fe0;  1 drivers
v0x7fc746ccffe0_0 .net *"_ivl_5", 0 0, L_0x7fc7465e1a60;  1 drivers
v0x7fc746cd00f0_0 .net *"_ivl_6", 0 0, L_0x7fc7465e1b00;  1 drivers
v0x7fc746cd01a0_0 .net *"_ivl_8", 0 0, L_0x7fc7465d8c70;  1 drivers
v0x7fc746cd0250_0 .net *"_ivl_9", 0 0, L_0x7fc7465d9780;  1 drivers
S_0x7fc746ccf030 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746ccee70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465d58b0 .functor XOR 1, L_0x7fc7465d13e0, L_0x7fc7465d1480, C4<0>, C4<0>;
L_0x7fc7465d4c50 .functor AND 1, L_0x7fc7465d13e0, L_0x7fc7465d1480, C4<1>, C4<1>;
v0x7fc746ccf280_0 .net "a", 0 0, L_0x7fc7465d13e0;  1 drivers
v0x7fc746ccf330_0 .net "b", 0 0, L_0x7fc7465d1480;  1 drivers
v0x7fc746ccf3d0_0 .net "c", 0 0, L_0x7fc7465d4c50;  1 drivers
v0x7fc746ccf460_0 .net "s", 0 0, L_0x7fc7465d58b0;  1 drivers
S_0x7fc746ccf500 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746ccee70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465d10c0 .functor XOR 1, L_0x7fc746ae4760, L_0x7fc746aea790, C4<0>, C4<0>;
L_0x7fc746ae46b0 .functor AND 1, L_0x7fc746ae4760, L_0x7fc746aea790, C4<1>, C4<1>;
v0x7fc746ccf730_0 .net "a", 0 0, L_0x7fc746ae4760;  1 drivers
v0x7fc746ccf7d0_0 .net "b", 0 0, L_0x7fc746aea790;  1 drivers
v0x7fc746ccf870_0 .net "c", 0 0, L_0x7fc746ae46b0;  1 drivers
v0x7fc746ccf920_0 .net "s", 0 0, L_0x7fc7465d10c0;  1 drivers
S_0x7fc746cd05f0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746cccf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cd07b0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cd1dd0_0 .net "a", 1 0, L_0x7fc746a57f80;  1 drivers
v0x7fc746cd1e90_0 .net "b", 1 0, L_0x7fc746a4f200;  1 drivers
v0x7fc746cd1f30_0 .net "c", 3 0, L_0x7fc746a6b530;  alias, 1 drivers
v0x7fc746cd1fc0_0 .net "temp", 3 0, L_0x7fc746a86ee0;  1 drivers
L_0x7fc746a51f70 .part L_0x7fc746a57f80, 0, 1;
L_0x7fc746a52010 .part L_0x7fc746a4f200, 0, 1;
L_0x7fc746aca360 .part L_0x7fc746a57f80, 1, 1;
L_0x7fc746aca400 .part L_0x7fc746a4f200, 0, 1;
L_0x7fc746ac1e70 .part L_0x7fc746a57f80, 0, 1;
L_0x7fc746ac1f10 .part L_0x7fc746a4f200, 1, 1;
L_0x7fc746abcb50 .part L_0x7fc746a57f80, 1, 1;
L_0x7fc746aaad20 .part L_0x7fc746a4f200, 1, 1;
L_0x7fc746aa11f0 .part L_0x7fc746a86ee0, 0, 1;
L_0x7fc746a8f390 .part L_0x7fc746a86ee0, 1, 1;
L_0x7fc746a86ee0 .concat8 [ 1 1 1 1], L_0x7fc746ac16a0, L_0x7fc746abe2a0, L_0x7fc746aa28c0, L_0x7fc746aa29a0;
L_0x7fc746a739d0 .part L_0x7fc746a86ee0, 2, 1;
L_0x7fc746a6ad30 .part L_0x7fc746a86ee0, 3, 1;
L_0x7fc746a6b530 .concat8 [ 1 1 1 1], L_0x7fc746adb0c0, L_0x7fc746aa2930, L_0x7fc746a85830, L_0x7fc746a73960;
S_0x7fc746cd0940 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746cd05f0;
 .timescale -9 -12;
L_0x7fc746adb0c0 .functor AND 1, L_0x7fc746a51f70, L_0x7fc746a52010, C4<1>, C4<1>;
L_0x7fc746ac16a0 .functor AND 1, L_0x7fc746aca360, L_0x7fc746aca400, C4<1>, C4<1>;
L_0x7fc746abe2a0 .functor AND 1, L_0x7fc746ac1e70, L_0x7fc746ac1f10, C4<1>, C4<1>;
L_0x7fc746aa28c0 .functor AND 1, L_0x7fc746abcb50, L_0x7fc746aaad20, C4<1>, C4<1>;
v0x7fc746cd14f0_0 .net *"_ivl_0", 0 0, L_0x7fc746a51f70;  1 drivers
v0x7fc746cd15b0_0 .net *"_ivl_1", 0 0, L_0x7fc746a52010;  1 drivers
v0x7fc746cd1650_0 .net *"_ivl_10", 0 0, L_0x7fc746abe2a0;  1 drivers
v0x7fc746cd1700_0 .net *"_ivl_12", 0 0, L_0x7fc746abcb50;  1 drivers
v0x7fc746cd17b0_0 .net *"_ivl_13", 0 0, L_0x7fc746aaad20;  1 drivers
v0x7fc746cd18a0_0 .net *"_ivl_14", 0 0, L_0x7fc746aa28c0;  1 drivers
v0x7fc746cd1950_0 .net *"_ivl_2", 0 0, L_0x7fc746adb0c0;  1 drivers
v0x7fc746cd1a00_0 .net *"_ivl_4", 0 0, L_0x7fc746aca360;  1 drivers
v0x7fc746cd1ab0_0 .net *"_ivl_5", 0 0, L_0x7fc746aca400;  1 drivers
v0x7fc746cd1bc0_0 .net *"_ivl_6", 0 0, L_0x7fc746ac16a0;  1 drivers
v0x7fc746cd1c70_0 .net *"_ivl_8", 0 0, L_0x7fc746ac1e70;  1 drivers
v0x7fc746cd1d20_0 .net *"_ivl_9", 0 0, L_0x7fc746ac1f10;  1 drivers
S_0x7fc746cd0b00 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746cd0940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746aa2930 .functor XOR 1, L_0x7fc746aa11f0, L_0x7fc746a8f390, C4<0>, C4<0>;
L_0x7fc746aa29a0 .functor AND 1, L_0x7fc746aa11f0, L_0x7fc746a8f390, C4<1>, C4<1>;
v0x7fc746cd0d50_0 .net "a", 0 0, L_0x7fc746aa11f0;  1 drivers
v0x7fc746cd0e00_0 .net "b", 0 0, L_0x7fc746a8f390;  1 drivers
v0x7fc746cd0ea0_0 .net "c", 0 0, L_0x7fc746aa29a0;  1 drivers
v0x7fc746cd0f30_0 .net "s", 0 0, L_0x7fc746aa2930;  1 drivers
S_0x7fc746cd0fd0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746cd0940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a85830 .functor XOR 1, L_0x7fc746a739d0, L_0x7fc746a6ad30, C4<0>, C4<0>;
L_0x7fc746a73960 .functor AND 1, L_0x7fc746a739d0, L_0x7fc746a6ad30, C4<1>, C4<1>;
v0x7fc746cd1200_0 .net "a", 0 0, L_0x7fc746a739d0;  1 drivers
v0x7fc746cd12a0_0 .net "b", 0 0, L_0x7fc746a6ad30;  1 drivers
v0x7fc746cd1340_0 .net "c", 0 0, L_0x7fc746a73960;  1 drivers
v0x7fc746cd13f0_0 .net "s", 0 0, L_0x7fc746a85830;  1 drivers
S_0x7fc746cd20c0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746cccf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cd2280 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cd3890_0 .net "a", 1 0, L_0x7fc7465e1790;  1 drivers
v0x7fc746cd3950_0 .net "b", 1 0, L_0x7fc7465da7a0;  1 drivers
v0x7fc746cd39f0_0 .net "c", 3 0, L_0x7fc7465ed670;  alias, 1 drivers
v0x7fc746cd3a80_0 .net "temp", 3 0, L_0x7fc7460bb3e0;  1 drivers
L_0x7fc746a4f2a0 .part L_0x7fc7465e1790, 0, 1;
L_0x7fc746a4fa10 .part L_0x7fc7465da7a0, 0, 1;
L_0x7fc746a4be40 .part L_0x7fc7465e1790, 1, 1;
L_0x7fc746a4a6f0 .part L_0x7fc7465da7a0, 0, 1;
L_0x7fc746a38900 .part L_0x7fc7465e1790, 0, 1;
L_0x7fc746a30460 .part L_0x7fc7465da7a0, 1, 1;
L_0x7fc746a2ed10 .part L_0x7fc7465e1790, 1, 1;
L_0x7fc746a1cee0 .part L_0x7fc7465da7a0, 1, 1;
L_0x7fc7460bb580 .part L_0x7fc7460bb3e0, 0, 1;
L_0x7fc7460bb620 .part L_0x7fc7460bb3e0, 1, 1;
L_0x7fc7460bb3e0 .concat8 [ 1 1 1 1], L_0x7fc746a4a790, L_0x7fc746a389a0, L_0x7fc746a14a80, L_0x7fc746a13330;
L_0x7fc7465f6320 .part L_0x7fc7460bb3e0, 2, 1;
L_0x7fc7465f52e0 .part L_0x7fc7460bb3e0, 3, 1;
L_0x7fc7465ed670 .concat8 [ 1 1 1 1], L_0x7fc746a58020, L_0x7fc746a14b30, L_0x7fc7465fd1f0, L_0x7fc7465fd260;
S_0x7fc746cd23f0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746cd20c0;
 .timescale -9 -12;
L_0x7fc746a58020 .functor AND 1, L_0x7fc746a4f2a0, L_0x7fc746a4fa10, C4<1>, C4<1>;
L_0x7fc746a4a790 .functor AND 1, L_0x7fc746a4be40, L_0x7fc746a4a6f0, C4<1>, C4<1>;
L_0x7fc746a389a0 .functor AND 1, L_0x7fc746a38900, L_0x7fc746a30460, C4<1>, C4<1>;
L_0x7fc746a14a80 .functor AND 1, L_0x7fc746a2ed10, L_0x7fc746a1cee0, C4<1>, C4<1>;
v0x7fc746cd2fb0_0 .net *"_ivl_0", 0 0, L_0x7fc746a4f2a0;  1 drivers
v0x7fc746cd3070_0 .net *"_ivl_1", 0 0, L_0x7fc746a4fa10;  1 drivers
v0x7fc746cd3110_0 .net *"_ivl_10", 0 0, L_0x7fc746a389a0;  1 drivers
v0x7fc746cd31c0_0 .net *"_ivl_12", 0 0, L_0x7fc746a2ed10;  1 drivers
v0x7fc746cd3270_0 .net *"_ivl_13", 0 0, L_0x7fc746a1cee0;  1 drivers
v0x7fc746cd3360_0 .net *"_ivl_14", 0 0, L_0x7fc746a14a80;  1 drivers
v0x7fc746cd3410_0 .net *"_ivl_2", 0 0, L_0x7fc746a58020;  1 drivers
v0x7fc746cd34c0_0 .net *"_ivl_4", 0 0, L_0x7fc746a4be40;  1 drivers
v0x7fc746cd3570_0 .net *"_ivl_5", 0 0, L_0x7fc746a4a6f0;  1 drivers
v0x7fc746cd3680_0 .net *"_ivl_6", 0 0, L_0x7fc746a4a790;  1 drivers
v0x7fc746cd3730_0 .net *"_ivl_8", 0 0, L_0x7fc746a38900;  1 drivers
v0x7fc746cd37e0_0 .net *"_ivl_9", 0 0, L_0x7fc746a30460;  1 drivers
S_0x7fc746cd25c0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746cd23f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a14b30 .functor XOR 1, L_0x7fc7460bb580, L_0x7fc7460bb620, C4<0>, C4<0>;
L_0x7fc746a13330 .functor AND 1, L_0x7fc7460bb580, L_0x7fc7460bb620, C4<1>, C4<1>;
v0x7fc746cd2810_0 .net "a", 0 0, L_0x7fc7460bb580;  1 drivers
v0x7fc746cd28c0_0 .net "b", 0 0, L_0x7fc7460bb620;  1 drivers
v0x7fc746cd2960_0 .net "c", 0 0, L_0x7fc746a13330;  1 drivers
v0x7fc746cd29f0_0 .net "s", 0 0, L_0x7fc746a14b30;  1 drivers
S_0x7fc746cd2a90 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746cd23f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465fd1f0 .functor XOR 1, L_0x7fc7465f6320, L_0x7fc7465f52e0, C4<0>, C4<0>;
L_0x7fc7465fd260 .functor AND 1, L_0x7fc7465f6320, L_0x7fc7465f52e0, C4<1>, C4<1>;
v0x7fc746cd2cc0_0 .net "a", 0 0, L_0x7fc7465f6320;  1 drivers
v0x7fc746cd2d60_0 .net "b", 0 0, L_0x7fc7465f52e0;  1 drivers
v0x7fc746cd2e00_0 .net "c", 0 0, L_0x7fc7465fd260;  1 drivers
v0x7fc746cd2eb0_0 .net "s", 0 0, L_0x7fc7465fd1f0;  1 drivers
S_0x7fc746cd4ae0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746cc4b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746cd4ca0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746cdbfc0_0 .net "a", 3 0, L_0x7fc746a894c0;  1 drivers
v0x7fc746cdc080_0 .net "b", 3 0, L_0x7fc746a89560;  1 drivers
v0x7fc746cdc120_0 .net "c", 7 0, L_0x7fc746ac0870;  alias, 1 drivers
v0x7fc746cdc1d0_0 .net "concat1", 3 0, L_0x7fc746529360;  1 drivers
v0x7fc746cdc280_0 .net "concat2", 5 0, L_0x7fc74651d560;  1 drivers
v0x7fc746cdc370_0 .net "concat3", 5 0, L_0x7fc74650bf10;  1 drivers
v0x7fc746cdc420_0 .net "concat4", 5 0, L_0x7fc7465ce540;  1 drivers
v0x7fc746cdc4d0_0 .net "mul_00", 3 0, L_0x7fc746a87240;  1 drivers
v0x7fc746cdc570_0 .net "mul_01", 3 0, L_0x7fc7460b3600;  1 drivers
v0x7fc746cdc6a0_0 .net "mul_10", 3 0, L_0x7fc746a14de0;  1 drivers
v0x7fc746cdc730_0 .net "mul_11", 3 0, L_0x7fc74655a5c0;  1 drivers
v0x7fc746cdc7c0_0 .net "sum_temp1", 3 0, L_0x7fc74651d4c0;  1 drivers
v0x7fc746cdc860_0 .net "sum_temp2", 5 0, L_0x7fc7465d41c0;  1 drivers
v0x7fc746cdc910_0 .net "sum_temp3", 5 0, L_0x7fc7465ce5e0;  1 drivers
L_0x7fc746a7f5b0 .part L_0x7fc746a894c0, 0, 2;
L_0x7fc746a73690 .part L_0x7fc746a89560, 0, 2;
L_0x7fc746a0d150 .part L_0x7fc746a894c0, 2, 2;
L_0x7fc7460f2840 .part L_0x7fc746a89560, 0, 2;
L_0x7fc7460b1780 .part L_0x7fc746a894c0, 0, 2;
L_0x7fc7460b0990 .part L_0x7fc746a89560, 2, 2;
L_0x7fc74654e7d0 .part L_0x7fc746a894c0, 2, 2;
L_0x7fc7465350b0 .part L_0x7fc746a89560, 2, 2;
L_0x7fc7465292c0 .part L_0x7fc746a87240, 2, 2;
L_0x7fc74651d4c0 .arith/sum 4, L_0x7fc746a14de0, L_0x7fc746529360;
L_0x7fc7465d41c0 .arith/sum 6, L_0x7fc74651d560, L_0x7fc74650bf10;
L_0x7fc7465ce5e0 .arith/sum 6, L_0x7fc7465ce540, L_0x7fc7465d41c0;
L_0x7fc746afa210 .part L_0x7fc746a87240, 0, 2;
L_0x7fc746ac0870 .concat8 [ 2 6 0 0], L_0x7fc746afa210, L_0x7fc746ac0910;
S_0x7fc746cd4e30 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746cd4ae0;
 .timescale -9 -12;
L_0x7fc746ac0910 .functor BUFZ 6, L_0x7fc7465ce5e0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746cdbab0_0 .net *"_ivl_10", 1 0, L_0x7fc7465292c0;  1 drivers
L_0x7fc746e01fd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746cdbb70_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e01fd0;  1 drivers
L_0x7fc746e02018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746cdbc10_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e02018;  1 drivers
L_0x7fc746e02060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746cdbcc0_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e02060;  1 drivers
v0x7fc746cdbd70_0 .net *"_ivl_25", 1 0, L_0x7fc746afa210;  1 drivers
v0x7fc746cdbe60_0 .net *"_ivl_27", 5 0, L_0x7fc746ac0910;  1 drivers
L_0x7fc746e01f88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746cdbf10_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e01f88;  1 drivers
L_0x7fc746529360 .concat [ 2 2 0 0], L_0x7fc7465292c0, L_0x7fc746e01f88;
L_0x7fc74651d560 .concat [ 4 2 0 0], L_0x7fc7460b3600, L_0x7fc746e01fd0;
L_0x7fc74650bf10 .concat [ 2 4 0 0], L_0x7fc746e02018, L_0x7fc74655a5c0;
L_0x7fc7465ce540 .concat [ 4 2 0 0], L_0x7fc74651d4c0, L_0x7fc746e02060;
S_0x7fc746cd4ff0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746cd4e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cd51c0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cd6770_0 .net "a", 1 0, L_0x7fc746a7f5b0;  1 drivers
v0x7fc746cd6830_0 .net "b", 1 0, L_0x7fc746a73690;  1 drivers
v0x7fc746cd68d0_0 .net "c", 3 0, L_0x7fc746a87240;  alias, 1 drivers
v0x7fc746cd6960_0 .net "temp", 3 0, L_0x7fc746aaaaf0;  1 drivers
L_0x7fc746ae2490 .part L_0x7fc746a7f5b0, 0, 1;
L_0x7fc746adf840 .part L_0x7fc746a73690, 0, 1;
L_0x7fc746ade840 .part L_0x7fc746a7f5b0, 1, 1;
L_0x7fc746ade8e0 .part L_0x7fc746a73690, 0, 1;
L_0x7fc746ad5f70 .part L_0x7fc746a7f5b0, 0, 1;
L_0x7fc746ad6010 .part L_0x7fc746a73690, 1, 1;
L_0x7fc746ac3170 .part L_0x7fc746a7f5b0, 1, 1;
L_0x7fc746ac2170 .part L_0x7fc746a73690, 1, 1;
L_0x7fc746ab6930 .part L_0x7fc746aaaaf0, 0, 1;
L_0x7fc746aaaa50 .part L_0x7fc746aaaaf0, 1, 1;
L_0x7fc746aaaaf0 .concat8 [ 1 1 1 1], L_0x7fc746adae30, L_0x7fc746aca090, L_0x7fc746aca180, L_0x7fc746abe600;
L_0x7fc746a9b000 .part L_0x7fc746aaaaf0, 2, 1;
L_0x7fc746a8f0f0 .part L_0x7fc746aaaaf0, 3, 1;
L_0x7fc746a87240 .concat8 [ 1 1 1 1], L_0x7fc746ae2530, L_0x7fc746abe590, L_0x7fc746aa2c90, L_0x7fc746a9af50;
S_0x7fc746cd52d0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746cd4ff0;
 .timescale -9 -12;
L_0x7fc746ae2530 .functor AND 1, L_0x7fc746ae2490, L_0x7fc746adf840, C4<1>, C4<1>;
L_0x7fc746adae30 .functor AND 1, L_0x7fc746ade840, L_0x7fc746ade8e0, C4<1>, C4<1>;
L_0x7fc746aca090 .functor AND 1, L_0x7fc746ad5f70, L_0x7fc746ad6010, C4<1>, C4<1>;
L_0x7fc746aca180 .functor AND 1, L_0x7fc746ac3170, L_0x7fc746ac2170, C4<1>, C4<1>;
v0x7fc746cd5e90_0 .net *"_ivl_0", 0 0, L_0x7fc746ae2490;  1 drivers
v0x7fc746cd5f50_0 .net *"_ivl_1", 0 0, L_0x7fc746adf840;  1 drivers
v0x7fc746cd5ff0_0 .net *"_ivl_10", 0 0, L_0x7fc746aca090;  1 drivers
v0x7fc746cd60a0_0 .net *"_ivl_12", 0 0, L_0x7fc746ac3170;  1 drivers
v0x7fc746cd6150_0 .net *"_ivl_13", 0 0, L_0x7fc746ac2170;  1 drivers
v0x7fc746cd6240_0 .net *"_ivl_14", 0 0, L_0x7fc746aca180;  1 drivers
v0x7fc746cd62f0_0 .net *"_ivl_2", 0 0, L_0x7fc746ae2530;  1 drivers
v0x7fc746cd63a0_0 .net *"_ivl_4", 0 0, L_0x7fc746ade840;  1 drivers
v0x7fc746cd6450_0 .net *"_ivl_5", 0 0, L_0x7fc746ade8e0;  1 drivers
v0x7fc746cd6560_0 .net *"_ivl_6", 0 0, L_0x7fc746adae30;  1 drivers
v0x7fc746cd6610_0 .net *"_ivl_8", 0 0, L_0x7fc746ad5f70;  1 drivers
v0x7fc746cd66c0_0 .net *"_ivl_9", 0 0, L_0x7fc746ad6010;  1 drivers
S_0x7fc746cd54a0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746cd52d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746abe590 .functor XOR 1, L_0x7fc746ab6930, L_0x7fc746aaaa50, C4<0>, C4<0>;
L_0x7fc746abe600 .functor AND 1, L_0x7fc746ab6930, L_0x7fc746aaaa50, C4<1>, C4<1>;
v0x7fc746cd56f0_0 .net "a", 0 0, L_0x7fc746ab6930;  1 drivers
v0x7fc746cd57a0_0 .net "b", 0 0, L_0x7fc746aaaa50;  1 drivers
v0x7fc746cd5840_0 .net "c", 0 0, L_0x7fc746abe600;  1 drivers
v0x7fc746cd58d0_0 .net "s", 0 0, L_0x7fc746abe590;  1 drivers
S_0x7fc746cd5970 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746cd52d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746aa2c90 .functor XOR 1, L_0x7fc746a9b000, L_0x7fc746a8f0f0, C4<0>, C4<0>;
L_0x7fc746a9af50 .functor AND 1, L_0x7fc746a9b000, L_0x7fc746a8f0f0, C4<1>, C4<1>;
v0x7fc746cd5ba0_0 .net "a", 0 0, L_0x7fc746a9b000;  1 drivers
v0x7fc746cd5c40_0 .net "b", 0 0, L_0x7fc746a8f0f0;  1 drivers
v0x7fc746cd5ce0_0 .net "c", 0 0, L_0x7fc746a9af50;  1 drivers
v0x7fc746cd5d90_0 .net "s", 0 0, L_0x7fc746aa2c90;  1 drivers
S_0x7fc746cd6a60 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746cd4e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cd6c30 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cd8230_0 .net "a", 1 0, L_0x7fc746a0d150;  1 drivers
v0x7fc746cd82f0_0 .net "b", 1 0, L_0x7fc7460f2840;  1 drivers
v0x7fc746cd8390_0 .net "c", 3 0, L_0x7fc746a14de0;  alias, 1 drivers
v0x7fc746cd8420_0 .net "temp", 3 0, L_0x7fc746a38690;  1 drivers
L_0x7fc746a73730 .part L_0x7fc746a0d150, 0, 1;
L_0x7fc746a6c7c0 .part L_0x7fc7460f2840, 0, 1;
L_0x7fc746a6b7c0 .part L_0x7fc746a0d150, 1, 1;
L_0x7fc746a6b860 .part L_0x7fc7460f2840, 0, 1;
L_0x7fc746a57c70 .part L_0x7fc746a0d150, 0, 1;
L_0x7fc746a57d10 .part L_0x7fc7460f2840, 1, 1;
L_0x7fc746a4fd10 .part L_0x7fc746a0d150, 1, 1;
L_0x7fc746a4ee50 .part L_0x7fc7460f2840, 1, 1;
L_0x7fc746a444d0 .part L_0x7fc746a38690, 0, 1;
L_0x7fc746a385f0 .part L_0x7fc746a38690, 1, 1;
L_0x7fc746a38690 .concat8 [ 1 1 1 1], L_0x7fc746a63b90, L_0x7fc746a50d10, L_0x7fc746a50e00, L_0x7fc746a4c1a0;
L_0x7fc746a28ba0 .part L_0x7fc746a38690, 2, 1;
L_0x7fc746a1cc90 .part L_0x7fc746a38690, 3, 1;
L_0x7fc746a14de0 .concat8 [ 1 1 1 1], L_0x7fc746a7f650, L_0x7fc746a4c130, L_0x7fc746a30830, L_0x7fc746a28af0;
S_0x7fc746cd6da0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746cd6a60;
 .timescale -9 -12;
L_0x7fc746a7f650 .functor AND 1, L_0x7fc746a73730, L_0x7fc746a6c7c0, C4<1>, C4<1>;
L_0x7fc746a63b90 .functor AND 1, L_0x7fc746a6b7c0, L_0x7fc746a6b860, C4<1>, C4<1>;
L_0x7fc746a50d10 .functor AND 1, L_0x7fc746a57c70, L_0x7fc746a57d10, C4<1>, C4<1>;
L_0x7fc746a50e00 .functor AND 1, L_0x7fc746a4fd10, L_0x7fc746a4ee50, C4<1>, C4<1>;
v0x7fc746cd7950_0 .net *"_ivl_0", 0 0, L_0x7fc746a73730;  1 drivers
v0x7fc746cd7a10_0 .net *"_ivl_1", 0 0, L_0x7fc746a6c7c0;  1 drivers
v0x7fc746cd7ab0_0 .net *"_ivl_10", 0 0, L_0x7fc746a50d10;  1 drivers
v0x7fc746cd7b60_0 .net *"_ivl_12", 0 0, L_0x7fc746a4fd10;  1 drivers
v0x7fc746cd7c10_0 .net *"_ivl_13", 0 0, L_0x7fc746a4ee50;  1 drivers
v0x7fc746cd7d00_0 .net *"_ivl_14", 0 0, L_0x7fc746a50e00;  1 drivers
v0x7fc746cd7db0_0 .net *"_ivl_2", 0 0, L_0x7fc746a7f650;  1 drivers
v0x7fc746cd7e60_0 .net *"_ivl_4", 0 0, L_0x7fc746a6b7c0;  1 drivers
v0x7fc746cd7f10_0 .net *"_ivl_5", 0 0, L_0x7fc746a6b860;  1 drivers
v0x7fc746cd8020_0 .net *"_ivl_6", 0 0, L_0x7fc746a63b90;  1 drivers
v0x7fc746cd80d0_0 .net *"_ivl_8", 0 0, L_0x7fc746a57c70;  1 drivers
v0x7fc746cd8180_0 .net *"_ivl_9", 0 0, L_0x7fc746a57d10;  1 drivers
S_0x7fc746cd6f60 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746cd6da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a4c130 .functor XOR 1, L_0x7fc746a444d0, L_0x7fc746a385f0, C4<0>, C4<0>;
L_0x7fc746a4c1a0 .functor AND 1, L_0x7fc746a444d0, L_0x7fc746a385f0, C4<1>, C4<1>;
v0x7fc746cd71b0_0 .net "a", 0 0, L_0x7fc746a444d0;  1 drivers
v0x7fc746cd7260_0 .net "b", 0 0, L_0x7fc746a385f0;  1 drivers
v0x7fc746cd7300_0 .net "c", 0 0, L_0x7fc746a4c1a0;  1 drivers
v0x7fc746cd7390_0 .net "s", 0 0, L_0x7fc746a4c130;  1 drivers
S_0x7fc746cd7430 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746cd6da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a30830 .functor XOR 1, L_0x7fc746a28ba0, L_0x7fc746a1cc90, C4<0>, C4<0>;
L_0x7fc746a28af0 .functor AND 1, L_0x7fc746a28ba0, L_0x7fc746a1cc90, C4<1>, C4<1>;
v0x7fc746cd7660_0 .net "a", 0 0, L_0x7fc746a28ba0;  1 drivers
v0x7fc746cd7700_0 .net "b", 0 0, L_0x7fc746a1cc90;  1 drivers
v0x7fc746cd77a0_0 .net "c", 0 0, L_0x7fc746a28af0;  1 drivers
v0x7fc746cd7850_0 .net "s", 0 0, L_0x7fc746a30830;  1 drivers
S_0x7fc746cd8520 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746cd4e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cd86e0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cd9d00_0 .net "a", 1 0, L_0x7fc7460b1780;  1 drivers
v0x7fc746cd9dc0_0 .net "b", 1 0, L_0x7fc7460b0990;  1 drivers
v0x7fc746cd9e60_0 .net "c", 3 0, L_0x7fc7460b3600;  alias, 1 drivers
v0x7fc746cd9ef0_0 .net "temp", 3 0, L_0x7fc7460b3cb0;  1 drivers
L_0x7fc7460f28e0 .part L_0x7fc7460b1780, 0, 1;
L_0x7fc7460e6a50 .part L_0x7fc7460b0990, 0, 1;
L_0x7fc7460daca0 .part L_0x7fc7460b1780, 1, 1;
L_0x7fc7460c26b0 .part L_0x7fc7460b0990, 0, 1;
L_0x7fc7460b4610 .part L_0x7fc7460b1780, 0, 1;
L_0x7fc7460b4430 .part L_0x7fc7460b0990, 1, 1;
L_0x7fc7460b4290 .part L_0x7fc7460b1780, 1, 1;
L_0x7fc7460b40f0 .part L_0x7fc7460b0990, 1, 1;
L_0x7fc7460b3db0 .part L_0x7fc7460b3cb0, 0, 1;
L_0x7fc7460b3c10 .part L_0x7fc7460b3cb0, 1, 1;
L_0x7fc7460b3cb0 .concat8 [ 1 1 1 1], L_0x7fc7460c2750, L_0x7fc7460b46b0, L_0x7fc7460b3f50, L_0x7fc7460b4030;
L_0x7fc7460b3980 .part L_0x7fc7460b3cb0, 2, 1;
L_0x7fc7460b37b0 .part L_0x7fc7460b3cb0, 3, 1;
L_0x7fc7460b3600 .concat8 [ 1 1 1 1], L_0x7fc7460e6af0, L_0x7fc7460b3fc0, L_0x7fc7460b3b50, L_0x7fc7460b38d0;
S_0x7fc746cd8870 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746cd8520;
 .timescale -9 -12;
L_0x7fc7460e6af0 .functor AND 1, L_0x7fc7460f28e0, L_0x7fc7460e6a50, C4<1>, C4<1>;
L_0x7fc7460c2750 .functor AND 1, L_0x7fc7460daca0, L_0x7fc7460c26b0, C4<1>, C4<1>;
L_0x7fc7460b46b0 .functor AND 1, L_0x7fc7460b4610, L_0x7fc7460b4430, C4<1>, C4<1>;
L_0x7fc7460b3f50 .functor AND 1, L_0x7fc7460b4290, L_0x7fc7460b40f0, C4<1>, C4<1>;
v0x7fc746cd9420_0 .net *"_ivl_0", 0 0, L_0x7fc7460f28e0;  1 drivers
v0x7fc746cd94e0_0 .net *"_ivl_1", 0 0, L_0x7fc7460e6a50;  1 drivers
v0x7fc746cd9580_0 .net *"_ivl_10", 0 0, L_0x7fc7460b46b0;  1 drivers
v0x7fc746cd9630_0 .net *"_ivl_12", 0 0, L_0x7fc7460b4290;  1 drivers
v0x7fc746cd96e0_0 .net *"_ivl_13", 0 0, L_0x7fc7460b40f0;  1 drivers
v0x7fc746cd97d0_0 .net *"_ivl_14", 0 0, L_0x7fc7460b3f50;  1 drivers
v0x7fc746cd9880_0 .net *"_ivl_2", 0 0, L_0x7fc7460e6af0;  1 drivers
v0x7fc746cd9930_0 .net *"_ivl_4", 0 0, L_0x7fc7460daca0;  1 drivers
v0x7fc746cd99e0_0 .net *"_ivl_5", 0 0, L_0x7fc7460c26b0;  1 drivers
v0x7fc746cd9af0_0 .net *"_ivl_6", 0 0, L_0x7fc7460c2750;  1 drivers
v0x7fc746cd9ba0_0 .net *"_ivl_8", 0 0, L_0x7fc7460b4610;  1 drivers
v0x7fc746cd9c50_0 .net *"_ivl_9", 0 0, L_0x7fc7460b4430;  1 drivers
S_0x7fc746cd8a30 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746cd8870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460b3fc0 .functor XOR 1, L_0x7fc7460b3db0, L_0x7fc7460b3c10, C4<0>, C4<0>;
L_0x7fc7460b4030 .functor AND 1, L_0x7fc7460b3db0, L_0x7fc7460b3c10, C4<1>, C4<1>;
v0x7fc746cd8c80_0 .net "a", 0 0, L_0x7fc7460b3db0;  1 drivers
v0x7fc746cd8d30_0 .net "b", 0 0, L_0x7fc7460b3c10;  1 drivers
v0x7fc746cd8dd0_0 .net "c", 0 0, L_0x7fc7460b4030;  1 drivers
v0x7fc746cd8e60_0 .net "s", 0 0, L_0x7fc7460b3fc0;  1 drivers
S_0x7fc746cd8f00 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746cd8870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460b3b50 .functor XOR 1, L_0x7fc7460b3980, L_0x7fc7460b37b0, C4<0>, C4<0>;
L_0x7fc7460b38d0 .functor AND 1, L_0x7fc7460b3980, L_0x7fc7460b37b0, C4<1>, C4<1>;
v0x7fc746cd9130_0 .net "a", 0 0, L_0x7fc7460b3980;  1 drivers
v0x7fc746cd91d0_0 .net "b", 0 0, L_0x7fc7460b37b0;  1 drivers
v0x7fc746cd9270_0 .net "c", 0 0, L_0x7fc7460b38d0;  1 drivers
v0x7fc746cd9320_0 .net "s", 0 0, L_0x7fc7460b3b50;  1 drivers
S_0x7fc746cd9ff0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746cd4e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cda1b0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cdb7c0_0 .net "a", 1 0, L_0x7fc74654e7d0;  1 drivers
v0x7fc746cdb880_0 .net "b", 1 0, L_0x7fc7465350b0;  1 drivers
v0x7fc746cdb920_0 .net "c", 3 0, L_0x7fc74655a5c0;  alias, 1 drivers
v0x7fc746cdb9b0_0 .net "temp", 3 0, L_0x7fc74658b8b0;  1 drivers
L_0x7fc7460b0a30 .part L_0x7fc74654e7d0, 0, 1;
L_0x7fc7460b1e10 .part L_0x7fc7465350b0, 0, 1;
L_0x7fc7460b1c70 .part L_0x7fc74654e7d0, 1, 1;
L_0x7fc7460b1d10 .part L_0x7fc7465350b0, 0, 1;
L_0x7fc7460b11b0 .part L_0x7fc74654e7d0, 0, 1;
L_0x7fc7460b1250 .part L_0x7fc7465350b0, 1, 1;
L_0x7fc7460b10c0 .part L_0x7fc74654e7d0, 1, 1;
L_0x7fc7465dbd40 .part L_0x7fc7465350b0, 1, 1;
L_0x7fc7465976a0 .part L_0x7fc74658b8b0, 0, 1;
L_0x7fc746597740 .part L_0x7fc74658b8b0, 1, 1;
L_0x7fc74658b8b0 .concat8 [ 1 1 1 1], L_0x7fc7460b1a20, L_0x7fc7460b1010, L_0x7fc7465b0e30, L_0x7fc7465a4fb0;
L_0x7fc746573d00 .part L_0x7fc74658b8b0, 2, 1;
L_0x7fc7465663b0 .part L_0x7fc74658b8b0, 3, 1;
L_0x7fc74655a5c0 .concat8 [ 1 1 1 1], L_0x7fc7460b1820, L_0x7fc7465b0ea0, L_0x7fc74657fb20, L_0x7fc74657fb90;
S_0x7fc746cda320 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746cd9ff0;
 .timescale -9 -12;
L_0x7fc7460b1820 .functor AND 1, L_0x7fc7460b0a30, L_0x7fc7460b1e10, C4<1>, C4<1>;
L_0x7fc7460b1a20 .functor AND 1, L_0x7fc7460b1c70, L_0x7fc7460b1d10, C4<1>, C4<1>;
L_0x7fc7460b1010 .functor AND 1, L_0x7fc7460b11b0, L_0x7fc7460b1250, C4<1>, C4<1>;
L_0x7fc7465b0e30 .functor AND 1, L_0x7fc7460b10c0, L_0x7fc7465dbd40, C4<1>, C4<1>;
v0x7fc746cdaee0_0 .net *"_ivl_0", 0 0, L_0x7fc7460b0a30;  1 drivers
v0x7fc746cdafa0_0 .net *"_ivl_1", 0 0, L_0x7fc7460b1e10;  1 drivers
v0x7fc746cdb040_0 .net *"_ivl_10", 0 0, L_0x7fc7460b1010;  1 drivers
v0x7fc746cdb0f0_0 .net *"_ivl_12", 0 0, L_0x7fc7460b10c0;  1 drivers
v0x7fc746cdb1a0_0 .net *"_ivl_13", 0 0, L_0x7fc7465dbd40;  1 drivers
v0x7fc746cdb290_0 .net *"_ivl_14", 0 0, L_0x7fc7465b0e30;  1 drivers
v0x7fc746cdb340_0 .net *"_ivl_2", 0 0, L_0x7fc7460b1820;  1 drivers
v0x7fc746cdb3f0_0 .net *"_ivl_4", 0 0, L_0x7fc7460b1c70;  1 drivers
v0x7fc746cdb4a0_0 .net *"_ivl_5", 0 0, L_0x7fc7460b1d10;  1 drivers
v0x7fc746cdb5b0_0 .net *"_ivl_6", 0 0, L_0x7fc7460b1a20;  1 drivers
v0x7fc746cdb660_0 .net *"_ivl_8", 0 0, L_0x7fc7460b11b0;  1 drivers
v0x7fc746cdb710_0 .net *"_ivl_9", 0 0, L_0x7fc7460b1250;  1 drivers
S_0x7fc746cda4f0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746cda320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465b0ea0 .functor XOR 1, L_0x7fc7465976a0, L_0x7fc746597740, C4<0>, C4<0>;
L_0x7fc7465a4fb0 .functor AND 1, L_0x7fc7465976a0, L_0x7fc746597740, C4<1>, C4<1>;
v0x7fc746cda740_0 .net "a", 0 0, L_0x7fc7465976a0;  1 drivers
v0x7fc746cda7f0_0 .net "b", 0 0, L_0x7fc746597740;  1 drivers
v0x7fc746cda890_0 .net "c", 0 0, L_0x7fc7465a4fb0;  1 drivers
v0x7fc746cda920_0 .net "s", 0 0, L_0x7fc7465b0ea0;  1 drivers
S_0x7fc746cda9c0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746cda320;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74657fb20 .functor XOR 1, L_0x7fc746573d00, L_0x7fc7465663b0, C4<0>, C4<0>;
L_0x7fc74657fb90 .functor AND 1, L_0x7fc746573d00, L_0x7fc7465663b0, C4<1>, C4<1>;
v0x7fc746cdabf0_0 .net "a", 0 0, L_0x7fc746573d00;  1 drivers
v0x7fc746cdac90_0 .net "b", 0 0, L_0x7fc7465663b0;  1 drivers
v0x7fc746cdad30_0 .net "c", 0 0, L_0x7fc74657fb90;  1 drivers
v0x7fc746cdade0_0 .net "s", 0 0, L_0x7fc74657fb20;  1 drivers
S_0x7fc746cdca10 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746cc4b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746cdcbd0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746ce3ee0_0 .net "a", 3 0, L_0x7fc7460f6ae0;  1 drivers
v0x7fc746ce3fa0_0 .net "b", 3 0, L_0x7fc7460f6910;  1 drivers
v0x7fc746ce4040_0 .net "c", 7 0, L_0x7fc7460f6cb0;  alias, 1 drivers
v0x7fc746ce40f0_0 .net "concat1", 3 0, L_0x7fc7460f7830;  1 drivers
v0x7fc746ce41a0_0 .net "concat2", 5 0, L_0x7fc7460f7660;  1 drivers
v0x7fc746ce4290_0 .net "concat3", 5 0, L_0x7fc7460f73f0;  1 drivers
v0x7fc746ce4340_0 .net "concat4", 5 0, L_0x7fc7460f7260;  1 drivers
v0x7fc746ce43f0_0 .net "mul_00", 3 0, L_0x7fc7460b9540;  1 drivers
v0x7fc746ce4490_0 .net "mul_01", 3 0, L_0x7fc7460c9eb0;  1 drivers
v0x7fc746ce45c0_0 .net "mul_10", 3 0, L_0x7fc746564a80;  1 drivers
v0x7fc746ce4650_0 .net "mul_11", 3 0, L_0x7fc7460f91c0;  1 drivers
v0x7fc746ce46e0_0 .net "sum_temp1", 3 0, L_0x7fc7460f75c0;  1 drivers
v0x7fc746ce4780_0 .net "sum_temp2", 5 0, L_0x7fc7460f7490;  1 drivers
v0x7fc746ce4830_0 .net "sum_temp3", 5 0, L_0x7fc7460f7050;  1 drivers
L_0x7fc7465a1b20 .part L_0x7fc7460f6ae0, 0, 2;
L_0x7fc7465a1bc0 .part L_0x7fc7460f6910, 0, 2;
L_0x7fc7465656f0 .part L_0x7fc7460f6ae0, 2, 2;
L_0x7fc746558c20 .part L_0x7fc7460f6910, 0, 2;
L_0x7fc7460fe7b0 .part L_0x7fc7460f6ae0, 0, 2;
L_0x7fc7460fe850 .part L_0x7fc7460f6910, 2, 2;
L_0x7fc7460f8ff0 .part L_0x7fc7460f6ae0, 2, 2;
L_0x7fc7460f7960 .part L_0x7fc7460f6910, 2, 2;
L_0x7fc7460f7790 .part L_0x7fc7460b9540, 2, 2;
L_0x7fc7460f75c0 .arith/sum 4, L_0x7fc746564a80, L_0x7fc7460f7830;
L_0x7fc7460f7490 .arith/sum 6, L_0x7fc7460f7660, L_0x7fc7460f73f0;
L_0x7fc7460f7050 .arith/sum 6, L_0x7fc7460f7260, L_0x7fc7460f7490;
L_0x7fc7460f6e80 .part L_0x7fc7460b9540, 0, 2;
L_0x7fc7460f6cb0 .concat8 [ 2 6 0 0], L_0x7fc7460f6e80, L_0x7fc7460f6d50;
S_0x7fc746cdcd40 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746cdca10;
 .timescale -9 -12;
L_0x7fc7460f6d50 .functor BUFZ 6, L_0x7fc7460f7050, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746ce39d0_0 .net *"_ivl_10", 1 0, L_0x7fc7460f7790;  1 drivers
L_0x7fc746e020f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746ce3a90_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e020f0;  1 drivers
L_0x7fc746e02138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746ce3b30_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e02138;  1 drivers
L_0x7fc746e02180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746ce3be0_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e02180;  1 drivers
v0x7fc746ce3c90_0 .net *"_ivl_25", 1 0, L_0x7fc7460f6e80;  1 drivers
v0x7fc746ce3d80_0 .net *"_ivl_27", 5 0, L_0x7fc7460f6d50;  1 drivers
L_0x7fc746e020a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746ce3e30_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e020a8;  1 drivers
L_0x7fc7460f7830 .concat [ 2 2 0 0], L_0x7fc7460f7790, L_0x7fc746e020a8;
L_0x7fc7460f7660 .concat [ 4 2 0 0], L_0x7fc7460c9eb0, L_0x7fc746e020f0;
L_0x7fc7460f73f0 .concat [ 2 4 0 0], L_0x7fc746e02138, L_0x7fc7460f91c0;
L_0x7fc7460f7260 .concat [ 4 2 0 0], L_0x7fc7460f75c0, L_0x7fc746e02180;
S_0x7fc746cdcf10 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746cdcd40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cdd0e0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cde690_0 .net "a", 1 0, L_0x7fc7465a1b20;  1 drivers
v0x7fc746cde750_0 .net "b", 1 0, L_0x7fc7465a1bc0;  1 drivers
v0x7fc746cde7f0_0 .net "c", 3 0, L_0x7fc7460b9540;  alias, 1 drivers
v0x7fc746cde880_0 .net "temp", 3 0, L_0x7fc7460c5ad0;  1 drivers
L_0x7fc746a4e410 .part L_0x7fc7465a1b20, 0, 1;
L_0x7fc746a4e4b0 .part L_0x7fc7465a1bc0, 0, 1;
L_0x7fc746a17110 .part L_0x7fc7465a1b20, 1, 1;
L_0x7fc7460fccc0 .part L_0x7fc7465a1bc0, 0, 1;
L_0x7fc7460f0f50 .part L_0x7fc7465a1b20, 0, 1;
L_0x7fc7460f1b40 .part L_0x7fc7465a1bc0, 1, 1;
L_0x7fc7460e50f0 .part L_0x7fc7465a1b20, 1, 1;
L_0x7fc7460e5d50 .part L_0x7fc7465a1bc0, 1, 1;
L_0x7fc7460d9fe0 .part L_0x7fc7460c5ad0, 0, 1;
L_0x7fc7460c5a30 .part L_0x7fc7460c5ad0, 1, 1;
L_0x7fc7460c5ad0 .concat8 [ 1 1 1 1], L_0x7fc7460f0ea0, L_0x7fc7460f1be0, L_0x7fc7460d92c0, L_0x7fc7460d93a0;
L_0x7fc7460bb250 .part L_0x7fc7460c5ad0, 2, 1;
L_0x7fc7460b9700 .part L_0x7fc7460c5ad0, 3, 1;
L_0x7fc7460b9540 .concat8 [ 1 1 1 1], L_0x7fc746a17060, L_0x7fc7460d9330, L_0x7fc7460c4fd0, L_0x7fc7460bb1a0;
S_0x7fc746cdd1f0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746cdcf10;
 .timescale -9 -12;
L_0x7fc746a17060 .functor AND 1, L_0x7fc746a4e410, L_0x7fc746a4e4b0, C4<1>, C4<1>;
L_0x7fc7460f0ea0 .functor AND 1, L_0x7fc746a17110, L_0x7fc7460fccc0, C4<1>, C4<1>;
L_0x7fc7460f1be0 .functor AND 1, L_0x7fc7460f0f50, L_0x7fc7460f1b40, C4<1>, C4<1>;
L_0x7fc7460d92c0 .functor AND 1, L_0x7fc7460e50f0, L_0x7fc7460e5d50, C4<1>, C4<1>;
v0x7fc746cdddb0_0 .net *"_ivl_0", 0 0, L_0x7fc746a4e410;  1 drivers
v0x7fc746cdde70_0 .net *"_ivl_1", 0 0, L_0x7fc746a4e4b0;  1 drivers
v0x7fc746cddf10_0 .net *"_ivl_10", 0 0, L_0x7fc7460f1be0;  1 drivers
v0x7fc746cddfc0_0 .net *"_ivl_12", 0 0, L_0x7fc7460e50f0;  1 drivers
v0x7fc746cde070_0 .net *"_ivl_13", 0 0, L_0x7fc7460e5d50;  1 drivers
v0x7fc746cde160_0 .net *"_ivl_14", 0 0, L_0x7fc7460d92c0;  1 drivers
v0x7fc746cde210_0 .net *"_ivl_2", 0 0, L_0x7fc746a17060;  1 drivers
v0x7fc746cde2c0_0 .net *"_ivl_4", 0 0, L_0x7fc746a17110;  1 drivers
v0x7fc746cde370_0 .net *"_ivl_5", 0 0, L_0x7fc7460fccc0;  1 drivers
v0x7fc746cde480_0 .net *"_ivl_6", 0 0, L_0x7fc7460f0ea0;  1 drivers
v0x7fc746cde530_0 .net *"_ivl_8", 0 0, L_0x7fc7460f0f50;  1 drivers
v0x7fc746cde5e0_0 .net *"_ivl_9", 0 0, L_0x7fc7460f1b40;  1 drivers
S_0x7fc746cdd3c0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746cdd1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460d9330 .functor XOR 1, L_0x7fc7460d9fe0, L_0x7fc7460c5a30, C4<0>, C4<0>;
L_0x7fc7460d93a0 .functor AND 1, L_0x7fc7460d9fe0, L_0x7fc7460c5a30, C4<1>, C4<1>;
v0x7fc746cdd610_0 .net "a", 0 0, L_0x7fc7460d9fe0;  1 drivers
v0x7fc746cdd6c0_0 .net "b", 0 0, L_0x7fc7460c5a30;  1 drivers
v0x7fc746cdd760_0 .net "c", 0 0, L_0x7fc7460d93a0;  1 drivers
v0x7fc746cdd7f0_0 .net "s", 0 0, L_0x7fc7460d9330;  1 drivers
S_0x7fc746cdd890 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746cdd1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460c4fd0 .functor XOR 1, L_0x7fc7460bb250, L_0x7fc7460b9700, C4<0>, C4<0>;
L_0x7fc7460bb1a0 .functor AND 1, L_0x7fc7460bb250, L_0x7fc7460b9700, C4<1>, C4<1>;
v0x7fc746cddac0_0 .net "a", 0 0, L_0x7fc7460bb250;  1 drivers
v0x7fc746cddb60_0 .net "b", 0 0, L_0x7fc7460b9700;  1 drivers
v0x7fc746cddc00_0 .net "c", 0 0, L_0x7fc7460bb1a0;  1 drivers
v0x7fc746cddcb0_0 .net "s", 0 0, L_0x7fc7460c4fd0;  1 drivers
S_0x7fc746cde980 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746cdcd40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cdeb50 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746ce0150_0 .net "a", 1 0, L_0x7fc7465656f0;  1 drivers
v0x7fc746ce0210_0 .net "b", 1 0, L_0x7fc746558c20;  1 drivers
v0x7fc746ce02b0_0 .net "c", 3 0, L_0x7fc746564a80;  alias, 1 drivers
v0x7fc746ce0340_0 .net "temp", 3 0, L_0x7fc74658ac50;  1 drivers
L_0x7fc7465c1f70 .part L_0x7fc7465656f0, 0, 1;
L_0x7fc7465c2010 .part L_0x7fc746558c20, 0, 1;
L_0x7fc7465b8800 .part L_0x7fc7465656f0, 1, 1;
L_0x7fc7465b85e0 .part L_0x7fc746558c20, 0, 1;
L_0x7fc7465af4c0 .part L_0x7fc7465656f0, 0, 1;
L_0x7fc7465b00b0 .part L_0x7fc746558c20, 1, 1;
L_0x7fc746570830 .part L_0x7fc7465656f0, 1, 1;
L_0x7fc746595d00 .part L_0x7fc746558c20, 1, 1;
L_0x7fc746589f90 .part L_0x7fc74658ac50, 0, 1;
L_0x7fc74658abb0 .part L_0x7fc74658ac50, 1, 1;
L_0x7fc74658ac50 .concat8 [ 1 1 1 1], L_0x7fc7465af410, L_0x7fc7465b0150, L_0x7fc7465969a0, L_0x7fc746596a80;
L_0x7fc74657ee70 .part L_0x7fc74658ac50, 2, 1;
L_0x7fc74653f580 .part L_0x7fc74658ac50, 3, 1;
L_0x7fc746564a80 .concat8 [ 1 1 1 1], L_0x7fc7465b8750, L_0x7fc746596a10, L_0x7fc74657e1e0, L_0x7fc74657edc0;
S_0x7fc746cdecc0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746cde980;
 .timescale -9 -12;
L_0x7fc7465b8750 .functor AND 1, L_0x7fc7465c1f70, L_0x7fc7465c2010, C4<1>, C4<1>;
L_0x7fc7465af410 .functor AND 1, L_0x7fc7465b8800, L_0x7fc7465b85e0, C4<1>, C4<1>;
L_0x7fc7465b0150 .functor AND 1, L_0x7fc7465af4c0, L_0x7fc7465b00b0, C4<1>, C4<1>;
L_0x7fc7465969a0 .functor AND 1, L_0x7fc746570830, L_0x7fc746595d00, C4<1>, C4<1>;
v0x7fc746cdf870_0 .net *"_ivl_0", 0 0, L_0x7fc7465c1f70;  1 drivers
v0x7fc746cdf930_0 .net *"_ivl_1", 0 0, L_0x7fc7465c2010;  1 drivers
v0x7fc746cdf9d0_0 .net *"_ivl_10", 0 0, L_0x7fc7465b0150;  1 drivers
v0x7fc746cdfa80_0 .net *"_ivl_12", 0 0, L_0x7fc746570830;  1 drivers
v0x7fc746cdfb30_0 .net *"_ivl_13", 0 0, L_0x7fc746595d00;  1 drivers
v0x7fc746cdfc20_0 .net *"_ivl_14", 0 0, L_0x7fc7465969a0;  1 drivers
v0x7fc746cdfcd0_0 .net *"_ivl_2", 0 0, L_0x7fc7465b8750;  1 drivers
v0x7fc746cdfd80_0 .net *"_ivl_4", 0 0, L_0x7fc7465b8800;  1 drivers
v0x7fc746cdfe30_0 .net *"_ivl_5", 0 0, L_0x7fc7465b85e0;  1 drivers
v0x7fc746cdff40_0 .net *"_ivl_6", 0 0, L_0x7fc7465af410;  1 drivers
v0x7fc746cdfff0_0 .net *"_ivl_8", 0 0, L_0x7fc7465af4c0;  1 drivers
v0x7fc746ce00a0_0 .net *"_ivl_9", 0 0, L_0x7fc7465b00b0;  1 drivers
S_0x7fc746cdee80 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746cdecc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746596a10 .functor XOR 1, L_0x7fc746589f90, L_0x7fc74658abb0, C4<0>, C4<0>;
L_0x7fc746596a80 .functor AND 1, L_0x7fc746589f90, L_0x7fc74658abb0, C4<1>, C4<1>;
v0x7fc746cdf0d0_0 .net "a", 0 0, L_0x7fc746589f90;  1 drivers
v0x7fc746cdf180_0 .net "b", 0 0, L_0x7fc74658abb0;  1 drivers
v0x7fc746cdf220_0 .net "c", 0 0, L_0x7fc746596a80;  1 drivers
v0x7fc746cdf2b0_0 .net "s", 0 0, L_0x7fc746596a10;  1 drivers
S_0x7fc746cdf350 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746cdecc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74657e1e0 .functor XOR 1, L_0x7fc74657ee70, L_0x7fc74653f580, C4<0>, C4<0>;
L_0x7fc74657edc0 .functor AND 1, L_0x7fc74657ee70, L_0x7fc74653f580, C4<1>, C4<1>;
v0x7fc746cdf580_0 .net "a", 0 0, L_0x7fc74657ee70;  1 drivers
v0x7fc746cdf620_0 .net "b", 0 0, L_0x7fc74653f580;  1 drivers
v0x7fc746cdf6c0_0 .net "c", 0 0, L_0x7fc74657edc0;  1 drivers
v0x7fc746cdf770_0 .net "s", 0 0, L_0x7fc74657e1e0;  1 drivers
S_0x7fc746ce0440 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746cdcd40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746ce0600 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746ce1c20_0 .net "a", 1 0, L_0x7fc7460fe7b0;  1 drivers
v0x7fc746ce1ce0_0 .net "b", 1 0, L_0x7fc7460fe850;  1 drivers
v0x7fc746ce1d80_0 .net "c", 3 0, L_0x7fc7460c9eb0;  alias, 1 drivers
v0x7fc746ce1e10_0 .net "temp", 3 0, L_0x7fc746528660;  1 drivers
L_0x7fc746558cc0 .part L_0x7fc7460fe7b0, 0, 1;
L_0x7fc7465598c0 .part L_0x7fc7460fe850, 0, 1;
L_0x7fc74654ce30 .part L_0x7fc7460fe7b0, 1, 1;
L_0x7fc74654cf10 .part L_0x7fc7460fe850, 0, 1;
L_0x7fc746541040 .part L_0x7fc7460fe7b0, 0, 1;
L_0x7fc7465410e0 .part L_0x7fc7460fe850, 1, 1;
L_0x7fc746542770 .part L_0x7fc7460fe7b0, 1, 1;
L_0x7fc746533790 .part L_0x7fc7460fe850, 1, 1;
L_0x7fc7465279a0 .part L_0x7fc746528660, 0, 1;
L_0x7fc7465285c0 .part L_0x7fc746528660, 1, 1;
L_0x7fc746528660 .concat8 [ 1 1 1 1], L_0x7fc74654db10, L_0x7fc746542700, L_0x7fc746542810, L_0x7fc7465344a0;
L_0x7fc7465f44e0 .part L_0x7fc746528660, 2, 1;
L_0x7fc746a6a990 .part L_0x7fc746528660, 3, 1;
L_0x7fc7460c9eb0 .concat8 [ 1 1 1 1], L_0x7fc746559960, L_0x7fc746534430, L_0x7fc7465114b0, L_0x7fc7465f4430;
S_0x7fc746ce0790 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746ce0440;
 .timescale -9 -12;
L_0x7fc746559960 .functor AND 1, L_0x7fc746558cc0, L_0x7fc7465598c0, C4<1>, C4<1>;
L_0x7fc74654db10 .functor AND 1, L_0x7fc74654ce30, L_0x7fc74654cf10, C4<1>, C4<1>;
L_0x7fc746542700 .functor AND 1, L_0x7fc746541040, L_0x7fc7465410e0, C4<1>, C4<1>;
L_0x7fc746542810 .functor AND 1, L_0x7fc746542770, L_0x7fc746533790, C4<1>, C4<1>;
v0x7fc746ce1340_0 .net *"_ivl_0", 0 0, L_0x7fc746558cc0;  1 drivers
v0x7fc746ce1400_0 .net *"_ivl_1", 0 0, L_0x7fc7465598c0;  1 drivers
v0x7fc746ce14a0_0 .net *"_ivl_10", 0 0, L_0x7fc746542700;  1 drivers
v0x7fc746ce1550_0 .net *"_ivl_12", 0 0, L_0x7fc746542770;  1 drivers
v0x7fc746ce1600_0 .net *"_ivl_13", 0 0, L_0x7fc746533790;  1 drivers
v0x7fc746ce16f0_0 .net *"_ivl_14", 0 0, L_0x7fc746542810;  1 drivers
v0x7fc746ce17a0_0 .net *"_ivl_2", 0 0, L_0x7fc746559960;  1 drivers
v0x7fc746ce1850_0 .net *"_ivl_4", 0 0, L_0x7fc74654ce30;  1 drivers
v0x7fc746ce1900_0 .net *"_ivl_5", 0 0, L_0x7fc74654cf10;  1 drivers
v0x7fc746ce1a10_0 .net *"_ivl_6", 0 0, L_0x7fc74654db10;  1 drivers
v0x7fc746ce1ac0_0 .net *"_ivl_8", 0 0, L_0x7fc746541040;  1 drivers
v0x7fc746ce1b70_0 .net *"_ivl_9", 0 0, L_0x7fc7465410e0;  1 drivers
S_0x7fc746ce0950 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746ce0790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746534430 .functor XOR 1, L_0x7fc7465279a0, L_0x7fc7465285c0, C4<0>, C4<0>;
L_0x7fc7465344a0 .functor AND 1, L_0x7fc7465279a0, L_0x7fc7465285c0, C4<1>, C4<1>;
v0x7fc746ce0ba0_0 .net "a", 0 0, L_0x7fc7465279a0;  1 drivers
v0x7fc746ce0c50_0 .net "b", 0 0, L_0x7fc7465285c0;  1 drivers
v0x7fc746ce0cf0_0 .net "c", 0 0, L_0x7fc7465344a0;  1 drivers
v0x7fc746ce0d80_0 .net "s", 0 0, L_0x7fc746534430;  1 drivers
S_0x7fc746ce0e20 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746ce0790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465114b0 .functor XOR 1, L_0x7fc7465f44e0, L_0x7fc746a6a990, C4<0>, C4<0>;
L_0x7fc7465f4430 .functor AND 1, L_0x7fc7465f44e0, L_0x7fc746a6a990, C4<1>, C4<1>;
v0x7fc746ce1050_0 .net "a", 0 0, L_0x7fc7465f44e0;  1 drivers
v0x7fc746ce10f0_0 .net "b", 0 0, L_0x7fc746a6a990;  1 drivers
v0x7fc746ce1190_0 .net "c", 0 0, L_0x7fc7465f4430;  1 drivers
v0x7fc746ce1240_0 .net "s", 0 0, L_0x7fc7465114b0;  1 drivers
S_0x7fc746ce1f10 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746cdcd40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746ce20d0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746ce36e0_0 .net "a", 1 0, L_0x7fc7460f8ff0;  1 drivers
v0x7fc746ce37a0_0 .net "b", 1 0, L_0x7fc7460f7960;  1 drivers
v0x7fc746ce3840_0 .net "c", 3 0, L_0x7fc7460f91c0;  alias, 1 drivers
v0x7fc746ce38d0_0 .net "temp", 3 0, L_0x7fc7460f99a0;  1 drivers
L_0x7fc7460ff460 .part L_0x7fc7460f8ff0, 0, 1;
L_0x7fc7460ff500 .part L_0x7fc7460f7960, 0, 1;
L_0x7fc7460ff310 .part L_0x7fc7460f8ff0, 1, 1;
L_0x7fc7460cb980 .part L_0x7fc7460f7960, 0, 1;
L_0x7fc7460fa210 .part L_0x7fc7460f8ff0, 0, 1;
L_0x7fc7460fa2b0 .part L_0x7fc7460f7960, 1, 1;
L_0x7fc7460fa0f0 .part L_0x7fc7460f8ff0, 1, 1;
L_0x7fc7460f9ef0 .part L_0x7fc7460f7960, 1, 1;
L_0x7fc7460f9b50 .part L_0x7fc7460f99a0, 0, 1;
L_0x7fc7460f9900 .part L_0x7fc7460f99a0, 1, 1;
L_0x7fc7460f99a0 .concat8 [ 1 1 1 1], L_0x7fc7460cba20, L_0x7fc7460fa040, L_0x7fc7460f9f90, L_0x7fc7460f9d90;
L_0x7fc7460f9610 .part L_0x7fc7460f99a0, 2, 1;
L_0x7fc7460f9410 .part L_0x7fc7460f99a0, 3, 1;
L_0x7fc7460f91c0 .concat8 [ 1 1 1 1], L_0x7fc7460ff2a0, L_0x7fc7460f9d20, L_0x7fc7460f97f0, L_0x7fc7460f9560;
S_0x7fc746ce2240 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746ce1f10;
 .timescale -9 -12;
L_0x7fc7460ff2a0 .functor AND 1, L_0x7fc7460ff460, L_0x7fc7460ff500, C4<1>, C4<1>;
L_0x7fc7460cba20 .functor AND 1, L_0x7fc7460ff310, L_0x7fc7460cb980, C4<1>, C4<1>;
L_0x7fc7460fa040 .functor AND 1, L_0x7fc7460fa210, L_0x7fc7460fa2b0, C4<1>, C4<1>;
L_0x7fc7460f9f90 .functor AND 1, L_0x7fc7460fa0f0, L_0x7fc7460f9ef0, C4<1>, C4<1>;
v0x7fc746ce2e00_0 .net *"_ivl_0", 0 0, L_0x7fc7460ff460;  1 drivers
v0x7fc746ce2ec0_0 .net *"_ivl_1", 0 0, L_0x7fc7460ff500;  1 drivers
v0x7fc746ce2f60_0 .net *"_ivl_10", 0 0, L_0x7fc7460fa040;  1 drivers
v0x7fc746ce3010_0 .net *"_ivl_12", 0 0, L_0x7fc7460fa0f0;  1 drivers
v0x7fc746ce30c0_0 .net *"_ivl_13", 0 0, L_0x7fc7460f9ef0;  1 drivers
v0x7fc746ce31b0_0 .net *"_ivl_14", 0 0, L_0x7fc7460f9f90;  1 drivers
v0x7fc746ce3260_0 .net *"_ivl_2", 0 0, L_0x7fc7460ff2a0;  1 drivers
v0x7fc746ce3310_0 .net *"_ivl_4", 0 0, L_0x7fc7460ff310;  1 drivers
v0x7fc746ce33c0_0 .net *"_ivl_5", 0 0, L_0x7fc7460cb980;  1 drivers
v0x7fc746ce34d0_0 .net *"_ivl_6", 0 0, L_0x7fc7460cba20;  1 drivers
v0x7fc746ce3580_0 .net *"_ivl_8", 0 0, L_0x7fc7460fa210;  1 drivers
v0x7fc746ce3630_0 .net *"_ivl_9", 0 0, L_0x7fc7460fa2b0;  1 drivers
S_0x7fc746ce2410 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746ce2240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460f9d20 .functor XOR 1, L_0x7fc7460f9b50, L_0x7fc7460f9900, C4<0>, C4<0>;
L_0x7fc7460f9d90 .functor AND 1, L_0x7fc7460f9b50, L_0x7fc7460f9900, C4<1>, C4<1>;
v0x7fc746ce2660_0 .net "a", 0 0, L_0x7fc7460f9b50;  1 drivers
v0x7fc746ce2710_0 .net "b", 0 0, L_0x7fc7460f9900;  1 drivers
v0x7fc746ce27b0_0 .net "c", 0 0, L_0x7fc7460f9d90;  1 drivers
v0x7fc746ce2840_0 .net "s", 0 0, L_0x7fc7460f9d20;  1 drivers
S_0x7fc746ce28e0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746ce2240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460f97f0 .functor XOR 1, L_0x7fc7460f9610, L_0x7fc7460f9410, C4<0>, C4<0>;
L_0x7fc7460f9560 .functor AND 1, L_0x7fc7460f9610, L_0x7fc7460f9410, C4<1>, C4<1>;
v0x7fc746ce2b10_0 .net "a", 0 0, L_0x7fc7460f9610;  1 drivers
v0x7fc746ce2bb0_0 .net "b", 0 0, L_0x7fc7460f9410;  1 drivers
v0x7fc746ce2c50_0 .net "c", 0 0, L_0x7fc7460f9560;  1 drivers
v0x7fc746ce2d00_0 .net "s", 0 0, L_0x7fc7460f97f0;  1 drivers
S_0x7fc746ce5890 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc7456f1040;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x7fc746ce5a50 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000001000>;
v0x7fc746d44bb0_0 .net "a", 7 0, L_0x7fc7465ab9b0;  1 drivers
v0x7fc746d44c70_0 .net "b", 7 0, L_0x7fc7465ab770;  1 drivers
v0x7fc746d44d10_0 .net "c", 15 0, L_0x7fc7465abb80;  alias, 1 drivers
v0x7fc746d44dc0_0 .net "concat1", 7 0, L_0x7fc7465ac420;  1 drivers
v0x7fc746d44e70_0 .net "concat2", 11 0, L_0x7fc7465ac250;  1 drivers
v0x7fc746d44f60_0 .net "concat3", 11 0, L_0x7fc7465ac2f0;  1 drivers
v0x7fc746d45010_0 .net "concat4", 11 0, L_0x7fc7465abeb0;  1 drivers
v0x7fc746d450c0_0 .net "mul_00", 7 0, L_0x7fc7460df390;  1 drivers
v0x7fc746d45160_0 .net "mul_01", 7 0, L_0x7fc7465c3d50;  1 drivers
v0x7fc746d45290_0 .net "mul_10", 7 0, L_0x7fc7460cdd00;  1 drivers
v0x7fc746d45320_0 .net "mul_11", 7 0, L_0x7fc7465a3700;  1 drivers
v0x7fc746d453b0_0 .net "sum_temp1", 7 0, L_0x7fc7465ac4c0;  1 drivers
v0x7fc746d45450_0 .net "sum_temp2", 11 0, L_0x7fc7465ac080;  1 drivers
v0x7fc746d45500_0 .net "sum_temp3", 11 0, L_0x7fc7465abf50;  1 drivers
L_0x7fc7460df180 .part L_0x7fc7465ab9b0, 0, 4;
L_0x7fc7460def00 .part L_0x7fc7465ab770, 0, 4;
L_0x7fc7460c8a20 .part L_0x7fc7465ab9b0, 4, 4;
L_0x7fc7460c87a0 .part L_0x7fc7465ab770, 0, 4;
L_0x7fc7465c3b40 .part L_0x7fc7465ab9b0, 0, 4;
L_0x7fc7465c38c0 .part L_0x7fc7465ab770, 4, 4;
L_0x7fc7465aca40 .part L_0x7fc7465ab9b0, 4, 4;
L_0x7fc7465ac840 .part L_0x7fc7465ab770, 4, 4;
L_0x7fc7465ac670 .part L_0x7fc7460df390, 4, 4;
L_0x7fc7465ac4c0 .arith/sum 8, L_0x7fc7460cdd00, L_0x7fc7465ac420;
L_0x7fc7465ac080 .arith/sum 12, L_0x7fc7465ac250, L_0x7fc7465ac2f0;
L_0x7fc7465abf50 .arith/sum 12, L_0x7fc7465abeb0, L_0x7fc7465ac080;
L_0x7fc7465abd20 .part L_0x7fc7460df390, 0, 4;
L_0x7fc7465abb80 .concat8 [ 4 12 0 0], L_0x7fc7465abd20, L_0x7fc7465ab940;
S_0x7fc746ce5be0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746ce5890;
 .timescale -9 -12;
L_0x7fc7465ab940 .functor BUFZ 12, L_0x7fc7465abf50, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7fc746d446a0_0 .net *"_ivl_10", 3 0, L_0x7fc7465ac670;  1 drivers
L_0x7fc746e027b0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746d44760_0 .net/2u *"_ivl_13", 3 0, L_0x7fc746e027b0;  1 drivers
L_0x7fc746e027f8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746d44800_0 .net/2u *"_ivl_17", 3 0, L_0x7fc746e027f8;  1 drivers
L_0x7fc746e02840 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746d448b0_0 .net/2u *"_ivl_21", 3 0, L_0x7fc746e02840;  1 drivers
v0x7fc746d44960_0 .net *"_ivl_25", 3 0, L_0x7fc7465abd20;  1 drivers
v0x7fc746d44a50_0 .net *"_ivl_27", 11 0, L_0x7fc7465ab940;  1 drivers
L_0x7fc746e02768 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746d44b00_0 .net/2u *"_ivl_8", 3 0, L_0x7fc746e02768;  1 drivers
L_0x7fc7465ac420 .concat [ 4 4 0 0], L_0x7fc7465ac670, L_0x7fc746e02768;
L_0x7fc7465ac250 .concat [ 8 4 0 0], L_0x7fc7465c3d50, L_0x7fc746e027b0;
L_0x7fc7465ac2f0 .concat [ 4 8 0 0], L_0x7fc746e027f8, L_0x7fc7465a3700;
L_0x7fc7465abeb0 .concat [ 8 4 0 0], L_0x7fc7465ac4c0, L_0x7fc746e02840;
S_0x7fc746ce5da0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746ce5be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746ce5f70 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746cfd220_0 .net "a", 3 0, L_0x7fc7460df180;  1 drivers
v0x7fc746cfd2e0_0 .net "b", 3 0, L_0x7fc7460def00;  1 drivers
v0x7fc746cfd380_0 .net "c", 7 0, L_0x7fc7460df390;  alias, 1 drivers
v0x7fc746cfd430_0 .net "concat1", 3 0, L_0x7fc7460dfbb0;  1 drivers
v0x7fc746cfd4e0_0 .net "concat2", 5 0, L_0x7fc7460df9e0;  1 drivers
v0x7fc746cfd5d0_0 .net "concat3", 5 0, L_0x7fc7460dfa80;  1 drivers
v0x7fc746cfd680_0 .net "concat4", 5 0, L_0x7fc7460df640;  1 drivers
v0x7fc746cfd730_0 .net "mul_00", 3 0, L_0x7fc7460edce0;  1 drivers
v0x7fc746cfd7d0_0 .net "mul_01", 3 0, L_0x7fc7460e80a0;  1 drivers
v0x7fc746cfd900_0 .net "mul_10", 3 0, L_0x7fc7460eaec0;  1 drivers
v0x7fc746cfd990_0 .net "mul_11", 3 0, L_0x7fc7460e15e0;  1 drivers
v0x7fc746cfda20_0 .net "sum_temp1", 3 0, L_0x7fc7460dfc50;  1 drivers
v0x7fc746cfdac0_0 .net "sum_temp2", 5 0, L_0x7fc7460df810;  1 drivers
v0x7fc746cfdb70_0 .net "sum_temp3", 5 0, L_0x7fc7460df720;  1 drivers
L_0x7fc7460edb10 .part L_0x7fc7460df180, 0, 2;
L_0x7fc7460edbb0 .part L_0x7fc7460def00, 0, 2;
L_0x7fc7460eafa0 .part L_0x7fc7460df180, 2, 2;
L_0x7fc7460ead30 .part L_0x7fc7460def00, 0, 2;
L_0x7fc7460e6140 .part L_0x7fc7460df180, 0, 2;
L_0x7fc7460e61e0 .part L_0x7fc7460def00, 2, 2;
L_0x7fc7460e16c0 .part L_0x7fc7460df180, 2, 2;
L_0x7fc7460e1490 .part L_0x7fc7460def00, 2, 2;
L_0x7fc7460dfe00 .part L_0x7fc7460edce0, 2, 2;
L_0x7fc7460dfc50 .arith/sum 4, L_0x7fc7460eaec0, L_0x7fc7460dfbb0;
L_0x7fc7460df810 .arith/sum 6, L_0x7fc7460df9e0, L_0x7fc7460dfa80;
L_0x7fc7460df720 .arith/sum 6, L_0x7fc7460df640, L_0x7fc7460df810;
L_0x7fc7460df510 .part L_0x7fc7460edce0, 0, 2;
L_0x7fc7460df390 .concat8 [ 2 6 0 0], L_0x7fc7460df510, L_0x7fc7460df0d0;
S_0x7fc746ce6080 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746ce5da0;
 .timescale -9 -12;
L_0x7fc7460df0d0 .functor BUFZ 6, L_0x7fc7460df720, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746cfcd10_0 .net *"_ivl_10", 1 0, L_0x7fc7460dfe00;  1 drivers
L_0x7fc746e02330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746cfcdd0_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e02330;  1 drivers
L_0x7fc746e02378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746cfce70_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e02378;  1 drivers
L_0x7fc746e023c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746cfcf20_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e023c0;  1 drivers
v0x7fc746cfcfd0_0 .net *"_ivl_25", 1 0, L_0x7fc7460df510;  1 drivers
v0x7fc746cfd0c0_0 .net *"_ivl_27", 5 0, L_0x7fc7460df0d0;  1 drivers
L_0x7fc746e022e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746cfd170_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e022e8;  1 drivers
L_0x7fc7460dfbb0 .concat [ 2 2 0 0], L_0x7fc7460dfe00, L_0x7fc746e022e8;
L_0x7fc7460df9e0 .concat [ 4 2 0 0], L_0x7fc7460e80a0, L_0x7fc746e02330;
L_0x7fc7460dfa80 .concat [ 2 4 0 0], L_0x7fc746e02378, L_0x7fc7460e15e0;
L_0x7fc7460df640 .concat [ 4 2 0 0], L_0x7fc7460dfc50, L_0x7fc746e023c0;
S_0x7fc746ce6250 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746ce6080;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746ce6420 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746ce79d0_0 .net "a", 1 0, L_0x7fc7460edb10;  1 drivers
v0x7fc746ce7a90_0 .net "b", 1 0, L_0x7fc7460edbb0;  1 drivers
v0x7fc746ce7b30_0 .net "c", 3 0, L_0x7fc7460edce0;  alias, 1 drivers
v0x7fc746ce7bc0_0 .net "temp", 3 0, L_0x7fc7460ee4c0;  1 drivers
L_0x7fc7460f4400 .part L_0x7fc7460edb10, 0, 1;
L_0x7fc7460f44a0 .part L_0x7fc7460edbb0, 0, 1;
L_0x7fc7460f4270 .part L_0x7fc7460edb10, 1, 1;
L_0x7fc7460f4060 .part L_0x7fc7460edbb0, 0, 1;
L_0x7fc7460f3e90 .part L_0x7fc7460edb10, 0, 1;
L_0x7fc7460f3f30 .part L_0x7fc7460edbb0, 1, 1;
L_0x7fc7460f1fe0 .part L_0x7fc7460edb10, 1, 1;
L_0x7fc7460f1a00 .part L_0x7fc7460edbb0, 1, 1;
L_0x7fc7460f1660 .part L_0x7fc7460ee4c0, 0, 1;
L_0x7fc7460ee420 .part L_0x7fc7460ee4c0, 1, 1;
L_0x7fc7460ee4c0 .concat8 [ 1 1 1 1], L_0x7fc7460f4100, L_0x7fc7460f1f30, L_0x7fc7460f1aa0, L_0x7fc7460f18a0;
L_0x7fc7460ee130 .part L_0x7fc7460ee4c0, 2, 1;
L_0x7fc7460edf30 .part L_0x7fc7460ee4c0, 3, 1;
L_0x7fc7460edce0 .concat8 [ 1 1 1 1], L_0x7fc7460f46f0, L_0x7fc7460f1830, L_0x7fc7460ee310, L_0x7fc7460ee080;
S_0x7fc746ce6530 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746ce6250;
 .timescale -9 -12;
L_0x7fc7460f46f0 .functor AND 1, L_0x7fc7460f4400, L_0x7fc7460f44a0, C4<1>, C4<1>;
L_0x7fc7460f4100 .functor AND 1, L_0x7fc7460f4270, L_0x7fc7460f4060, C4<1>, C4<1>;
L_0x7fc7460f1f30 .functor AND 1, L_0x7fc7460f3e90, L_0x7fc7460f3f30, C4<1>, C4<1>;
L_0x7fc7460f1aa0 .functor AND 1, L_0x7fc7460f1fe0, L_0x7fc7460f1a00, C4<1>, C4<1>;
v0x7fc746ce70f0_0 .net *"_ivl_0", 0 0, L_0x7fc7460f4400;  1 drivers
v0x7fc746ce71b0_0 .net *"_ivl_1", 0 0, L_0x7fc7460f44a0;  1 drivers
v0x7fc746ce7250_0 .net *"_ivl_10", 0 0, L_0x7fc7460f1f30;  1 drivers
v0x7fc746ce7300_0 .net *"_ivl_12", 0 0, L_0x7fc7460f1fe0;  1 drivers
v0x7fc746ce73b0_0 .net *"_ivl_13", 0 0, L_0x7fc7460f1a00;  1 drivers
v0x7fc746ce74a0_0 .net *"_ivl_14", 0 0, L_0x7fc7460f1aa0;  1 drivers
v0x7fc746ce7550_0 .net *"_ivl_2", 0 0, L_0x7fc7460f46f0;  1 drivers
v0x7fc746ce7600_0 .net *"_ivl_4", 0 0, L_0x7fc7460f4270;  1 drivers
v0x7fc746ce76b0_0 .net *"_ivl_5", 0 0, L_0x7fc7460f4060;  1 drivers
v0x7fc746ce77c0_0 .net *"_ivl_6", 0 0, L_0x7fc7460f4100;  1 drivers
v0x7fc746ce7870_0 .net *"_ivl_8", 0 0, L_0x7fc7460f3e90;  1 drivers
v0x7fc746ce7920_0 .net *"_ivl_9", 0 0, L_0x7fc7460f3f30;  1 drivers
S_0x7fc746ce6700 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746ce6530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460f1830 .functor XOR 1, L_0x7fc7460f1660, L_0x7fc7460ee420, C4<0>, C4<0>;
L_0x7fc7460f18a0 .functor AND 1, L_0x7fc7460f1660, L_0x7fc7460ee420, C4<1>, C4<1>;
v0x7fc746ce6950_0 .net "a", 0 0, L_0x7fc7460f1660;  1 drivers
v0x7fc746ce6a00_0 .net "b", 0 0, L_0x7fc7460ee420;  1 drivers
v0x7fc746ce6aa0_0 .net "c", 0 0, L_0x7fc7460f18a0;  1 drivers
v0x7fc746ce6b30_0 .net "s", 0 0, L_0x7fc7460f1830;  1 drivers
S_0x7fc746ce6bd0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746ce6530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460ee310 .functor XOR 1, L_0x7fc7460ee130, L_0x7fc7460edf30, C4<0>, C4<0>;
L_0x7fc7460ee080 .functor AND 1, L_0x7fc7460ee130, L_0x7fc7460edf30, C4<1>, C4<1>;
v0x7fc746ce6e00_0 .net "a", 0 0, L_0x7fc7460ee130;  1 drivers
v0x7fc746ce6ea0_0 .net "b", 0 0, L_0x7fc7460edf30;  1 drivers
v0x7fc746ce6f40_0 .net "c", 0 0, L_0x7fc7460ee080;  1 drivers
v0x7fc746ce6ff0_0 .net "s", 0 0, L_0x7fc7460ee310;  1 drivers
S_0x7fc746ce7cc0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746ce6080;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746ce7e90 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746ce9490_0 .net "a", 1 0, L_0x7fc7460eafa0;  1 drivers
v0x7fc746ce9550_0 .net "b", 1 0, L_0x7fc7460ead30;  1 drivers
v0x7fc746ce95f0_0 .net "c", 3 0, L_0x7fc7460eaec0;  alias, 1 drivers
v0x7fc746ce9680_0 .net "temp", 3 0, L_0x7fc7460eb6a0;  1 drivers
L_0x7fc7460ed940 .part L_0x7fc7460eafa0, 0, 1;
L_0x7fc7460ed9e0 .part L_0x7fc7460ead30, 0, 1;
L_0x7fc7460ed770 .part L_0x7fc7460eafa0, 1, 1;
L_0x7fc7460ed850 .part L_0x7fc7460ead30, 0, 1;
L_0x7fc7460ed3d0 .part L_0x7fc7460eafa0, 0, 1;
L_0x7fc7460ed470 .part L_0x7fc7460ead30, 1, 1;
L_0x7fc7460ed270 .part L_0x7fc7460eafa0, 1, 1;
L_0x7fc7460ebb70 .part L_0x7fc7460ead30, 1, 1;
L_0x7fc7460eb810 .part L_0x7fc7460eb6a0, 0, 1;
L_0x7fc7460eb600 .part L_0x7fc7460eb6a0, 1, 1;
L_0x7fc7460eb6a0 .concat8 [ 1 1 1 1], L_0x7fc7460ed5e0, L_0x7fc7460ed200, L_0x7fc7460ebc90, L_0x7fc7460eba50;
L_0x7fc7460eb2d0 .part L_0x7fc7460eb6a0, 2, 1;
L_0x7fc7460eb090 .part L_0x7fc7460eb6a0, 3, 1;
L_0x7fc7460eaec0 .concat8 [ 1 1 1 1], L_0x7fc7460ede00, L_0x7fc7460eb9e0, L_0x7fc7460eb510, L_0x7fc7460eb260;
S_0x7fc746ce8000 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746ce7cc0;
 .timescale -9 -12;
L_0x7fc7460ede00 .functor AND 1, L_0x7fc7460ed940, L_0x7fc7460ed9e0, C4<1>, C4<1>;
L_0x7fc7460ed5e0 .functor AND 1, L_0x7fc7460ed770, L_0x7fc7460ed850, C4<1>, C4<1>;
L_0x7fc7460ed200 .functor AND 1, L_0x7fc7460ed3d0, L_0x7fc7460ed470, C4<1>, C4<1>;
L_0x7fc7460ebc90 .functor AND 1, L_0x7fc7460ed270, L_0x7fc7460ebb70, C4<1>, C4<1>;
v0x7fc746ce8bb0_0 .net *"_ivl_0", 0 0, L_0x7fc7460ed940;  1 drivers
v0x7fc746ce8c70_0 .net *"_ivl_1", 0 0, L_0x7fc7460ed9e0;  1 drivers
v0x7fc746ce8d10_0 .net *"_ivl_10", 0 0, L_0x7fc7460ed200;  1 drivers
v0x7fc746ce8dc0_0 .net *"_ivl_12", 0 0, L_0x7fc7460ed270;  1 drivers
v0x7fc746ce8e70_0 .net *"_ivl_13", 0 0, L_0x7fc7460ebb70;  1 drivers
v0x7fc746ce8f60_0 .net *"_ivl_14", 0 0, L_0x7fc7460ebc90;  1 drivers
v0x7fc746ce9010_0 .net *"_ivl_2", 0 0, L_0x7fc7460ede00;  1 drivers
v0x7fc746ce90c0_0 .net *"_ivl_4", 0 0, L_0x7fc7460ed770;  1 drivers
v0x7fc746ce9170_0 .net *"_ivl_5", 0 0, L_0x7fc7460ed850;  1 drivers
v0x7fc746ce9280_0 .net *"_ivl_6", 0 0, L_0x7fc7460ed5e0;  1 drivers
v0x7fc746ce9330_0 .net *"_ivl_8", 0 0, L_0x7fc7460ed3d0;  1 drivers
v0x7fc746ce93e0_0 .net *"_ivl_9", 0 0, L_0x7fc7460ed470;  1 drivers
S_0x7fc746ce81c0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746ce8000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460eb9e0 .functor XOR 1, L_0x7fc7460eb810, L_0x7fc7460eb600, C4<0>, C4<0>;
L_0x7fc7460eba50 .functor AND 1, L_0x7fc7460eb810, L_0x7fc7460eb600, C4<1>, C4<1>;
v0x7fc746ce8410_0 .net "a", 0 0, L_0x7fc7460eb810;  1 drivers
v0x7fc746ce84c0_0 .net "b", 0 0, L_0x7fc7460eb600;  1 drivers
v0x7fc746ce8560_0 .net "c", 0 0, L_0x7fc7460eba50;  1 drivers
v0x7fc746ce85f0_0 .net "s", 0 0, L_0x7fc7460eb9e0;  1 drivers
S_0x7fc746ce8690 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746ce8000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460eb510 .functor XOR 1, L_0x7fc7460eb2d0, L_0x7fc7460eb090, C4<0>, C4<0>;
L_0x7fc7460eb260 .functor AND 1, L_0x7fc7460eb2d0, L_0x7fc7460eb090, C4<1>, C4<1>;
v0x7fc746ce88c0_0 .net "a", 0 0, L_0x7fc7460eb2d0;  1 drivers
v0x7fc746ce8960_0 .net "b", 0 0, L_0x7fc7460eb090;  1 drivers
v0x7fc746ce8a00_0 .net "c", 0 0, L_0x7fc7460eb260;  1 drivers
v0x7fc746ce8ab0_0 .net "s", 0 0, L_0x7fc7460eb510;  1 drivers
S_0x7fc746ce9780 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746ce6080;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746ce9940 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746ceaf60_0 .net "a", 1 0, L_0x7fc7460e6140;  1 drivers
v0x7fc746ceb020_0 .net "b", 1 0, L_0x7fc7460e61e0;  1 drivers
v0x7fc746ceb0c0_0 .net "c", 3 0, L_0x7fc7460e80a0;  alias, 1 drivers
v0x7fc746ceb150_0 .net "temp", 3 0, L_0x7fc7460e8880;  1 drivers
L_0x7fc7460eab20 .part L_0x7fc7460e6140, 0, 1;
L_0x7fc7460eabc0 .part L_0x7fc7460e61e0, 0, 1;
L_0x7fc7460ea990 .part L_0x7fc7460e6140, 1, 1;
L_0x7fc7460e92c0 .part L_0x7fc7460e61e0, 0, 1;
L_0x7fc7460e90f0 .part L_0x7fc7460e6140, 0, 1;
L_0x7fc7460e9190 .part L_0x7fc7460e61e0, 1, 1;
L_0x7fc7460e8fd0 .part L_0x7fc7460e6140, 1, 1;
L_0x7fc7460e8dd0 .part L_0x7fc7460e61e0, 1, 1;
L_0x7fc7460e8a30 .part L_0x7fc7460e8880, 0, 1;
L_0x7fc7460e87e0 .part L_0x7fc7460e8880, 1, 1;
L_0x7fc7460e8880 .concat8 [ 1 1 1 1], L_0x7fc7460e9360, L_0x7fc7460e8f20, L_0x7fc7460e8e70, L_0x7fc7460e8c70;
L_0x7fc7460e84f0 .part L_0x7fc7460e8880, 2, 1;
L_0x7fc7460e82f0 .part L_0x7fc7460e8880, 3, 1;
L_0x7fc7460e80a0 .concat8 [ 1 1 1 1], L_0x7fc7460eae10, L_0x7fc7460e8c00, L_0x7fc7460e86d0, L_0x7fc7460e8440;
S_0x7fc746ce9ad0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746ce9780;
 .timescale -9 -12;
L_0x7fc7460eae10 .functor AND 1, L_0x7fc7460eab20, L_0x7fc7460eabc0, C4<1>, C4<1>;
L_0x7fc7460e9360 .functor AND 1, L_0x7fc7460ea990, L_0x7fc7460e92c0, C4<1>, C4<1>;
L_0x7fc7460e8f20 .functor AND 1, L_0x7fc7460e90f0, L_0x7fc7460e9190, C4<1>, C4<1>;
L_0x7fc7460e8e70 .functor AND 1, L_0x7fc7460e8fd0, L_0x7fc7460e8dd0, C4<1>, C4<1>;
v0x7fc746cea680_0 .net *"_ivl_0", 0 0, L_0x7fc7460eab20;  1 drivers
v0x7fc746cea740_0 .net *"_ivl_1", 0 0, L_0x7fc7460eabc0;  1 drivers
v0x7fc746cea7e0_0 .net *"_ivl_10", 0 0, L_0x7fc7460e8f20;  1 drivers
v0x7fc746cea890_0 .net *"_ivl_12", 0 0, L_0x7fc7460e8fd0;  1 drivers
v0x7fc746cea940_0 .net *"_ivl_13", 0 0, L_0x7fc7460e8dd0;  1 drivers
v0x7fc746ceaa30_0 .net *"_ivl_14", 0 0, L_0x7fc7460e8e70;  1 drivers
v0x7fc746ceaae0_0 .net *"_ivl_2", 0 0, L_0x7fc7460eae10;  1 drivers
v0x7fc746ceab90_0 .net *"_ivl_4", 0 0, L_0x7fc7460ea990;  1 drivers
v0x7fc746ceac40_0 .net *"_ivl_5", 0 0, L_0x7fc7460e92c0;  1 drivers
v0x7fc746cead50_0 .net *"_ivl_6", 0 0, L_0x7fc7460e9360;  1 drivers
v0x7fc746ceae00_0 .net *"_ivl_8", 0 0, L_0x7fc7460e90f0;  1 drivers
v0x7fc746ceaeb0_0 .net *"_ivl_9", 0 0, L_0x7fc7460e9190;  1 drivers
S_0x7fc746ce9c90 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746ce9ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460e8c00 .functor XOR 1, L_0x7fc7460e8a30, L_0x7fc7460e87e0, C4<0>, C4<0>;
L_0x7fc7460e8c70 .functor AND 1, L_0x7fc7460e8a30, L_0x7fc7460e87e0, C4<1>, C4<1>;
v0x7fc746ce9ee0_0 .net "a", 0 0, L_0x7fc7460e8a30;  1 drivers
v0x7fc746ce9f90_0 .net "b", 0 0, L_0x7fc7460e87e0;  1 drivers
v0x7fc746cea030_0 .net "c", 0 0, L_0x7fc7460e8c70;  1 drivers
v0x7fc746cea0c0_0 .net "s", 0 0, L_0x7fc7460e8c00;  1 drivers
S_0x7fc746cea160 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746ce9ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460e86d0 .functor XOR 1, L_0x7fc7460e84f0, L_0x7fc7460e82f0, C4<0>, C4<0>;
L_0x7fc7460e8440 .functor AND 1, L_0x7fc7460e84f0, L_0x7fc7460e82f0, C4<1>, C4<1>;
v0x7fc746cea390_0 .net "a", 0 0, L_0x7fc7460e84f0;  1 drivers
v0x7fc746cea430_0 .net "b", 0 0, L_0x7fc7460e82f0;  1 drivers
v0x7fc746cea4d0_0 .net "c", 0 0, L_0x7fc7460e8440;  1 drivers
v0x7fc746cea580_0 .net "s", 0 0, L_0x7fc7460e86d0;  1 drivers
S_0x7fc746ceb250 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746ce6080;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746ceb410 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cfca20_0 .net "a", 1 0, L_0x7fc7460e16c0;  1 drivers
v0x7fc746cfcae0_0 .net "b", 1 0, L_0x7fc7460e1490;  1 drivers
v0x7fc746cfcb80_0 .net "c", 3 0, L_0x7fc7460e15e0;  alias, 1 drivers
v0x7fc746cfcc10_0 .net "temp", 3 0, L_0x7fc7460e1dc0;  1 drivers
L_0x7fc7460e5b90 .part L_0x7fc7460e16c0, 0, 1;
L_0x7fc7460e5c30 .part L_0x7fc7460e1490, 0, 1;
L_0x7fc7460e59c0 .part L_0x7fc7460e16c0, 1, 1;
L_0x7fc7460e5aa0 .part L_0x7fc7460e1490, 0, 1;
L_0x7fc7460e2630 .part L_0x7fc7460e16c0, 0, 1;
L_0x7fc7460e26d0 .part L_0x7fc7460e1490, 1, 1;
L_0x7fc7460e24d0 .part L_0x7fc7460e16c0, 1, 1;
L_0x7fc7460e2290 .part L_0x7fc7460e1490, 1, 1;
L_0x7fc7460e1f30 .part L_0x7fc7460e1dc0, 0, 1;
L_0x7fc7460e1d20 .part L_0x7fc7460e1dc0, 1, 1;
L_0x7fc7460e1dc0 .concat8 [ 1 1 1 1], L_0x7fc7460e5830, L_0x7fc7460e2460, L_0x7fc7460e23b0, L_0x7fc7460e2170;
L_0x7fc7460e19f0 .part L_0x7fc7460e1dc0, 2, 1;
L_0x7fc7460e17b0 .part L_0x7fc7460e1dc0, 3, 1;
L_0x7fc7460e15e0 .concat8 [ 1 1 1 1], L_0x7fc7460e81c0, L_0x7fc7460e2100, L_0x7fc7460e1c30, L_0x7fc7460e1980;
S_0x7fc746ceb580 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746ceb250;
 .timescale -9 -12;
L_0x7fc7460e81c0 .functor AND 1, L_0x7fc7460e5b90, L_0x7fc7460e5c30, C4<1>, C4<1>;
L_0x7fc7460e5830 .functor AND 1, L_0x7fc7460e59c0, L_0x7fc7460e5aa0, C4<1>, C4<1>;
L_0x7fc7460e2460 .functor AND 1, L_0x7fc7460e2630, L_0x7fc7460e26d0, C4<1>, C4<1>;
L_0x7fc7460e23b0 .functor AND 1, L_0x7fc7460e24d0, L_0x7fc7460e2290, C4<1>, C4<1>;
v0x7fc746cfc140_0 .net *"_ivl_0", 0 0, L_0x7fc7460e5b90;  1 drivers
v0x7fc746cfc200_0 .net *"_ivl_1", 0 0, L_0x7fc7460e5c30;  1 drivers
v0x7fc746cfc2a0_0 .net *"_ivl_10", 0 0, L_0x7fc7460e2460;  1 drivers
v0x7fc746cfc350_0 .net *"_ivl_12", 0 0, L_0x7fc7460e24d0;  1 drivers
v0x7fc746cfc400_0 .net *"_ivl_13", 0 0, L_0x7fc7460e2290;  1 drivers
v0x7fc746cfc4f0_0 .net *"_ivl_14", 0 0, L_0x7fc7460e23b0;  1 drivers
v0x7fc746cfc5a0_0 .net *"_ivl_2", 0 0, L_0x7fc7460e81c0;  1 drivers
v0x7fc746cfc650_0 .net *"_ivl_4", 0 0, L_0x7fc7460e59c0;  1 drivers
v0x7fc746cfc700_0 .net *"_ivl_5", 0 0, L_0x7fc7460e5aa0;  1 drivers
v0x7fc746cfc810_0 .net *"_ivl_6", 0 0, L_0x7fc7460e5830;  1 drivers
v0x7fc746cfc8c0_0 .net *"_ivl_8", 0 0, L_0x7fc7460e2630;  1 drivers
v0x7fc746cfc970_0 .net *"_ivl_9", 0 0, L_0x7fc7460e26d0;  1 drivers
S_0x7fc746ceb750 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746ceb580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460e2100 .functor XOR 1, L_0x7fc7460e1f30, L_0x7fc7460e1d20, C4<0>, C4<0>;
L_0x7fc7460e2170 .functor AND 1, L_0x7fc7460e1f30, L_0x7fc7460e1d20, C4<1>, C4<1>;
v0x7fc746ceb9a0_0 .net "a", 0 0, L_0x7fc7460e1f30;  1 drivers
v0x7fc746ceba50_0 .net "b", 0 0, L_0x7fc7460e1d20;  1 drivers
v0x7fc746cebaf0_0 .net "c", 0 0, L_0x7fc7460e2170;  1 drivers
v0x7fc746cebb80_0 .net "s", 0 0, L_0x7fc7460e2100;  1 drivers
S_0x7fc746cebc20 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746ceb580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460e1c30 .functor XOR 1, L_0x7fc7460e19f0, L_0x7fc7460e17b0, C4<0>, C4<0>;
L_0x7fc7460e1980 .functor AND 1, L_0x7fc7460e19f0, L_0x7fc7460e17b0, C4<1>, C4<1>;
v0x7fc746cebe50_0 .net "a", 0 0, L_0x7fc7460e19f0;  1 drivers
v0x7fc746cebef0_0 .net "b", 0 0, L_0x7fc7460e17b0;  1 drivers
v0x7fc746cebf90_0 .net "c", 0 0, L_0x7fc7460e1980;  1 drivers
v0x7fc746cec040_0 .net "s", 0 0, L_0x7fc7460e1c30;  1 drivers
S_0x7fc746cfdc70 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746ce5be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746cfde40 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746d335a0_0 .net "a", 3 0, L_0x7fc7460c8a20;  1 drivers
v0x7fc746d33630_0 .net "b", 3 0, L_0x7fc7460c87a0;  1 drivers
v0x7fc746d31ee0_0 .net "c", 7 0, L_0x7fc7460cdd00;  alias, 1 drivers
v0x7fc746d31f70_0 .net "concat1", 3 0, L_0x7fc7460ce520;  1 drivers
v0x7fc746d30590_0 .net "concat2", 5 0, L_0x7fc7460ce350;  1 drivers
v0x7fc746d30620_0 .net "concat3", 5 0, L_0x7fc7460ce3f0;  1 drivers
v0x7fc746d301d0_0 .net "concat4", 5 0, L_0x7fc7460cdfb0;  1 drivers
v0x7fc746d30260_0 .net "mul_00", 3 0, L_0x7fc7460dc520;  1 drivers
v0x7fc746d2f9e0_0 .net "mul_01", 3 0, L_0x7fc7460d2d70;  1 drivers
v0x7fc746d2fa70_0 .net "mul_10", 3 0, L_0x7fc7460d5b90;  1 drivers
v0x7fc746d2e6b0_0 .net "mul_11", 3 0, L_0x7fc7460cea90;  1 drivers
v0x7fc746d2e740_0 .net "sum_temp1", 3 0, L_0x7fc7460ce5c0;  1 drivers
v0x7fc746d2e320_0 .net "sum_temp2", 5 0, L_0x7fc7460ce180;  1 drivers
v0x7fc746d2e3b0_0 .net "sum_temp3", 5 0, L_0x7fc7460ce090;  1 drivers
L_0x7fc7460dc2f0 .part L_0x7fc7460c8a20, 0, 2;
L_0x7fc7460dc390 .part L_0x7fc7460c87a0, 0, 2;
L_0x7fc7460d59c0 .part L_0x7fc7460c8a20, 2, 2;
L_0x7fc7460d5a60 .part L_0x7fc7460c87a0, 0, 2;
L_0x7fc7460d16e0 .part L_0x7fc7460c8a20, 0, 2;
L_0x7fc7460d1780 .part L_0x7fc7460c87a0, 2, 2;
L_0x7fc7460ceb70 .part L_0x7fc7460c8a20, 2, 2;
L_0x7fc7460ce940 .part L_0x7fc7460c87a0, 2, 2;
L_0x7fc7460ce770 .part L_0x7fc7460dc520, 2, 2;
L_0x7fc7460ce5c0 .arith/sum 4, L_0x7fc7460d5b90, L_0x7fc7460ce520;
L_0x7fc7460ce180 .arith/sum 6, L_0x7fc7460ce350, L_0x7fc7460ce3f0;
L_0x7fc7460ce090 .arith/sum 6, L_0x7fc7460cdfb0, L_0x7fc7460ce180;
L_0x7fc7460cde80 .part L_0x7fc7460dc520, 0, 2;
L_0x7fc7460cdd00 .concat8 [ 2 6 0 0], L_0x7fc7460cde80, L_0x7fc7460c8970;
S_0x7fc746cfdfb0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746cfdc70;
 .timescale -9 -12;
L_0x7fc7460c8970 .functor BUFZ 6, L_0x7fc7460ce090, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746d398b0_0 .net *"_ivl_10", 1 0, L_0x7fc7460ce770;  1 drivers
L_0x7fc746e02450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d37df0_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e02450;  1 drivers
L_0x7fc746e02498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d37e80_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e02498;  1 drivers
L_0x7fc746e024e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d37220_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e024e0;  1 drivers
v0x7fc746d372b0_0 .net *"_ivl_25", 1 0, L_0x7fc7460cde80;  1 drivers
v0x7fc746d354c0_0 .net *"_ivl_27", 5 0, L_0x7fc7460c8970;  1 drivers
L_0x7fc746e02408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d35550_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e02408;  1 drivers
L_0x7fc7460ce520 .concat [ 2 2 0 0], L_0x7fc7460ce770, L_0x7fc746e02408;
L_0x7fc7460ce350 .concat [ 4 2 0 0], L_0x7fc7460d2d70, L_0x7fc746e02450;
L_0x7fc7460ce3f0 .concat [ 2 4 0 0], L_0x7fc746e02498, L_0x7fc7460cea90;
L_0x7fc7460cdfb0 .concat [ 4 2 0 0], L_0x7fc7460ce5c0, L_0x7fc746e024e0;
S_0x7fc746cfe170 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746cfdfb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cfe340 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746cff8f0_0 .net "a", 1 0, L_0x7fc7460dc2f0;  1 drivers
v0x7fc746cff9b0_0 .net "b", 1 0, L_0x7fc7460dc390;  1 drivers
v0x7fc746cffa50_0 .net "c", 3 0, L_0x7fc7460dc520;  alias, 1 drivers
v0x7fc746cffae0_0 .net "temp", 3 0, L_0x7fc7460dccb0;  1 drivers
L_0x7fc7460defa0 .part L_0x7fc7460dc2f0, 0, 1;
L_0x7fc7460ded30 .part L_0x7fc7460dc390, 0, 1;
L_0x7fc7460deb60 .part L_0x7fc7460dc2f0, 1, 1;
L_0x7fc7460dec00 .part L_0x7fc7460dc390, 0, 1;
L_0x7fc7460dd580 .part L_0x7fc7460dc2f0, 0, 1;
L_0x7fc7460dd300 .part L_0x7fc7460dc390, 1, 1;
L_0x7fc7460dd130 .part L_0x7fc7460dc2f0, 1, 1;
L_0x7fc7460dcf60 .part L_0x7fc7460dc390, 1, 1;
L_0x7fc7460dce80 .part L_0x7fc7460dccb0, 0, 1;
L_0x7fc7460dcc10 .part L_0x7fc7460dccb0, 1, 1;
L_0x7fc7460dccb0 .concat8 [ 1 1 1 1], L_0x7fc7460dd4d0, L_0x7fc7460dd3a0, L_0x7fc7460dd080, L_0x7fc7460dcd90;
L_0x7fc7460dc650 .part L_0x7fc7460dccb0, 2, 1;
L_0x7fc7460dc480 .part L_0x7fc7460dccb0, 3, 1;
L_0x7fc7460dc520 .concat8 [ 1 1 1 1], L_0x7fc7460dedd0, L_0x7fc7460dd250, L_0x7fc7460dc820, L_0x7fc7460dc890;
S_0x7fc746cfe450 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746cfe170;
 .timescale -9 -12;
L_0x7fc7460dedd0 .functor AND 1, L_0x7fc7460defa0, L_0x7fc7460ded30, C4<1>, C4<1>;
L_0x7fc7460dd4d0 .functor AND 1, L_0x7fc7460deb60, L_0x7fc7460dec00, C4<1>, C4<1>;
L_0x7fc7460dd3a0 .functor AND 1, L_0x7fc7460dd580, L_0x7fc7460dd300, C4<1>, C4<1>;
L_0x7fc7460dd080 .functor AND 1, L_0x7fc7460dd130, L_0x7fc7460dcf60, C4<1>, C4<1>;
v0x7fc746cff010_0 .net *"_ivl_0", 0 0, L_0x7fc7460defa0;  1 drivers
v0x7fc746cff0d0_0 .net *"_ivl_1", 0 0, L_0x7fc7460ded30;  1 drivers
v0x7fc746cff170_0 .net *"_ivl_10", 0 0, L_0x7fc7460dd3a0;  1 drivers
v0x7fc746cff220_0 .net *"_ivl_12", 0 0, L_0x7fc7460dd130;  1 drivers
v0x7fc746cff2d0_0 .net *"_ivl_13", 0 0, L_0x7fc7460dcf60;  1 drivers
v0x7fc746cff3c0_0 .net *"_ivl_14", 0 0, L_0x7fc7460dd080;  1 drivers
v0x7fc746cff470_0 .net *"_ivl_2", 0 0, L_0x7fc7460dedd0;  1 drivers
v0x7fc746cff520_0 .net *"_ivl_4", 0 0, L_0x7fc7460deb60;  1 drivers
v0x7fc746cff5d0_0 .net *"_ivl_5", 0 0, L_0x7fc7460dec00;  1 drivers
v0x7fc746cff6e0_0 .net *"_ivl_6", 0 0, L_0x7fc7460dd4d0;  1 drivers
v0x7fc746cff790_0 .net *"_ivl_8", 0 0, L_0x7fc7460dd580;  1 drivers
v0x7fc746cff840_0 .net *"_ivl_9", 0 0, L_0x7fc7460dd300;  1 drivers
S_0x7fc746cfe620 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746cfe450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460dd250 .functor XOR 1, L_0x7fc7460dce80, L_0x7fc7460dcc10, C4<0>, C4<0>;
L_0x7fc7460dcd90 .functor AND 1, L_0x7fc7460dce80, L_0x7fc7460dcc10, C4<1>, C4<1>;
v0x7fc746cfe870_0 .net "a", 0 0, L_0x7fc7460dce80;  1 drivers
v0x7fc746cfe920_0 .net "b", 0 0, L_0x7fc7460dcc10;  1 drivers
v0x7fc746cfe9c0_0 .net "c", 0 0, L_0x7fc7460dcd90;  1 drivers
v0x7fc746cfea50_0 .net "s", 0 0, L_0x7fc7460dd250;  1 drivers
S_0x7fc746cfeaf0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746cfe450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460dc820 .functor XOR 1, L_0x7fc7460dc650, L_0x7fc7460dc480, C4<0>, C4<0>;
L_0x7fc7460dc890 .functor AND 1, L_0x7fc7460dc650, L_0x7fc7460dc480, C4<1>, C4<1>;
v0x7fc746cfed20_0 .net "a", 0 0, L_0x7fc7460dc650;  1 drivers
v0x7fc746cfedc0_0 .net "b", 0 0, L_0x7fc7460dc480;  1 drivers
v0x7fc746cfee60_0 .net "c", 0 0, L_0x7fc7460dc890;  1 drivers
v0x7fc746cfef10_0 .net "s", 0 0, L_0x7fc7460dc820;  1 drivers
S_0x7fc746cffbe0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746cfdfb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746cffdb0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d213b0_0 .net "a", 1 0, L_0x7fc7460d59c0;  1 drivers
v0x7fc746d21030_0 .net "b", 1 0, L_0x7fc7460d5a60;  1 drivers
v0x7fc746d209f0_0 .net "c", 3 0, L_0x7fc7460d5b90;  alias, 1 drivers
v0x7fc746d20190_0 .net "temp", 3 0, L_0x7fc7460d63c0;  1 drivers
L_0x7fc7460da350 .part L_0x7fc7460d59c0, 0, 1;
L_0x7fc7460da3f0 .part L_0x7fc7460d5a60, 0, 1;
L_0x7fc7460d9e50 .part L_0x7fc7460d59c0, 1, 1;
L_0x7fc7460d9bd0 .part L_0x7fc7460d5a60, 0, 1;
L_0x7fc7460d9a40 .part L_0x7fc7460d59c0, 0, 1;
L_0x7fc7460d9ae0 .part L_0x7fc7460d5a60, 1, 1;
L_0x7fc7460cd5b0 .part L_0x7fc7460d59c0, 1, 1;
L_0x7fc7460d68c0 .part L_0x7fc7460d5a60, 1, 1;
L_0x7fc7460d6550 .part L_0x7fc7460d63c0, 0, 1;
L_0x7fc7460d6320 .part L_0x7fc7460d63c0, 1, 1;
L_0x7fc7460d63c0 .concat8 [ 1 1 1 1], L_0x7fc7460d9cb0, L_0x7fc7460cd4c0, L_0x7fc7460d6960, L_0x7fc7460d64a0;
L_0x7fc7460d5fe0 .part L_0x7fc7460d63c0, 2, 1;
L_0x7fc7460d5de0 .part L_0x7fc7460d63c0, 3, 1;
L_0x7fc7460d5b90 .concat8 [ 1 1 1 1], L_0x7fc7460d9da0, L_0x7fc7460d6730, L_0x7fc7460d6220, L_0x7fc7460d5f30;
S_0x7fc746d38c90 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746cffbe0;
 .timescale -9 -12;
L_0x7fc7460d9da0 .functor AND 1, L_0x7fc7460da350, L_0x7fc7460da3f0, C4<1>, C4<1>;
L_0x7fc7460d9cb0 .functor AND 1, L_0x7fc7460d9e50, L_0x7fc7460d9bd0, C4<1>, C4<1>;
L_0x7fc7460cd4c0 .functor AND 1, L_0x7fc7460d9a40, L_0x7fc7460d9ae0, C4<1>, C4<1>;
L_0x7fc7460d6960 .functor AND 1, L_0x7fc7460cd5b0, L_0x7fc7460d68c0, C4<1>, C4<1>;
v0x7fc746d2d250_0 .net *"_ivl_0", 0 0, L_0x7fc7460da350;  1 drivers
v0x7fc746d2ced0_0 .net *"_ivl_1", 0 0, L_0x7fc7460da3f0;  1 drivers
v0x7fc746d2c890_0 .net *"_ivl_10", 0 0, L_0x7fc7460cd4c0;  1 drivers
v0x7fc746d2c030_0 .net *"_ivl_12", 0 0, L_0x7fc7460cd5b0;  1 drivers
v0x7fc746d2bcb0_0 .net *"_ivl_13", 0 0, L_0x7fc7460d68c0;  1 drivers
v0x7fc746d27300_0 .net *"_ivl_14", 0 0, L_0x7fc7460d6960;  1 drivers
v0x7fc746d26f80_0 .net *"_ivl_2", 0 0, L_0x7fc7460d9da0;  1 drivers
v0x7fc746d26940_0 .net *"_ivl_4", 0 0, L_0x7fc7460d9e50;  1 drivers
v0x7fc746d260e0_0 .net *"_ivl_5", 0 0, L_0x7fc7460d9bd0;  1 drivers
v0x7fc746d25d60_0 .net *"_ivl_6", 0 0, L_0x7fc7460d9cb0;  1 drivers
v0x7fc746d25350_0 .net *"_ivl_8", 0 0, L_0x7fc7460d9a40;  1 drivers
v0x7fc746d21c80_0 .net *"_ivl_9", 0 0, L_0x7fc7460d9ae0;  1 drivers
S_0x7fc746d31480 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d38c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460d6730 .functor XOR 1, L_0x7fc7460d6550, L_0x7fc7460d6320, C4<0>, C4<0>;
L_0x7fc7460d64a0 .functor AND 1, L_0x7fc7460d6550, L_0x7fc7460d6320, C4<1>, C4<1>;
v0x7fc746d2c160_0 .net "a", 0 0, L_0x7fc7460d6550;  1 drivers
v0x7fc746d202c0_0 .net "b", 0 0, L_0x7fc7460d6320;  1 drivers
v0x7fc746d10790_0 .net "c", 0 0, L_0x7fc7460d64a0;  1 drivers
v0x7fc746d048f0_0 .net "s", 0 0, L_0x7fc7460d6730;  1 drivers
S_0x7fc746d27aa0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d38c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460d6220 .functor XOR 1, L_0x7fc7460d5fe0, L_0x7fc7460d5de0, C4<0>, C4<0>;
L_0x7fc7460d5f30 .functor AND 1, L_0x7fc7460d5fe0, L_0x7fc7460d5de0, C4<1>, C4<1>;
v0x7fc746d27c10_0 .net "a", 0 0, L_0x7fc7460d5fe0;  1 drivers
v0x7fc746d352e0_0 .net "b", 0 0, L_0x7fc7460d5de0;  1 drivers
v0x7fc746d34170_0 .net "c", 0 0, L_0x7fc7460d5f30;  1 drivers
v0x7fc746d2d9f0_0 .net "s", 0 0, L_0x7fc7460d6220;  1 drivers
S_0x7fc746d0c0d0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746cfdfb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d3a210 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d09980_0 .net "a", 1 0, L_0x7fc7460d16e0;  1 drivers
v0x7fc746d062b0_0 .net "b", 1 0, L_0x7fc7460d1780;  1 drivers
v0x7fc746d059e0_0 .net "c", 3 0, L_0x7fc7460d2d70;  alias, 1 drivers
v0x7fc746d05660_0 .net "temp", 3 0, L_0x7fc7460d35a0;  1 drivers
L_0x7fc7460d57f0 .part L_0x7fc7460d16e0, 0, 1;
L_0x7fc7460d5890 .part L_0x7fc7460d1780, 0, 1;
L_0x7fc7460d56d0 .part L_0x7fc7460d16e0, 1, 1;
L_0x7fc7460d3f90 .part L_0x7fc7460d1780, 0, 1;
L_0x7fc7460d3e00 .part L_0x7fc7460d16e0, 0, 1;
L_0x7fc7460d3ea0 .part L_0x7fc7460d1780, 1, 1;
L_0x7fc7460d3ce0 .part L_0x7fc7460d16e0, 1, 1;
L_0x7fc7460d3aa0 .part L_0x7fc7460d1780, 1, 1;
L_0x7fc7460d3730 .part L_0x7fc7460d35a0, 0, 1;
L_0x7fc7460d3500 .part L_0x7fc7460d35a0, 1, 1;
L_0x7fc7460d35a0 .concat8 [ 1 1 1 1], L_0x7fc7460d4070, L_0x7fc7460d3bf0, L_0x7fc7460d3b40, L_0x7fc7460d3680;
L_0x7fc7460d31c0 .part L_0x7fc7460d35a0, 2, 1;
L_0x7fc7460d2fc0 .part L_0x7fc7460d35a0, 3, 1;
L_0x7fc7460d2d70 .concat8 [ 1 1 1 1], L_0x7fc7460d5620, L_0x7fc7460d3910, L_0x7fc7460d3400, L_0x7fc7460d3110;
S_0x7fc746d1bbc0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d0c0d0;
 .timescale -9 -12;
L_0x7fc7460d5620 .functor AND 1, L_0x7fc7460d57f0, L_0x7fc7460d5890, C4<1>, C4<1>;
L_0x7fc7460d4070 .functor AND 1, L_0x7fc7460d56d0, L_0x7fc7460d3f90, C4<1>, C4<1>;
L_0x7fc7460d3bf0 .functor AND 1, L_0x7fc7460d3e00, L_0x7fc7460d3ea0, C4<1>, C4<1>;
L_0x7fc7460d3b40 .functor AND 1, L_0x7fc7460d3ce0, L_0x7fc7460d3aa0, C4<1>, C4<1>;
v0x7fc746d15ff0_0 .net *"_ivl_0", 0 0, L_0x7fc7460d57f0;  1 drivers
v0x7fc746d12020_0 .net *"_ivl_1", 0 0, L_0x7fc7460d5890;  1 drivers
v0x7fc746d11880_0 .net *"_ivl_10", 0 0, L_0x7fc7460d3bf0;  1 drivers
v0x7fc746d11500_0 .net *"_ivl_12", 0 0, L_0x7fc7460d3ce0;  1 drivers
v0x7fc746d10ec0_0 .net *"_ivl_13", 0 0, L_0x7fc7460d3aa0;  1 drivers
v0x7fc746d10660_0 .net *"_ivl_14", 0 0, L_0x7fc7460d3b40;  1 drivers
v0x7fc746d102e0_0 .net *"_ivl_2", 0 0, L_0x7fc7460d5620;  1 drivers
v0x7fc746d0b930_0 .net *"_ivl_4", 0 0, L_0x7fc7460d56d0;  1 drivers
v0x7fc746d0b5b0_0 .net *"_ivl_5", 0 0, L_0x7fc7460d3f90;  1 drivers
v0x7fc746d0af70_0 .net *"_ivl_6", 0 0, L_0x7fc7460d4070;  1 drivers
v0x7fc746d0a710_0 .net *"_ivl_8", 0 0, L_0x7fc7460d3e00;  1 drivers
v0x7fc746d0a390_0 .net *"_ivl_9", 0 0, L_0x7fc7460d3ea0;  1 drivers
S_0x7fc746d39f30 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d1bbc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460d3910 .functor XOR 1, L_0x7fc7460d3730, L_0x7fc7460d3500, C4<0>, C4<0>;
L_0x7fc7460d3680 .functor AND 1, L_0x7fc7460d3730, L_0x7fc7460d3500, C4<1>, C4<1>;
v0x7fc746d0c240_0 .net "a", 0 0, L_0x7fc7460d3730;  1 drivers
v0x7fc746d1bd30_0 .net "b", 0 0, L_0x7fc7460d3500;  1 drivers
v0x7fc746d1fe10_0 .net "c", 0 0, L_0x7fc7460d3680;  1 drivers
v0x7fc746d1b420_0 .net "s", 0 0, L_0x7fc7460d3910;  1 drivers
S_0x7fc746d2d490 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d1bbc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460d3400 .functor XOR 1, L_0x7fc7460d31c0, L_0x7fc7460d2fc0, C4<0>, C4<0>;
L_0x7fc7460d3110 .functor AND 1, L_0x7fc7460d31c0, L_0x7fc7460d2fc0, C4<1>, C4<1>;
v0x7fc746d1b0a0_0 .net "a", 0 0, L_0x7fc7460d31c0;  1 drivers
v0x7fc746d1aa60_0 .net "b", 0 0, L_0x7fc7460d2fc0;  1 drivers
v0x7fc746d1a200_0 .net "c", 0 0, L_0x7fc7460d3110;  1 drivers
v0x7fc746d19e80_0 .net "s", 0 0, L_0x7fc7460d3400;  1 drivers
S_0x7fc746d11ac0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746cfdfb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d31220 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d0f940_0 .net "a", 1 0, L_0x7fc7460ceb70;  1 drivers
v0x7fc746d05d90_0 .net "b", 1 0, L_0x7fc7460ce940;  1 drivers
v0x7fc746d05e20_0 .net "c", 3 0, L_0x7fc7460cea90;  alias, 1 drivers
v0x7fc746d39820_0 .net "temp", 3 0, L_0x7fc7460d0730;  1 drivers
L_0x7fc7460d1510 .part L_0x7fc7460ceb70, 0, 1;
L_0x7fc7460d15b0 .part L_0x7fc7460ce940, 0, 1;
L_0x7fc7460d1340 .part L_0x7fc7460ceb70, 1, 1;
L_0x7fc7460d1420 .part L_0x7fc7460ce940, 0, 1;
L_0x7fc7460d0fa0 .part L_0x7fc7460ceb70, 0, 1;
L_0x7fc7460d1040 .part L_0x7fc7460ce940, 1, 1;
L_0x7fc7460d0e40 .part L_0x7fc7460ceb70, 1, 1;
L_0x7fc7460d0c00 .part L_0x7fc7460ce940, 1, 1;
L_0x7fc7460d08a0 .part L_0x7fc7460d0730, 0, 1;
L_0x7fc7460d0690 .part L_0x7fc7460d0730, 1, 1;
L_0x7fc7460d0730 .concat8 [ 1 1 1 1], L_0x7fc7460d11b0, L_0x7fc7460d0dd0, L_0x7fc7460d0d20, L_0x7fc7460d0ae0;
L_0x7fc7460ceea0 .part L_0x7fc7460d0730, 2, 1;
L_0x7fc7460cec60 .part L_0x7fc7460d0730, 3, 1;
L_0x7fc7460cea90 .concat8 [ 1 1 1 1], L_0x7fc7460d2e90, L_0x7fc7460d0a70, L_0x7fc7460d05a0, L_0x7fc7460cee30;
S_0x7fc746d05c20 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d11ac0;
 .timescale -9 -12;
L_0x7fc7460d2e90 .functor AND 1, L_0x7fc7460d1510, L_0x7fc7460d15b0, C4<1>, C4<1>;
L_0x7fc7460d11b0 .functor AND 1, L_0x7fc7460d1340, L_0x7fc7460d1420, C4<1>, C4<1>;
L_0x7fc7460d0dd0 .functor AND 1, L_0x7fc7460d0fa0, L_0x7fc7460d1040, C4<1>, C4<1>;
L_0x7fc7460d0d20 .functor AND 1, L_0x7fc7460d0e40, L_0x7fc7460d0c00, C4<1>, C4<1>;
v0x7fc746d194f0_0 .net *"_ivl_0", 0 0, L_0x7fc7460d1510;  1 drivers
v0x7fc746d11c30_0 .net *"_ivl_1", 0 0, L_0x7fc7460d15b0;  1 drivers
v0x7fc746d11cc0_0 .net *"_ivl_10", 0 0, L_0x7fc7460d0dd0;  1 drivers
v0x7fc746d2d600_0 .net *"_ivl_12", 0 0, L_0x7fc7460d0e40;  1 drivers
v0x7fc746d2d690_0 .net *"_ivl_13", 0 0, L_0x7fc7460d0c00;  1 drivers
v0x7fc746d3a0a0_0 .net *"_ivl_14", 0 0, L_0x7fc7460d0d20;  1 drivers
v0x7fc746d3a130_0 .net *"_ivl_2", 0 0, L_0x7fc7460d2e90;  1 drivers
v0x7fc746d2b280_0 .net *"_ivl_4", 0 0, L_0x7fc7460d1340;  1 drivers
v0x7fc746d2b310_0 .net *"_ivl_5", 0 0, L_0x7fc7460d1420;  1 drivers
v0x7fc746d1f3e0_0 .net *"_ivl_6", 0 0, L_0x7fc7460d11b0;  1 drivers
v0x7fc746d1f470_0 .net *"_ivl_8", 0 0, L_0x7fc7460d0fa0;  1 drivers
v0x7fc746d0f8b0_0 .net *"_ivl_9", 0 0, L_0x7fc7460d1040;  1 drivers
S_0x7fc746d215c0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d05c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460d0a70 .functor XOR 1, L_0x7fc7460d08a0, L_0x7fc7460d0690, C4<0>, C4<0>;
L_0x7fc7460d0ae0 .functor AND 1, L_0x7fc7460d08a0, L_0x7fc7460d0690, C4<1>, C4<1>;
v0x7fc746d05020_0 .net "a", 0 0, L_0x7fc7460d08a0;  1 drivers
v0x7fc746d047c0_0 .net "b", 0 0, L_0x7fc7460d0690;  1 drivers
v0x7fc746d04440_0 .net "c", 0 0, L_0x7fc7460d0ae0;  1 drivers
v0x7fc746d39270_0 .net "s", 0 0, L_0x7fc7460d0a70;  1 drivers
S_0x7fc746d3a2d0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d05c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460d05a0 .functor XOR 1, L_0x7fc7460ceea0, L_0x7fc7460cec60, C4<0>, C4<0>;
L_0x7fc7460cee30 .functor AND 1, L_0x7fc7460ceea0, L_0x7fc7460cec60, C4<1>, C4<1>;
v0x7fc746d39300_0 .net "a", 0 0, L_0x7fc7460ceea0;  1 drivers
v0x7fc746d316f0_0 .net "b", 0 0, L_0x7fc7460cec60;  1 drivers
v0x7fc746d31780_0 .net "c", 0 0, L_0x7fc7460cee30;  1 drivers
v0x7fc746d19460_0 .net "s", 0 0, L_0x7fc7460d05a0;  1 drivers
S_0x7fc746d3a440 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746ce5be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746d2ccf0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746d3cfe0_0 .net "a", 3 0, L_0x7fc7465c3b40;  1 drivers
v0x7fc746d3d070_0 .net "b", 3 0, L_0x7fc7465c38c0;  1 drivers
v0x7fc746d3d100_0 .net "c", 7 0, L_0x7fc7465c3d50;  alias, 1 drivers
v0x7fc746d3d190_0 .net "concat1", 3 0, L_0x7fc7465c0350;  1 drivers
v0x7fc746d3d220_0 .net "concat2", 5 0, L_0x7fc7465c43a0;  1 drivers
v0x7fc746d3d2b0_0 .net "concat3", 5 0, L_0x7fc7465c4440;  1 drivers
v0x7fc746d3d340_0 .net "concat4", 5 0, L_0x7fc7465c4000;  1 drivers
v0x7fc746d3d3d0_0 .net "mul_00", 3 0, L_0x7fc7460c5bf0;  1 drivers
v0x7fc746d3d460_0 .net "mul_01", 3 0, L_0x7fc7460b8da0;  1 drivers
v0x7fc746d3d570_0 .net "mul_10", 3 0, L_0x7fc7460c1800;  1 drivers
v0x7fc746d3d600_0 .net "mul_11", 3 0, L_0x7fc7460b5f80;  1 drivers
v0x7fc746d3d690_0 .net "sum_temp1", 3 0, L_0x7fc7465c03f0;  1 drivers
v0x7fc746d3d720_0 .net "sum_temp2", 5 0, L_0x7fc7465c41d0;  1 drivers
v0x7fc746d3d7b0_0 .net "sum_temp3", 5 0, L_0x7fc7465c40e0;  1 drivers
L_0x7fc7460c5cd0 .part L_0x7fc7465c3b40, 0, 2;
L_0x7fc7460c5140 .part L_0x7fc7465c38c0, 0, 2;
L_0x7fc7460c18e0 .part L_0x7fc7465c3b40, 2, 2;
L_0x7fc7460be2d0 .part L_0x7fc7465c38c0, 0, 2;
L_0x7fc7460b8bd0 .part L_0x7fc7465c3b40, 0, 2;
L_0x7fc7460b8c70 .part L_0x7fc7465c38c0, 2, 2;
L_0x7fc7460b6060 .part L_0x7fc7465c3b40, 2, 2;
L_0x7fc7460b5e30 .part L_0x7fc7465c38c0, 2, 2;
L_0x7fc7460b5c60 .part L_0x7fc7460c5bf0, 2, 2;
L_0x7fc7465c03f0 .arith/sum 4, L_0x7fc7460c1800, L_0x7fc7465c0350;
L_0x7fc7465c41d0 .arith/sum 6, L_0x7fc7465c43a0, L_0x7fc7465c4440;
L_0x7fc7465c40e0 .arith/sum 6, L_0x7fc7465c4000, L_0x7fc7465c41d0;
L_0x7fc7465c3ed0 .part L_0x7fc7460c5bf0, 0, 2;
L_0x7fc7465c3d50 .concat8 [ 2 6 0 0], L_0x7fc7465c3ed0, L_0x7fc7465c3a90;
S_0x7fc746d3a5b0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746d3a440;
 .timescale -9 -12;
L_0x7fc7465c3a90 .functor BUFZ 6, L_0x7fc7465c40e0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746d3cbf0_0 .net *"_ivl_10", 1 0, L_0x7fc7460b5c60;  1 drivers
L_0x7fc746e02570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d3cc80_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e02570;  1 drivers
L_0x7fc746e025b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d3cd10_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e025b8;  1 drivers
L_0x7fc746e02600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d3cda0_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e02600;  1 drivers
v0x7fc746d3ce30_0 .net *"_ivl_25", 1 0, L_0x7fc7465c3ed0;  1 drivers
v0x7fc746d3cec0_0 .net *"_ivl_27", 5 0, L_0x7fc7465c3a90;  1 drivers
L_0x7fc746e02528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d3cf50_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e02528;  1 drivers
L_0x7fc7465c0350 .concat [ 2 2 0 0], L_0x7fc7460b5c60, L_0x7fc746e02528;
L_0x7fc7465c43a0 .concat [ 4 2 0 0], L_0x7fc7460b8da0, L_0x7fc746e02570;
L_0x7fc7465c4440 .concat [ 2 4 0 0], L_0x7fc746e025b8, L_0x7fc7460b5f80;
L_0x7fc7465c4000 .concat [ 4 2 0 0], L_0x7fc7465c03f0, L_0x7fc746e02600;
S_0x7fc746d3a720 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746d3a5b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d2bad0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d12ce0_0 .net "a", 1 0, L_0x7fc7460c5cd0;  1 drivers
v0x7fc746d12d70_0 .net "b", 1 0, L_0x7fc7460c5140;  1 drivers
v0x7fc746d12950_0 .net "c", 3 0, L_0x7fc7460c5bf0;  alias, 1 drivers
v0x7fc746d129e0_0 .net "temp", 3 0, L_0x7fc7460c7080;  1 drivers
L_0x7fc7460c8880 .part L_0x7fc7460c5cd0, 0, 1;
L_0x7fc7460c85d0 .part L_0x7fc7460c5140, 0, 1;
L_0x7fc7460c8400 .part L_0x7fc7460c5cd0, 1, 1;
L_0x7fc7460c84e0 .part L_0x7fc7460c5140, 0, 1;
L_0x7fc7460c8060 .part L_0x7fc7460c5cd0, 0, 1;
L_0x7fc7460c8100 .part L_0x7fc7460c5140, 1, 1;
L_0x7fc7460c7790 .part L_0x7fc7460c5cd0, 1, 1;
L_0x7fc7460c7a20 .part L_0x7fc7460c5140, 1, 1;
L_0x7fc7460c71f0 .part L_0x7fc7460c7080, 0, 1;
L_0x7fc7460c6fe0 .part L_0x7fc7460c7080, 1, 1;
L_0x7fc7460c7080 .concat8 [ 1 1 1 1], L_0x7fc7460c8270, L_0x7fc7460c7720, L_0x7fc7460c7b40, L_0x7fc7460c7430;
L_0x7fc7460c6cb0 .part L_0x7fc7460c7080, 2, 1;
L_0x7fc7460c6160 .part L_0x7fc7460c7080, 3, 1;
L_0x7fc7460c5bf0 .concat8 [ 1 1 1 1], L_0x7fc7460c8670, L_0x7fc7460c73c0, L_0x7fc7460c6ef0, L_0x7fc7460c6c40;
S_0x7fc746d3a890 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d3a720;
 .timescale -9 -12;
L_0x7fc7460c8670 .functor AND 1, L_0x7fc7460c8880, L_0x7fc7460c85d0, C4<1>, C4<1>;
L_0x7fc7460c8270 .functor AND 1, L_0x7fc7460c8400, L_0x7fc7460c84e0, C4<1>, C4<1>;
L_0x7fc7460c7720 .functor AND 1, L_0x7fc7460c8060, L_0x7fc7460c8100, C4<1>, C4<1>;
L_0x7fc7460c7b40 .functor AND 1, L_0x7fc7460c7790, L_0x7fc7460c7a20, C4<1>, C4<1>;
v0x7fc746d1f7a0_0 .net *"_ivl_0", 0 0, L_0x7fc7460c8880;  1 drivers
v0x7fc746d1f830_0 .net *"_ivl_1", 0 0, L_0x7fc7460c85d0;  1 drivers
v0x7fc746d19810_0 .net *"_ivl_10", 0 0, L_0x7fc7460c7720;  1 drivers
v0x7fc746d198a0_0 .net *"_ivl_12", 0 0, L_0x7fc7460c7790;  1 drivers
v0x7fc746d15a70_0 .net *"_ivl_13", 0 0, L_0x7fc7460c7a20;  1 drivers
v0x7fc746d15b00_0 .net *"_ivl_14", 0 0, L_0x7fc7460c7b40;  1 drivers
v0x7fc746d14bc0_0 .net *"_ivl_2", 0 0, L_0x7fc7460c8670;  1 drivers
v0x7fc746d14c50_0 .net *"_ivl_4", 0 0, L_0x7fc7460c8400;  1 drivers
v0x7fc746d14800_0 .net *"_ivl_5", 0 0, L_0x7fc7460c84e0;  1 drivers
v0x7fc746d14890_0 .net *"_ivl_6", 0 0, L_0x7fc7460c8270;  1 drivers
v0x7fc746d14010_0 .net *"_ivl_8", 0 0, L_0x7fc7460c8060;  1 drivers
v0x7fc746d140a0_0 .net *"_ivl_9", 0 0, L_0x7fc7460c8100;  1 drivers
S_0x7fc746d3aa00 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d3a890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460c73c0 .functor XOR 1, L_0x7fc7460c71f0, L_0x7fc7460c6fe0, C4<0>, C4<0>;
L_0x7fc7460c7430 .functor AND 1, L_0x7fc7460c71f0, L_0x7fc7460c6fe0, C4<1>, C4<1>;
v0x7fc746d2b640_0 .net "a", 0 0, L_0x7fc7460c71f0;  1 drivers
v0x7fc746d2b6d0_0 .net "b", 0 0, L_0x7fc7460c6fe0;  1 drivers
v0x7fc746d27820_0 .net "c", 0 0, L_0x7fc7460c7430;  1 drivers
v0x7fc746d278b0_0 .net "s", 0 0, L_0x7fc7460c73c0;  1 drivers
S_0x7fc746d3ab70 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d3a890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460c6ef0 .functor XOR 1, L_0x7fc7460c6cb0, L_0x7fc7460c6160, C4<0>, C4<0>;
L_0x7fc7460c6c40 .functor AND 1, L_0x7fc7460c6cb0, L_0x7fc7460c6160, C4<1>, C4<1>;
v0x7fc746d256f0_0 .net "a", 0 0, L_0x7fc7460c6cb0;  1 drivers
v0x7fc746d25780_0 .net "b", 0 0, L_0x7fc7460c6160;  1 drivers
v0x7fc746d218d0_0 .net "c", 0 0, L_0x7fc7460c6c40;  1 drivers
v0x7fc746d21960_0 .net "s", 0 0, L_0x7fc7460c6ef0;  1 drivers
S_0x7fc746d3ace0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746d3a5b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d26da0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d2eeb0_0 .net "a", 1 0, L_0x7fc7460c18e0;  1 drivers
v0x7fc746d2ef40_0 .net "b", 1 0, L_0x7fc7460be2d0;  1 drivers
v0x7fc746d2d760_0 .net "c", 3 0, L_0x7fc7460c1800;  alias, 1 drivers
v0x7fc746d2d7f0_0 .net "temp", 3 0, L_0x7fc7460c3ee0;  1 drivers
L_0x7fc7460c51e0 .part L_0x7fc7460c18e0, 0, 1;
L_0x7fc7460c0d10 .part L_0x7fc7460be2d0, 0, 1;
L_0x7fc7460c4b90 .part L_0x7fc7460c18e0, 1, 1;
L_0x7fc7460c4c30 .part L_0x7fc7460be2d0, 0, 1;
L_0x7fc7460c4ab0 .part L_0x7fc7460c18e0, 0, 1;
L_0x7fc7460c47f0 .part L_0x7fc7460be2d0, 1, 1;
L_0x7fc7460c4620 .part L_0x7fc7460c18e0, 1, 1;
L_0x7fc7460c4450 .part L_0x7fc7460be2d0, 1, 1;
L_0x7fc7460c40b0 .part L_0x7fc7460c3ee0, 0, 1;
L_0x7fc7460c41a0 .part L_0x7fc7460c3ee0, 1, 1;
L_0x7fc7460c3ee0 .concat8 [ 1 1 1 1], L_0x7fc7460c49c0, L_0x7fc7460c4890, L_0x7fc7460c4570, L_0x7fc7460c42f0;
L_0x7fc7460c1df0 .part L_0x7fc7460c3ee0, 2, 1;
L_0x7fc7460c19c0 .part L_0x7fc7460c3ee0, 3, 1;
L_0x7fc7460c1800 .concat8 [ 1 1 1 1], L_0x7fc7460c0db0, L_0x7fc7460c4280, L_0x7fc7460c3db0, L_0x7fc7460c3e20;
S_0x7fc746d3ae50 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d3ace0;
 .timescale -9 -12;
L_0x7fc7460c0db0 .functor AND 1, L_0x7fc7460c51e0, L_0x7fc7460c0d10, C4<1>, C4<1>;
L_0x7fc7460c49c0 .functor AND 1, L_0x7fc7460c4b90, L_0x7fc7460c4c30, C4<1>, C4<1>;
L_0x7fc7460c4890 .functor AND 1, L_0x7fc7460c4ab0, L_0x7fc7460c47f0, C4<1>, C4<1>;
L_0x7fc7460c4570 .functor AND 1, L_0x7fc7460c4620, L_0x7fc7460c4450, C4<1>, C4<1>;
v0x7fc746d39b90_0 .net *"_ivl_0", 0 0, L_0x7fc7460c51e0;  1 drivers
v0x7fc746d39c20_0 .net *"_ivl_1", 0 0, L_0x7fc7460c0d10;  1 drivers
v0x7fc746d36a00_0 .net *"_ivl_10", 0 0, L_0x7fc7460c4890;  1 drivers
v0x7fc746d36a90_0 .net *"_ivl_12", 0 0, L_0x7fc7460c4620;  1 drivers
v0x7fc746d36250_0 .net *"_ivl_13", 0 0, L_0x7fc7460c4450;  1 drivers
v0x7fc746d362e0_0 .net *"_ivl_14", 0 0, L_0x7fc7460c4570;  1 drivers
v0x7fc746d35eb0_0 .net *"_ivl_2", 0 0, L_0x7fc7460c0db0;  1 drivers
v0x7fc746d35f40_0 .net *"_ivl_4", 0 0, L_0x7fc7460c4b90;  1 drivers
v0x7fc746d32a80_0 .net *"_ivl_5", 0 0, L_0x7fc7460c4c30;  1 drivers
v0x7fc746d32b10_0 .net *"_ivl_6", 0 0, L_0x7fc7460c49c0;  1 drivers
v0x7fc746d32270_0 .net *"_ivl_8", 0 0, L_0x7fc7460c4ab0;  1 drivers
v0x7fc746d32300_0 .net *"_ivl_9", 0 0, L_0x7fc7460c47f0;  1 drivers
S_0x7fc746d3afc0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d3ae50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460c4280 .functor XOR 1, L_0x7fc7460c40b0, L_0x7fc7460c41a0, C4<0>, C4<0>;
L_0x7fc7460c42f0 .functor AND 1, L_0x7fc7460c40b0, L_0x7fc7460c41a0, C4<1>, C4<1>;
v0x7fc746d0fc70_0 .net "a", 0 0, L_0x7fc7460c40b0;  1 drivers
v0x7fc746d0fd00_0 .net "b", 0 0, L_0x7fc7460c41a0;  1 drivers
v0x7fc746d0be50_0 .net "c", 0 0, L_0x7fc7460c42f0;  1 drivers
v0x7fc746d0bee0_0 .net "s", 0 0, L_0x7fc7460c4280;  1 drivers
S_0x7fc746d3b130 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d3ae50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460c3db0 .functor XOR 1, L_0x7fc7460c1df0, L_0x7fc7460c19c0, C4<0>, C4<0>;
L_0x7fc7460c3e20 .functor AND 1, L_0x7fc7460c1df0, L_0x7fc7460c19c0, C4<1>, C4<1>;
v0x7fc746d09d20_0 .net "a", 0 0, L_0x7fc7460c1df0;  1 drivers
v0x7fc746d09db0_0 .net "b", 0 0, L_0x7fc7460c19c0;  1 drivers
v0x7fc746d05f00_0 .net "c", 0 0, L_0x7fc7460c3e20;  1 drivers
v0x7fc746d05f90_0 .net "s", 0 0, L_0x7fc7460c3db0;  1 drivers
S_0x7fc746d3b2a0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746d3a5b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d25b80 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d1b660_0 .net "a", 1 0, L_0x7fc7460b8bd0;  1 drivers
v0x7fc746d1b6f0_0 .net "b", 1 0, L_0x7fc7460b8c70;  1 drivers
v0x7fc746d137d0_0 .net "c", 3 0, L_0x7fc7460b8da0;  alias, 1 drivers
v0x7fc746d13860_0 .net "temp", 3 0, L_0x7fc7460bb7b0;  1 drivers
L_0x7fc7460be0c0 .part L_0x7fc7460b8bd0, 0, 1;
L_0x7fc7460be160 .part L_0x7fc7460b8c70, 0, 1;
L_0x7fc7460bdf30 .part L_0x7fc7460b8bd0, 1, 1;
L_0x7fc7460bdd20 .part L_0x7fc7460b8c70, 0, 1;
L_0x7fc7460bdb50 .part L_0x7fc7460b8bd0, 0, 1;
L_0x7fc7460bdbf0 .part L_0x7fc7460b8c70, 1, 1;
L_0x7fc7460bda30 .part L_0x7fc7460b8bd0, 1, 1;
L_0x7fc7460bd830 .part L_0x7fc7460b8c70, 1, 1;
L_0x7fc7460bb950 .part L_0x7fc7460bb7b0, 0, 1;
L_0x7fc7460bb710 .part L_0x7fc7460bb7b0, 1, 1;
L_0x7fc7460bb7b0 .concat8 [ 1 1 1 1], L_0x7fc7460bddc0, L_0x7fc7460bd980, L_0x7fc7460bd8d0, L_0x7fc7460baf10;
L_0x7fc7460b93c0 .part L_0x7fc7460bb7b0, 2, 1;
L_0x7fc7460b8ff0 .part L_0x7fc7460bb7b0, 3, 1;
L_0x7fc7460b8da0 .concat8 [ 1 1 1 1], L_0x7fc7460be3b0, L_0x7fc7460baea0, L_0x7fc7460b9910, L_0x7fc7460b9310;
S_0x7fc746d3b410 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d3b2a0;
 .timescale -9 -12;
L_0x7fc7460be3b0 .functor AND 1, L_0x7fc7460be0c0, L_0x7fc7460be160, C4<1>, C4<1>;
L_0x7fc7460bddc0 .functor AND 1, L_0x7fc7460bdf30, L_0x7fc7460bdd20, C4<1>, C4<1>;
L_0x7fc7460bd980 .functor AND 1, L_0x7fc7460bdb50, L_0x7fc7460bdbf0, C4<1>, C4<1>;
L_0x7fc7460bd8d0 .functor AND 1, L_0x7fc7460bda30, L_0x7fc7460bd830, C4<1>, C4<1>;
v0x7fc746d37a20_0 .net *"_ivl_0", 0 0, L_0x7fc7460be0c0;  1 drivers
v0x7fc746d37ab0_0 .net *"_ivl_1", 0 0, L_0x7fc7460be160;  1 drivers
v0x7fc746d35b20_0 .net *"_ivl_10", 0 0, L_0x7fc7460bd980;  1 drivers
v0x7fc746d35bb0_0 .net *"_ivl_12", 0 0, L_0x7fc7460bda30;  1 drivers
v0x7fc746d33d80_0 .net *"_ivl_13", 0 0, L_0x7fc7460bd830;  1 drivers
v0x7fc746d33e10_0 .net *"_ivl_14", 0 0, L_0x7fc7460bd8d0;  1 drivers
v0x7fc746d32d80_0 .net *"_ivl_2", 0 0, L_0x7fc7460be3b0;  1 drivers
v0x7fc746d32e10_0 .net *"_ivl_4", 0 0, L_0x7fc7460bdf30;  1 drivers
v0x7fc746d2f1a0_0 .net *"_ivl_5", 0 0, L_0x7fc7460bdd20;  1 drivers
v0x7fc746d2f230_0 .net *"_ivl_6", 0 0, L_0x7fc7460bddc0;  1 drivers
v0x7fc746d27540_0 .net *"_ivl_8", 0 0, L_0x7fc7460bdb50;  1 drivers
v0x7fc746d275d0_0 .net *"_ivl_9", 0 0, L_0x7fc7460bdbf0;  1 drivers
S_0x7fc746d3b580 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d3b410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460baea0 .functor XOR 1, L_0x7fc7460bb950, L_0x7fc7460bb710, C4<0>, C4<0>;
L_0x7fc7460baf10 .functor AND 1, L_0x7fc7460bb950, L_0x7fc7460bb710, C4<1>, C4<1>;
v0x7fc746d1b930_0 .net "a", 0 0, L_0x7fc7460bb950;  1 drivers
v0x7fc746d1b9c0_0 .net "b", 0 0, L_0x7fc7460bb710;  1 drivers
v0x7fc746d134e0_0 .net "c", 0 0, L_0x7fc7460baf10;  1 drivers
v0x7fc746d13570_0 .net "s", 0 0, L_0x7fc7460baea0;  1 drivers
S_0x7fc746d3b6f0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d3b410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460b9910 .functor XOR 1, L_0x7fc7460b93c0, L_0x7fc7460b8ff0, C4<0>, C4<0>;
L_0x7fc7460b9310 .functor AND 1, L_0x7fc7460b93c0, L_0x7fc7460b8ff0, C4<1>, C4<1>;
v0x7fc746d11d90_0 .net "a", 0 0, L_0x7fc7460b93c0;  1 drivers
v0x7fc746d11e20_0 .net "b", 0 0, L_0x7fc7460b8ff0;  1 drivers
v0x7fc746d21730_0 .net "c", 0 0, L_0x7fc7460b9310;  1 drivers
v0x7fc746d217c0_0 .net "s", 0 0, L_0x7fc7460b9910;  1 drivers
S_0x7fc746d3b860 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746d3a5b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d138f0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d3c9b0_0 .net "a", 1 0, L_0x7fc7460b6060;  1 drivers
v0x7fc746d3ca40_0 .net "b", 1 0, L_0x7fc7460b5e30;  1 drivers
v0x7fc746d3cad0_0 .net "c", 3 0, L_0x7fc7460b5f80;  alias, 1 drivers
v0x7fc746d3cb60_0 .net "temp", 3 0, L_0x7fc7460b6760;  1 drivers
L_0x7fc7460b8a00 .part L_0x7fc7460b6060, 0, 1;
L_0x7fc7460b8aa0 .part L_0x7fc7460b5e30, 0, 1;
L_0x7fc7460b8830 .part L_0x7fc7460b6060, 1, 1;
L_0x7fc7460b8910 .part L_0x7fc7460b5e30, 0, 1;
L_0x7fc7460b8490 .part L_0x7fc7460b6060, 0, 1;
L_0x7fc7460b8530 .part L_0x7fc7460b5e30, 1, 1;
L_0x7fc7460b6e70 .part L_0x7fc7460b6060, 1, 1;
L_0x7fc7460b6c30 .part L_0x7fc7460b5e30, 1, 1;
L_0x7fc7460b68d0 .part L_0x7fc7460b6760, 0, 1;
L_0x7fc7460b66c0 .part L_0x7fc7460b6760, 1, 1;
L_0x7fc7460b6760 .concat8 [ 1 1 1 1], L_0x7fc7460b86a0, L_0x7fc7460b6e00, L_0x7fc7460b6d50, L_0x7fc7460b6b10;
L_0x7fc7460b6390 .part L_0x7fc7460b6760, 2, 1;
L_0x7fc7460b6150 .part L_0x7fc7460b6760, 3, 1;
L_0x7fc7460b5f80 .concat8 [ 1 1 1 1], L_0x7fc7460b8ec0, L_0x7fc7460b6aa0, L_0x7fc7460b65d0, L_0x7fc7460b6320;
S_0x7fc746d3b9d0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d3b860;
 .timescale -9 -12;
L_0x7fc7460b8ec0 .functor AND 1, L_0x7fc7460b8a00, L_0x7fc7460b8aa0, C4<1>, C4<1>;
L_0x7fc7460b86a0 .functor AND 1, L_0x7fc7460b8830, L_0x7fc7460b8910, C4<1>, C4<1>;
L_0x7fc7460b6e00 .functor AND 1, L_0x7fc7460b8490, L_0x7fc7460b8530, C4<1>, C4<1>;
L_0x7fc7460b6d50 .functor AND 1, L_0x7fc7460b6e70, L_0x7fc7460b6c30, C4<1>, C4<1>;
v0x7fc746d3c270_0 .net *"_ivl_0", 0 0, L_0x7fc7460b8a00;  1 drivers
v0x7fc746d3c300_0 .net *"_ivl_1", 0 0, L_0x7fc7460b8aa0;  1 drivers
v0x7fc746d3c390_0 .net *"_ivl_10", 0 0, L_0x7fc7460b6e00;  1 drivers
v0x7fc746d3c420_0 .net *"_ivl_12", 0 0, L_0x7fc7460b6e70;  1 drivers
v0x7fc746d3c4b0_0 .net *"_ivl_13", 0 0, L_0x7fc7460b6c30;  1 drivers
v0x7fc746d3c540_0 .net *"_ivl_14", 0 0, L_0x7fc7460b6d50;  1 drivers
v0x7fc746d3c5d0_0 .net *"_ivl_2", 0 0, L_0x7fc7460b8ec0;  1 drivers
v0x7fc746d3c660_0 .net *"_ivl_4", 0 0, L_0x7fc7460b8830;  1 drivers
v0x7fc746d3c6f0_0 .net *"_ivl_5", 0 0, L_0x7fc7460b8910;  1 drivers
v0x7fc746d3c800_0 .net *"_ivl_6", 0 0, L_0x7fc7460b86a0;  1 drivers
v0x7fc746d3c890_0 .net *"_ivl_8", 0 0, L_0x7fc7460b8490;  1 drivers
v0x7fc746d3c920_0 .net *"_ivl_9", 0 0, L_0x7fc7460b8530;  1 drivers
S_0x7fc746d3bb40 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d3b9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460b6aa0 .functor XOR 1, L_0x7fc7460b68d0, L_0x7fc7460b66c0, C4<0>, C4<0>;
L_0x7fc7460b6b10 .functor AND 1, L_0x7fc7460b68d0, L_0x7fc7460b66c0, C4<1>, C4<1>;
v0x7fc746d0bc20_0 .net "a", 0 0, L_0x7fc7460b68d0;  1 drivers
v0x7fc746d3bcb0_0 .net "b", 0 0, L_0x7fc7460b66c0;  1 drivers
v0x7fc746d3bd40_0 .net "c", 0 0, L_0x7fc7460b6b10;  1 drivers
v0x7fc746d3bdd0_0 .net "s", 0 0, L_0x7fc7460b6aa0;  1 drivers
S_0x7fc746d3be60 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d3b9d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460b65d0 .functor XOR 1, L_0x7fc7460b6390, L_0x7fc7460b6150, C4<0>, C4<0>;
L_0x7fc7460b6320 .functor AND 1, L_0x7fc7460b6390, L_0x7fc7460b6150, C4<1>, C4<1>;
v0x7fc746d3c030_0 .net "a", 0 0, L_0x7fc7460b6390;  1 drivers
v0x7fc746d3c0c0_0 .net "b", 0 0, L_0x7fc7460b6150;  1 drivers
v0x7fc746d3c150_0 .net "c", 0 0, L_0x7fc7460b6320;  1 drivers
v0x7fc746d3c1e0_0 .net "s", 0 0, L_0x7fc7460b65d0;  1 drivers
S_0x7fc746d3d840 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746ce5be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746d27660 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746d43c50_0 .net "a", 3 0, L_0x7fc7465aca40;  1 drivers
v0x7fc746d43d10_0 .net "b", 3 0, L_0x7fc7465ac840;  1 drivers
v0x7fc746d43db0_0 .net "c", 7 0, L_0x7fc7465a3700;  alias, 1 drivers
v0x7fc746d43e60_0 .net "concat1", 3 0, L_0x7fc7465b2400;  1 drivers
v0x7fc746d43f10_0 .net "concat2", 5 0, L_0x7fc7465b04a0;  1 drivers
v0x7fc746d44000_0 .net "concat3", 5 0, L_0x7fc7465b0540;  1 drivers
v0x7fc746d440b0_0 .net "concat4", 5 0, L_0x7fc7465afd20;  1 drivers
v0x7fc746d44160_0 .net "mul_00", 3 0, L_0x7fc7465bd5d0;  1 drivers
v0x7fc746d44200_0 .net "mul_01", 3 0, L_0x7fc7465b5790;  1 drivers
v0x7fc746d44330_0 .net "mul_10", 3 0, L_0x7fc7465ba710;  1 drivers
v0x7fc746d443c0_0 .net "mul_11", 3 0, L_0x7fc7465b2970;  1 drivers
v0x7fc746d44450_0 .net "sum_temp1", 3 0, L_0x7fc7465b24a0;  1 drivers
v0x7fc746d444f0_0 .net "sum_temp2", 5 0, L_0x7fc7465afef0;  1 drivers
v0x7fc746d445a0_0 .net "sum_temp3", 5 0, L_0x7fc7465afe00;  1 drivers
L_0x7fc7465bd3a0 .part L_0x7fc7465aca40, 0, 2;
L_0x7fc7465bd440 .part L_0x7fc7465ac840, 0, 2;
L_0x7fc7465ba540 .part L_0x7fc7465aca40, 2, 2;
L_0x7fc7465ba5e0 .part L_0x7fc7465ac840, 0, 2;
L_0x7fc7465b55c0 .part L_0x7fc7465aca40, 0, 2;
L_0x7fc7465b5660 .part L_0x7fc7465ac840, 2, 2;
L_0x7fc7465b2a50 .part L_0x7fc7465aca40, 2, 2;
L_0x7fc7465b2820 .part L_0x7fc7465ac840, 2, 2;
L_0x7fc7465b2650 .part L_0x7fc7465bd5d0, 2, 2;
L_0x7fc7465b24a0 .arith/sum 4, L_0x7fc7465ba710, L_0x7fc7465b2400;
L_0x7fc7465afef0 .arith/sum 6, L_0x7fc7465b04a0, L_0x7fc7465b0540;
L_0x7fc7465afe00 .arith/sum 6, L_0x7fc7465afd20, L_0x7fc7465afef0;
L_0x7fc7465afbf0 .part L_0x7fc7465bd5d0, 0, 2;
L_0x7fc7465a3700 .concat8 [ 2 6 0 0], L_0x7fc7465afbf0, L_0x7fc7465ac990;
S_0x7fc746d3dad0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746d3d840;
 .timescale -9 -12;
L_0x7fc7465ac990 .functor BUFZ 6, L_0x7fc7465afe00, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746d43740_0 .net *"_ivl_10", 1 0, L_0x7fc7465b2650;  1 drivers
L_0x7fc746e02690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d43800_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e02690;  1 drivers
L_0x7fc746e026d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d438a0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e026d8;  1 drivers
L_0x7fc746e02720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d43950_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e02720;  1 drivers
v0x7fc746d43a00_0 .net *"_ivl_25", 1 0, L_0x7fc7465afbf0;  1 drivers
v0x7fc746d43af0_0 .net *"_ivl_27", 5 0, L_0x7fc7465ac990;  1 drivers
L_0x7fc746e02648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d43ba0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e02648;  1 drivers
L_0x7fc7465b2400 .concat [ 2 2 0 0], L_0x7fc7465b2650, L_0x7fc746e02648;
L_0x7fc7465b04a0 .concat [ 4 2 0 0], L_0x7fc7465b5790, L_0x7fc746e02690;
L_0x7fc7465b0540 .concat [ 2 4 0 0], L_0x7fc746e026d8, L_0x7fc7465b2970;
L_0x7fc7465afd20 .concat [ 4 2 0 0], L_0x7fc7465b24a0, L_0x7fc746e02720;
S_0x7fc746d3dc90 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746d3dad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d32ea0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d3f010_0 .net "a", 1 0, L_0x7fc7465bd3a0;  1 drivers
v0x7fc746d3f0a0_0 .net "b", 1 0, L_0x7fc7465bd440;  1 drivers
v0x7fc746d3f130_0 .net "c", 3 0, L_0x7fc7465bd5d0;  alias, 1 drivers
v0x7fc746d3f1c0_0 .net "temp", 3 0, L_0x7fc7465c1100;  1 drivers
L_0x7fc7465c3960 .part L_0x7fc7465bd3a0, 0, 1;
L_0x7fc7465c36f0 .part L_0x7fc7465bd440, 0, 1;
L_0x7fc7465c3520 .part L_0x7fc7465bd3a0, 1, 1;
L_0x7fc7465c35c0 .part L_0x7fc7465bd440, 0, 1;
L_0x7fc7465c3400 .part L_0x7fc7465bd3a0, 0, 1;
L_0x7fc7465c3180 .part L_0x7fc7465bd440, 1, 1;
L_0x7fc7465c1580 .part L_0x7fc7465bd3a0, 1, 1;
L_0x7fc7465c13b0 .part L_0x7fc7465bd440, 1, 1;
L_0x7fc7465c12d0 .part L_0x7fc7465c1100, 0, 1;
L_0x7fc7465c1060 .part L_0x7fc7465c1100, 1, 1;
L_0x7fc7465c1100 .concat8 [ 1 1 1 1], L_0x7fc7465c3350, L_0x7fc7465c3220, L_0x7fc7465c14d0, L_0x7fc7465c11e0;
L_0x7fc7465bd700 .part L_0x7fc7465c1100, 2, 1;
L_0x7fc7465bd530 .part L_0x7fc7465c1100, 3, 1;
L_0x7fc7465bd5d0 .concat8 [ 1 1 1 1], L_0x7fc7465c3790, L_0x7fc7465c16a0, L_0x7fc7465bd8d0, L_0x7fc7465bd940;
S_0x7fc746d3dea0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d3dc90;
 .timescale -9 -12;
L_0x7fc7465c3790 .functor AND 1, L_0x7fc7465c3960, L_0x7fc7465c36f0, C4<1>, C4<1>;
L_0x7fc7465c3350 .functor AND 1, L_0x7fc7465c3520, L_0x7fc7465c35c0, C4<1>, C4<1>;
L_0x7fc7465c3220 .functor AND 1, L_0x7fc7465c3400, L_0x7fc7465c3180, C4<1>, C4<1>;
L_0x7fc7465c14d0 .functor AND 1, L_0x7fc7465c1580, L_0x7fc7465c13b0, C4<1>, C4<1>;
v0x7fc746d3e8d0_0 .net *"_ivl_0", 0 0, L_0x7fc7465c3960;  1 drivers
v0x7fc746d3e960_0 .net *"_ivl_1", 0 0, L_0x7fc7465c36f0;  1 drivers
v0x7fc746d3e9f0_0 .net *"_ivl_10", 0 0, L_0x7fc7465c3220;  1 drivers
v0x7fc746d3ea80_0 .net *"_ivl_12", 0 0, L_0x7fc7465c1580;  1 drivers
v0x7fc746d3eb10_0 .net *"_ivl_13", 0 0, L_0x7fc7465c13b0;  1 drivers
v0x7fc746d3eba0_0 .net *"_ivl_14", 0 0, L_0x7fc7465c14d0;  1 drivers
v0x7fc746d3ec30_0 .net *"_ivl_2", 0 0, L_0x7fc7465c3790;  1 drivers
v0x7fc746d3ecc0_0 .net *"_ivl_4", 0 0, L_0x7fc7465c3520;  1 drivers
v0x7fc746d3ed50_0 .net *"_ivl_5", 0 0, L_0x7fc7465c35c0;  1 drivers
v0x7fc746d3ee60_0 .net *"_ivl_6", 0 0, L_0x7fc7465c3350;  1 drivers
v0x7fc746d3eef0_0 .net *"_ivl_8", 0 0, L_0x7fc7465c3400;  1 drivers
v0x7fc746d3ef80_0 .net *"_ivl_9", 0 0, L_0x7fc7465c3180;  1 drivers
S_0x7fc746d3e060 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d3dea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465c16a0 .functor XOR 1, L_0x7fc7465c12d0, L_0x7fc7465c1060, C4<0>, C4<0>;
L_0x7fc7465c11e0 .functor AND 1, L_0x7fc7465c12d0, L_0x7fc7465c1060, C4<1>, C4<1>;
v0x7fc746d3e280_0 .net "a", 0 0, L_0x7fc7465c12d0;  1 drivers
v0x7fc746d3e310_0 .net "b", 0 0, L_0x7fc7465c1060;  1 drivers
v0x7fc746d3e3a0_0 .net "c", 0 0, L_0x7fc7465c11e0;  1 drivers
v0x7fc746d3e430_0 .net "s", 0 0, L_0x7fc7465c16a0;  1 drivers
S_0x7fc746d3e4c0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d3dea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465bd8d0 .functor XOR 1, L_0x7fc7465bd700, L_0x7fc7465bd530, C4<0>, C4<0>;
L_0x7fc7465bd940 .functor AND 1, L_0x7fc7465bd700, L_0x7fc7465bd530, C4<1>, C4<1>;
v0x7fc746d3e690_0 .net "a", 0 0, L_0x7fc7465bd700;  1 drivers
v0x7fc746d3e720_0 .net "b", 0 0, L_0x7fc7465bd530;  1 drivers
v0x7fc746d3e7b0_0 .net "c", 0 0, L_0x7fc7465bd940;  1 drivers
v0x7fc746d3e840_0 .net "s", 0 0, L_0x7fc7465bd8d0;  1 drivers
S_0x7fc746d3f250 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746d3dad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d37b40 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d40650_0 .net "a", 1 0, L_0x7fc7465ba540;  1 drivers
v0x7fc746d406e0_0 .net "b", 1 0, L_0x7fc7465ba5e0;  1 drivers
v0x7fc746d40770_0 .net "c", 3 0, L_0x7fc7465ba710;  alias, 1 drivers
v0x7fc746d40800_0 .net "temp", 3 0, L_0x7fc7465baf40;  1 drivers
L_0x7fc7465bd190 .part L_0x7fc7465ba540, 0, 1;
L_0x7fc7465bd230 .part L_0x7fc7465ba5e0, 0, 1;
L_0x7fc7465bd070 .part L_0x7fc7465ba540, 1, 1;
L_0x7fc7465bcdf0 .part L_0x7fc7465ba5e0, 0, 1;
L_0x7fc7465bcc60 .part L_0x7fc7465ba540, 0, 1;
L_0x7fc7465bcd00 .part L_0x7fc7465ba5e0, 1, 1;
L_0x7fc7465bcb40 .part L_0x7fc7465ba540, 1, 1;
L_0x7fc7465bc900 .part L_0x7fc7465ba5e0, 1, 1;
L_0x7fc7465bb0d0 .part L_0x7fc7465baf40, 0, 1;
L_0x7fc7465baea0 .part L_0x7fc7465baf40, 1, 1;
L_0x7fc7465baf40 .concat8 [ 1 1 1 1], L_0x7fc7465bced0, L_0x7fc7465bca50, L_0x7fc7465bc9a0, L_0x7fc7465bb020;
L_0x7fc7465bab60 .part L_0x7fc7465baf40, 2, 1;
L_0x7fc7465ba960 .part L_0x7fc7465baf40, 3, 1;
L_0x7fc7465ba710 .concat8 [ 1 1 1 1], L_0x7fc7465bcfc0, L_0x7fc7465bc770, L_0x7fc7465bada0, L_0x7fc7465baab0;
S_0x7fc746d3f4e0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d3f250;
 .timescale -9 -12;
L_0x7fc7465bcfc0 .functor AND 1, L_0x7fc7465bd190, L_0x7fc7465bd230, C4<1>, C4<1>;
L_0x7fc7465bced0 .functor AND 1, L_0x7fc7465bd070, L_0x7fc7465bcdf0, C4<1>, C4<1>;
L_0x7fc7465bca50 .functor AND 1, L_0x7fc7465bcc60, L_0x7fc7465bcd00, C4<1>, C4<1>;
L_0x7fc7465bc9a0 .functor AND 1, L_0x7fc7465bcb40, L_0x7fc7465bc900, C4<1>, C4<1>;
v0x7fc746d3ff10_0 .net *"_ivl_0", 0 0, L_0x7fc7465bd190;  1 drivers
v0x7fc746d3ffa0_0 .net *"_ivl_1", 0 0, L_0x7fc7465bd230;  1 drivers
v0x7fc746d40030_0 .net *"_ivl_10", 0 0, L_0x7fc7465bca50;  1 drivers
v0x7fc746d400c0_0 .net *"_ivl_12", 0 0, L_0x7fc7465bcb40;  1 drivers
v0x7fc746d40150_0 .net *"_ivl_13", 0 0, L_0x7fc7465bc900;  1 drivers
v0x7fc746d401e0_0 .net *"_ivl_14", 0 0, L_0x7fc7465bc9a0;  1 drivers
v0x7fc746d40270_0 .net *"_ivl_2", 0 0, L_0x7fc7465bcfc0;  1 drivers
v0x7fc746d40300_0 .net *"_ivl_4", 0 0, L_0x7fc7465bd070;  1 drivers
v0x7fc746d40390_0 .net *"_ivl_5", 0 0, L_0x7fc7465bcdf0;  1 drivers
v0x7fc746d404a0_0 .net *"_ivl_6", 0 0, L_0x7fc7465bced0;  1 drivers
v0x7fc746d40530_0 .net *"_ivl_8", 0 0, L_0x7fc7465bcc60;  1 drivers
v0x7fc746d405c0_0 .net *"_ivl_9", 0 0, L_0x7fc7465bcd00;  1 drivers
S_0x7fc746d3f6a0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d3f4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465bc770 .functor XOR 1, L_0x7fc7465bb0d0, L_0x7fc7465baea0, C4<0>, C4<0>;
L_0x7fc7465bb020 .functor AND 1, L_0x7fc7465bb0d0, L_0x7fc7465baea0, C4<1>, C4<1>;
v0x7fc746d3f8c0_0 .net "a", 0 0, L_0x7fc7465bb0d0;  1 drivers
v0x7fc746d3f950_0 .net "b", 0 0, L_0x7fc7465baea0;  1 drivers
v0x7fc746d3f9e0_0 .net "c", 0 0, L_0x7fc7465bb020;  1 drivers
v0x7fc746d3fa70_0 .net "s", 0 0, L_0x7fc7465bc770;  1 drivers
S_0x7fc746d3fb00 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d3f4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465bada0 .functor XOR 1, L_0x7fc7465bab60, L_0x7fc7465ba960, C4<0>, C4<0>;
L_0x7fc7465baab0 .functor AND 1, L_0x7fc7465bab60, L_0x7fc7465ba960, C4<1>, C4<1>;
v0x7fc746d3fcd0_0 .net "a", 0 0, L_0x7fc7465bab60;  1 drivers
v0x7fc746d3fd60_0 .net "b", 0 0, L_0x7fc7465ba960;  1 drivers
v0x7fc746d3fdf0_0 .net "c", 0 0, L_0x7fc7465baab0;  1 drivers
v0x7fc746d3fe80_0 .net "s", 0 0, L_0x7fc7465bada0;  1 drivers
S_0x7fc746d40890 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746d3dad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d20e50 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d41c90_0 .net "a", 1 0, L_0x7fc7465b55c0;  1 drivers
v0x7fc746d41d20_0 .net "b", 1 0, L_0x7fc7465b5660;  1 drivers
v0x7fc746d41db0_0 .net "c", 3 0, L_0x7fc7465b5790;  alias, 1 drivers
v0x7fc746d41e40_0 .net "temp", 3 0, L_0x7fc7465b5fc0;  1 drivers
L_0x7fc7465b83e0 .part L_0x7fc7465b55c0, 0, 1;
L_0x7fc7465b8480 .part L_0x7fc7465b5660, 0, 1;
L_0x7fc7465b80f0 .part L_0x7fc7465b55c0, 1, 1;
L_0x7fc7465b7e70 .part L_0x7fc7465b5660, 0, 1;
L_0x7fc7465b7ce0 .part L_0x7fc7465b55c0, 0, 1;
L_0x7fc7465b7d80 .part L_0x7fc7465b5660, 1, 1;
L_0x7fc7465b7bc0 .part L_0x7fc7465b55c0, 1, 1;
L_0x7fc7465b7980 .part L_0x7fc7465b5660, 1, 1;
L_0x7fc7465b7610 .part L_0x7fc7465b5fc0, 0, 1;
L_0x7fc7465b5f20 .part L_0x7fc7465b5fc0, 1, 1;
L_0x7fc7465b5fc0 .concat8 [ 1 1 1 1], L_0x7fc7465b7f50, L_0x7fc7465b7ad0, L_0x7fc7465b7a20, L_0x7fc7465b7560;
L_0x7fc7465b5be0 .part L_0x7fc7465b5fc0, 2, 1;
L_0x7fc7465b59e0 .part L_0x7fc7465b5fc0, 3, 1;
L_0x7fc7465b5790 .concat8 [ 1 1 1 1], L_0x7fc7465b8040, L_0x7fc7465b77f0, L_0x7fc7465b5e20, L_0x7fc7465b5b30;
S_0x7fc746d40b20 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d40890;
 .timescale -9 -12;
L_0x7fc7465b8040 .functor AND 1, L_0x7fc7465b83e0, L_0x7fc7465b8480, C4<1>, C4<1>;
L_0x7fc7465b7f50 .functor AND 1, L_0x7fc7465b80f0, L_0x7fc7465b7e70, C4<1>, C4<1>;
L_0x7fc7465b7ad0 .functor AND 1, L_0x7fc7465b7ce0, L_0x7fc7465b7d80, C4<1>, C4<1>;
L_0x7fc7465b7a20 .functor AND 1, L_0x7fc7465b7bc0, L_0x7fc7465b7980, C4<1>, C4<1>;
v0x7fc746d41550_0 .net *"_ivl_0", 0 0, L_0x7fc7465b83e0;  1 drivers
v0x7fc746d415e0_0 .net *"_ivl_1", 0 0, L_0x7fc7465b8480;  1 drivers
v0x7fc746d41670_0 .net *"_ivl_10", 0 0, L_0x7fc7465b7ad0;  1 drivers
v0x7fc746d41700_0 .net *"_ivl_12", 0 0, L_0x7fc7465b7bc0;  1 drivers
v0x7fc746d41790_0 .net *"_ivl_13", 0 0, L_0x7fc7465b7980;  1 drivers
v0x7fc746d41820_0 .net *"_ivl_14", 0 0, L_0x7fc7465b7a20;  1 drivers
v0x7fc746d418b0_0 .net *"_ivl_2", 0 0, L_0x7fc7465b8040;  1 drivers
v0x7fc746d41940_0 .net *"_ivl_4", 0 0, L_0x7fc7465b80f0;  1 drivers
v0x7fc746d419d0_0 .net *"_ivl_5", 0 0, L_0x7fc7465b7e70;  1 drivers
v0x7fc746d41ae0_0 .net *"_ivl_6", 0 0, L_0x7fc7465b7f50;  1 drivers
v0x7fc746d41b70_0 .net *"_ivl_8", 0 0, L_0x7fc7465b7ce0;  1 drivers
v0x7fc746d41c00_0 .net *"_ivl_9", 0 0, L_0x7fc7465b7d80;  1 drivers
S_0x7fc746d40ce0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d40b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465b77f0 .functor XOR 1, L_0x7fc7465b7610, L_0x7fc7465b5f20, C4<0>, C4<0>;
L_0x7fc7465b7560 .functor AND 1, L_0x7fc7465b7610, L_0x7fc7465b5f20, C4<1>, C4<1>;
v0x7fc746d40f00_0 .net "a", 0 0, L_0x7fc7465b7610;  1 drivers
v0x7fc746d40f90_0 .net "b", 0 0, L_0x7fc7465b5f20;  1 drivers
v0x7fc746d41020_0 .net "c", 0 0, L_0x7fc7465b7560;  1 drivers
v0x7fc746d410b0_0 .net "s", 0 0, L_0x7fc7465b77f0;  1 drivers
S_0x7fc746d41140 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d40b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465b5e20 .functor XOR 1, L_0x7fc7465b5be0, L_0x7fc7465b59e0, C4<0>, C4<0>;
L_0x7fc7465b5b30 .functor AND 1, L_0x7fc7465b5be0, L_0x7fc7465b59e0, C4<1>, C4<1>;
v0x7fc746d41310_0 .net "a", 0 0, L_0x7fc7465b5be0;  1 drivers
v0x7fc746d413a0_0 .net "b", 0 0, L_0x7fc7465b59e0;  1 drivers
v0x7fc746d41430_0 .net "c", 0 0, L_0x7fc7465b5b30;  1 drivers
v0x7fc746d414c0_0 .net "s", 0 0, L_0x7fc7465b5e20;  1 drivers
S_0x7fc746d41ed0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746d3dad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d0b490 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d43450_0 .net "a", 1 0, L_0x7fc7465b2a50;  1 drivers
v0x7fc746d43510_0 .net "b", 1 0, L_0x7fc7465b2820;  1 drivers
v0x7fc746d435b0_0 .net "c", 3 0, L_0x7fc7465b2970;  alias, 1 drivers
v0x7fc746d43640_0 .net "temp", 3 0, L_0x7fc7465b3150;  1 drivers
L_0x7fc7465b53f0 .part L_0x7fc7465b2a50, 0, 1;
L_0x7fc7465b5490 .part L_0x7fc7465b2820, 0, 1;
L_0x7fc7465b5220 .part L_0x7fc7465b2a50, 1, 1;
L_0x7fc7465b5300 .part L_0x7fc7465b2820, 0, 1;
L_0x7fc7465b4e80 .part L_0x7fc7465b2a50, 0, 1;
L_0x7fc7465b4f20 .part L_0x7fc7465b2820, 1, 1;
L_0x7fc7465b4d20 .part L_0x7fc7465b2a50, 1, 1;
L_0x7fc7465b3620 .part L_0x7fc7465b2820, 1, 1;
L_0x7fc7465b32c0 .part L_0x7fc7465b3150, 0, 1;
L_0x7fc7465b30b0 .part L_0x7fc7465b3150, 1, 1;
L_0x7fc7465b3150 .concat8 [ 1 1 1 1], L_0x7fc7465b5090, L_0x7fc7465b4cb0, L_0x7fc7465b3740, L_0x7fc7465b3500;
L_0x7fc7465b2d80 .part L_0x7fc7465b3150, 2, 1;
L_0x7fc7465b2b40 .part L_0x7fc7465b3150, 3, 1;
L_0x7fc7465b2970 .concat8 [ 1 1 1 1], L_0x7fc7465b58b0, L_0x7fc7465b3490, L_0x7fc7465b2fc0, L_0x7fc7465b2d10;
S_0x7fc746d42160 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d41ed0;
 .timescale -9 -12;
L_0x7fc7465b58b0 .functor AND 1, L_0x7fc7465b53f0, L_0x7fc7465b5490, C4<1>, C4<1>;
L_0x7fc7465b5090 .functor AND 1, L_0x7fc7465b5220, L_0x7fc7465b5300, C4<1>, C4<1>;
L_0x7fc7465b4cb0 .functor AND 1, L_0x7fc7465b4e80, L_0x7fc7465b4f20, C4<1>, C4<1>;
L_0x7fc7465b3740 .functor AND 1, L_0x7fc7465b4d20, L_0x7fc7465b3620, C4<1>, C4<1>;
v0x7fc746d42b90_0 .net *"_ivl_0", 0 0, L_0x7fc7465b53f0;  1 drivers
v0x7fc746d42c30_0 .net *"_ivl_1", 0 0, L_0x7fc7465b5490;  1 drivers
v0x7fc746d42cd0_0 .net *"_ivl_10", 0 0, L_0x7fc7465b4cb0;  1 drivers
v0x7fc746d42d80_0 .net *"_ivl_12", 0 0, L_0x7fc7465b4d20;  1 drivers
v0x7fc746d42e30_0 .net *"_ivl_13", 0 0, L_0x7fc7465b3620;  1 drivers
v0x7fc746d42f20_0 .net *"_ivl_14", 0 0, L_0x7fc7465b3740;  1 drivers
v0x7fc746d42fd0_0 .net *"_ivl_2", 0 0, L_0x7fc7465b58b0;  1 drivers
v0x7fc746d43080_0 .net *"_ivl_4", 0 0, L_0x7fc7465b5220;  1 drivers
v0x7fc746d43130_0 .net *"_ivl_5", 0 0, L_0x7fc7465b5300;  1 drivers
v0x7fc746d43240_0 .net *"_ivl_6", 0 0, L_0x7fc7465b5090;  1 drivers
v0x7fc746d432f0_0 .net *"_ivl_8", 0 0, L_0x7fc7465b4e80;  1 drivers
v0x7fc746d433a0_0 .net *"_ivl_9", 0 0, L_0x7fc7465b4f20;  1 drivers
S_0x7fc746d42320 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d42160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465b3490 .functor XOR 1, L_0x7fc7465b32c0, L_0x7fc7465b30b0, C4<0>, C4<0>;
L_0x7fc7465b3500 .functor AND 1, L_0x7fc7465b32c0, L_0x7fc7465b30b0, C4<1>, C4<1>;
v0x7fc746d42540_0 .net "a", 0 0, L_0x7fc7465b32c0;  1 drivers
v0x7fc746d425d0_0 .net "b", 0 0, L_0x7fc7465b30b0;  1 drivers
v0x7fc746d42660_0 .net "c", 0 0, L_0x7fc7465b3500;  1 drivers
v0x7fc746d426f0_0 .net "s", 0 0, L_0x7fc7465b3490;  1 drivers
S_0x7fc746d42780 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d42160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465b2fc0 .functor XOR 1, L_0x7fc7465b2d80, L_0x7fc7465b2b40, C4<0>, C4<0>;
L_0x7fc7465b2d10 .functor AND 1, L_0x7fc7465b2d80, L_0x7fc7465b2b40, C4<1>, C4<1>;
v0x7fc746d42950_0 .net "a", 0 0, L_0x7fc7465b2d80;  1 drivers
v0x7fc746d429e0_0 .net "b", 0 0, L_0x7fc7465b2b40;  1 drivers
v0x7fc746d42a70_0 .net "c", 0 0, L_0x7fc7465b2d10;  1 drivers
v0x7fc746d42b00_0 .net "s", 0 0, L_0x7fc7465b2fc0;  1 drivers
S_0x7fc746d45600 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc7456f1040;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x7fc746d457c0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000001000>;
v0x7fc746d65c50_0 .net "a", 7 0, L_0x7fc746552e80;  1 drivers
v0x7fc746d65d10_0 .net "b", 7 0, L_0x7fc746552c40;  1 drivers
v0x7fc746d65db0_0 .net "c", 15 0, L_0x7fc746553050;  alias, 1 drivers
v0x7fc746d65e60_0 .net "concat1", 7 0, L_0x7fc7465538f0;  1 drivers
v0x7fc746d65f10_0 .net "concat2", 11 0, L_0x7fc746553720;  1 drivers
v0x7fc746d66000_0 .net "concat3", 11 0, L_0x7fc7465537c0;  1 drivers
v0x7fc746d660b0_0 .net "concat4", 11 0, L_0x7fc746553380;  1 drivers
v0x7fc746d66160_0 .net "mul_00", 7 0, L_0x7fc746596530;  1 drivers
v0x7fc746d66200_0 .net "mul_01", 7 0, L_0x7fc74656aae0;  1 drivers
v0x7fc746d66330_0 .net "mul_10", 7 0, L_0x7fc746581ce0;  1 drivers
v0x7fc746d663c0_0 .net "mul_11", 7 0, L_0x7fc7465555e0;  1 drivers
v0x7fc746d66450_0 .net "sum_temp1", 7 0, L_0x7fc746553990;  1 drivers
v0x7fc746d664f0_0 .net "sum_temp2", 11 0, L_0x7fc746553550;  1 drivers
v0x7fc746d665a0_0 .net "sum_temp3", 11 0, L_0x7fc746553420;  1 drivers
L_0x7fc746593330 .part L_0x7fc746552e80, 0, 4;
L_0x7fc7465930b0 .part L_0x7fc746552c40, 0, 4;
L_0x7fc746581ad0 .part L_0x7fc746552e80, 4, 4;
L_0x7fc746581850 .part L_0x7fc746552c40, 0, 4;
L_0x7fc74656a8d0 .part L_0x7fc746552e80, 0, 4;
L_0x7fc74656a650 .part L_0x7fc746552c40, 4, 4;
L_0x7fc7465553d0 .part L_0x7fc746552e80, 4, 4;
L_0x7fc7465551d0 .part L_0x7fc746552c40, 4, 4;
L_0x7fc746555000 .part L_0x7fc746596530, 4, 4;
L_0x7fc746553990 .arith/sum 8, L_0x7fc746581ce0, L_0x7fc7465538f0;
L_0x7fc746553550 .arith/sum 12, L_0x7fc746553720, L_0x7fc7465537c0;
L_0x7fc746553420 .arith/sum 12, L_0x7fc746553380, L_0x7fc746553550;
L_0x7fc7465531f0 .part L_0x7fc746596530, 0, 4;
L_0x7fc746553050 .concat8 [ 4 12 0 0], L_0x7fc7465531f0, L_0x7fc746552e10;
S_0x7fc746d45930 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746d45600;
 .timescale -9 -12;
L_0x7fc746552e10 .functor BUFZ 12, L_0x7fc746553420, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7fc746d65740_0 .net *"_ivl_10", 3 0, L_0x7fc746555000;  1 drivers
L_0x7fc746e02d50 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746d65800_0 .net/2u *"_ivl_13", 3 0, L_0x7fc746e02d50;  1 drivers
L_0x7fc746e02d98 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746d658a0_0 .net/2u *"_ivl_17", 3 0, L_0x7fc746e02d98;  1 drivers
L_0x7fc746e02de0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746d65950_0 .net/2u *"_ivl_21", 3 0, L_0x7fc746e02de0;  1 drivers
v0x7fc746d65a00_0 .net *"_ivl_25", 3 0, L_0x7fc7465531f0;  1 drivers
v0x7fc746d65af0_0 .net *"_ivl_27", 11 0, L_0x7fc746552e10;  1 drivers
L_0x7fc746e02d08 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746d65ba0_0 .net/2u *"_ivl_8", 3 0, L_0x7fc746e02d08;  1 drivers
L_0x7fc7465538f0 .concat [ 4 4 0 0], L_0x7fc746555000, L_0x7fc746e02d08;
L_0x7fc746553720 .concat [ 8 4 0 0], L_0x7fc74656aae0, L_0x7fc746e02d50;
L_0x7fc7465537c0 .concat [ 4 8 0 0], L_0x7fc746e02d98, L_0x7fc7465555e0;
L_0x7fc746553380 .concat [ 8 4 0 0], L_0x7fc746553990, L_0x7fc746e02de0;
S_0x7fc746d45b00 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746d45930;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746d45cd0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746d4cf80_0 .net "a", 3 0, L_0x7fc746593330;  1 drivers
v0x7fc746d4d040_0 .net "b", 3 0, L_0x7fc7465930b0;  1 drivers
v0x7fc746d4d0e0_0 .net "c", 7 0, L_0x7fc746596530;  alias, 1 drivers
v0x7fc746d4d190_0 .net "concat1", 3 0, L_0x7fc746598ec0;  1 drivers
v0x7fc746d4d240_0 .net "concat2", 5 0, L_0x7fc746598cf0;  1 drivers
v0x7fc746d4d330_0 .net "concat3", 5 0, L_0x7fc746598d90;  1 drivers
v0x7fc746d4d3e0_0 .net "concat4", 5 0, L_0x7fc7465967e0;  1 drivers
v0x7fc746d4d490_0 .net "mul_00", 3 0, L_0x7fc7465a78d0;  1 drivers
v0x7fc746d4d530_0 .net "mul_01", 3 0, L_0x7fc74659c250;  1 drivers
v0x7fc746d4d660_0 .net "mul_10", 3 0, L_0x7fc74659f070;  1 drivers
v0x7fc746d4d6f0_0 .net "mul_11", 3 0, L_0x7fc746599430;  1 drivers
v0x7fc746d4d780_0 .net "sum_temp1", 3 0, L_0x7fc746598f60;  1 drivers
v0x7fc746d4d820_0 .net "sum_temp2", 5 0, L_0x7fc746596d90;  1 drivers
v0x7fc746d4d8d0_0 .net "sum_temp3", 5 0, L_0x7fc7465968c0;  1 drivers
L_0x7fc7465a76a0 .part L_0x7fc746593330, 0, 2;
L_0x7fc7465a7740 .part L_0x7fc7465930b0, 0, 2;
L_0x7fc74659eea0 .part L_0x7fc746593330, 2, 2;
L_0x7fc74659ef40 .part L_0x7fc7465930b0, 0, 2;
L_0x7fc74659c080 .part L_0x7fc746593330, 0, 2;
L_0x7fc74659c120 .part L_0x7fc7465930b0, 2, 2;
L_0x7fc746599510 .part L_0x7fc746593330, 2, 2;
L_0x7fc7465992e0 .part L_0x7fc7465930b0, 2, 2;
L_0x7fc746599110 .part L_0x7fc7465a78d0, 2, 2;
L_0x7fc746598f60 .arith/sum 4, L_0x7fc74659f070, L_0x7fc746598ec0;
L_0x7fc746596d90 .arith/sum 6, L_0x7fc746598cf0, L_0x7fc746598d90;
L_0x7fc7465968c0 .arith/sum 6, L_0x7fc7465967e0, L_0x7fc746596d90;
L_0x7fc7465966b0 .part L_0x7fc7465a78d0, 0, 2;
L_0x7fc746596530 .concat8 [ 2 6 0 0], L_0x7fc7465966b0, L_0x7fc746593280;
S_0x7fc746d45de0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746d45b00;
 .timescale -9 -12;
L_0x7fc746593280 .functor BUFZ 6, L_0x7fc7465968c0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746d4ca70_0 .net *"_ivl_10", 1 0, L_0x7fc746599110;  1 drivers
L_0x7fc746e028d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d4cb30_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e028d0;  1 drivers
L_0x7fc746e02918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d4cbd0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e02918;  1 drivers
L_0x7fc746e02960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d4cc80_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e02960;  1 drivers
v0x7fc746d4cd30_0 .net *"_ivl_25", 1 0, L_0x7fc7465966b0;  1 drivers
v0x7fc746d4ce20_0 .net *"_ivl_27", 5 0, L_0x7fc746593280;  1 drivers
L_0x7fc746e02888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d4ced0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e02888;  1 drivers
L_0x7fc746598ec0 .concat [ 2 2 0 0], L_0x7fc746599110, L_0x7fc746e02888;
L_0x7fc746598cf0 .concat [ 4 2 0 0], L_0x7fc74659c250, L_0x7fc746e028d0;
L_0x7fc746598d90 .concat [ 2 4 0 0], L_0x7fc746e02918, L_0x7fc746599430;
L_0x7fc7465967e0 .concat [ 4 2 0 0], L_0x7fc746598f60, L_0x7fc746e02960;
S_0x7fc746d45fb0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746d45de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d46180 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d47730_0 .net "a", 1 0, L_0x7fc7465a76a0;  1 drivers
v0x7fc746d477f0_0 .net "b", 1 0, L_0x7fc7465a7740;  1 drivers
v0x7fc746d47890_0 .net "c", 3 0, L_0x7fc7465a78d0;  alias, 1 drivers
v0x7fc746d47920_0 .net "temp", 3 0, L_0x7fc7465a9520;  1 drivers
L_0x7fc7465ab810 .part L_0x7fc7465a76a0, 0, 1;
L_0x7fc7465aa0e0 .part L_0x7fc7465a7740, 0, 1;
L_0x7fc7465aa1c0 .part L_0x7fc7465a76a0, 1, 1;
L_0x7fc7465a9f50 .part L_0x7fc7465a7740, 0, 1;
L_0x7fc7465a9dc0 .part L_0x7fc7465a76a0, 0, 1;
L_0x7fc7465a9b70 .part L_0x7fc7465a7740, 1, 1;
L_0x7fc7465a99a0 .part L_0x7fc7465a76a0, 1, 1;
L_0x7fc7465a97d0 .part L_0x7fc7465a7740, 1, 1;
L_0x7fc7465a96f0 .part L_0x7fc7465a9520, 0, 1;
L_0x7fc7465a9480 .part L_0x7fc7465a9520, 1, 1;
L_0x7fc7465a9520 .concat8 [ 1 1 1 1], L_0x7fc7465aa030, L_0x7fc7465a9e60, L_0x7fc7465a98f0, L_0x7fc7465a9600;
L_0x7fc7465a8ec0 .part L_0x7fc7465a9520, 2, 1;
L_0x7fc7465a7830 .part L_0x7fc7465a9520, 3, 1;
L_0x7fc7465a78d0 .concat8 [ 1 1 1 1], L_0x7fc7465aba50, L_0x7fc7465a9c90, L_0x7fc7465a9090, L_0x7fc7465a9100;
S_0x7fc746d46290 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d45fb0;
 .timescale -9 -12;
L_0x7fc7465aba50 .functor AND 1, L_0x7fc7465ab810, L_0x7fc7465aa0e0, C4<1>, C4<1>;
L_0x7fc7465aa030 .functor AND 1, L_0x7fc7465aa1c0, L_0x7fc7465a9f50, C4<1>, C4<1>;
L_0x7fc7465a9e60 .functor AND 1, L_0x7fc7465a9dc0, L_0x7fc7465a9b70, C4<1>, C4<1>;
L_0x7fc7465a98f0 .functor AND 1, L_0x7fc7465a99a0, L_0x7fc7465a97d0, C4<1>, C4<1>;
v0x7fc746d46e50_0 .net *"_ivl_0", 0 0, L_0x7fc7465ab810;  1 drivers
v0x7fc746d46f10_0 .net *"_ivl_1", 0 0, L_0x7fc7465aa0e0;  1 drivers
v0x7fc746d46fb0_0 .net *"_ivl_10", 0 0, L_0x7fc7465a9e60;  1 drivers
v0x7fc746d47060_0 .net *"_ivl_12", 0 0, L_0x7fc7465a99a0;  1 drivers
v0x7fc746d47110_0 .net *"_ivl_13", 0 0, L_0x7fc7465a97d0;  1 drivers
v0x7fc746d47200_0 .net *"_ivl_14", 0 0, L_0x7fc7465a98f0;  1 drivers
v0x7fc746d472b0_0 .net *"_ivl_2", 0 0, L_0x7fc7465aba50;  1 drivers
v0x7fc746d47360_0 .net *"_ivl_4", 0 0, L_0x7fc7465aa1c0;  1 drivers
v0x7fc746d47410_0 .net *"_ivl_5", 0 0, L_0x7fc7465a9f50;  1 drivers
v0x7fc746d47520_0 .net *"_ivl_6", 0 0, L_0x7fc7465aa030;  1 drivers
v0x7fc746d475d0_0 .net *"_ivl_8", 0 0, L_0x7fc7465a9dc0;  1 drivers
v0x7fc746d47680_0 .net *"_ivl_9", 0 0, L_0x7fc7465a9b70;  1 drivers
S_0x7fc746d46460 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d46290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465a9c90 .functor XOR 1, L_0x7fc7465a96f0, L_0x7fc7465a9480, C4<0>, C4<0>;
L_0x7fc7465a9600 .functor AND 1, L_0x7fc7465a96f0, L_0x7fc7465a9480, C4<1>, C4<1>;
v0x7fc746d466b0_0 .net "a", 0 0, L_0x7fc7465a96f0;  1 drivers
v0x7fc746d46760_0 .net "b", 0 0, L_0x7fc7465a9480;  1 drivers
v0x7fc746d46800_0 .net "c", 0 0, L_0x7fc7465a9600;  1 drivers
v0x7fc746d46890_0 .net "s", 0 0, L_0x7fc7465a9c90;  1 drivers
S_0x7fc746d46930 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d46290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465a9090 .functor XOR 1, L_0x7fc7465a8ec0, L_0x7fc7465a7830, C4<0>, C4<0>;
L_0x7fc7465a9100 .functor AND 1, L_0x7fc7465a8ec0, L_0x7fc7465a7830, C4<1>, C4<1>;
v0x7fc746d46b60_0 .net "a", 0 0, L_0x7fc7465a8ec0;  1 drivers
v0x7fc746d46c00_0 .net "b", 0 0, L_0x7fc7465a7830;  1 drivers
v0x7fc746d46ca0_0 .net "c", 0 0, L_0x7fc7465a9100;  1 drivers
v0x7fc746d46d50_0 .net "s", 0 0, L_0x7fc7465a9090;  1 drivers
S_0x7fc746d47a20 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746d45de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d47bf0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d491f0_0 .net "a", 1 0, L_0x7fc74659eea0;  1 drivers
v0x7fc746d492b0_0 .net "b", 1 0, L_0x7fc74659ef40;  1 drivers
v0x7fc746d49350_0 .net "c", 3 0, L_0x7fc74659f070;  alias, 1 drivers
v0x7fc746d493e0_0 .net "temp", 3 0, L_0x7fc7465a6700;  1 drivers
L_0x7fc7465a7490 .part L_0x7fc74659eea0, 0, 1;
L_0x7fc7465a7530 .part L_0x7fc74659ef40, 0, 1;
L_0x7fc7465a7370 .part L_0x7fc74659eea0, 1, 1;
L_0x7fc7465a70f0 .part L_0x7fc74659ef40, 0, 1;
L_0x7fc7465a6f60 .part L_0x7fc74659eea0, 0, 1;
L_0x7fc7465a7000 .part L_0x7fc74659ef40, 1, 1;
L_0x7fc7465a6e40 .part L_0x7fc74659eea0, 1, 1;
L_0x7fc7465a6c00 .part L_0x7fc74659ef40, 1, 1;
L_0x7fc7465a6890 .part L_0x7fc7465a6700, 0, 1;
L_0x7fc7465a6660 .part L_0x7fc7465a6700, 1, 1;
L_0x7fc7465a6700 .concat8 [ 1 1 1 1], L_0x7fc7465a71d0, L_0x7fc7465a6d50, L_0x7fc7465a6ca0, L_0x7fc7465a67e0;
L_0x7fc7465a4370 .part L_0x7fc7465a6700, 2, 1;
L_0x7fc7465a4180 .part L_0x7fc7465a6700, 3, 1;
L_0x7fc74659f070 .concat8 [ 1 1 1 1], L_0x7fc7465a72c0, L_0x7fc7465a6a70, L_0x7fc7465a47d0, L_0x7fc7465a42c0;
S_0x7fc746d47d60 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d47a20;
 .timescale -9 -12;
L_0x7fc7465a72c0 .functor AND 1, L_0x7fc7465a7490, L_0x7fc7465a7530, C4<1>, C4<1>;
L_0x7fc7465a71d0 .functor AND 1, L_0x7fc7465a7370, L_0x7fc7465a70f0, C4<1>, C4<1>;
L_0x7fc7465a6d50 .functor AND 1, L_0x7fc7465a6f60, L_0x7fc7465a7000, C4<1>, C4<1>;
L_0x7fc7465a6ca0 .functor AND 1, L_0x7fc7465a6e40, L_0x7fc7465a6c00, C4<1>, C4<1>;
v0x7fc746d48910_0 .net *"_ivl_0", 0 0, L_0x7fc7465a7490;  1 drivers
v0x7fc746d489d0_0 .net *"_ivl_1", 0 0, L_0x7fc7465a7530;  1 drivers
v0x7fc746d48a70_0 .net *"_ivl_10", 0 0, L_0x7fc7465a6d50;  1 drivers
v0x7fc746d48b20_0 .net *"_ivl_12", 0 0, L_0x7fc7465a6e40;  1 drivers
v0x7fc746d48bd0_0 .net *"_ivl_13", 0 0, L_0x7fc7465a6c00;  1 drivers
v0x7fc746d48cc0_0 .net *"_ivl_14", 0 0, L_0x7fc7465a6ca0;  1 drivers
v0x7fc746d48d70_0 .net *"_ivl_2", 0 0, L_0x7fc7465a72c0;  1 drivers
v0x7fc746d48e20_0 .net *"_ivl_4", 0 0, L_0x7fc7465a7370;  1 drivers
v0x7fc746d48ed0_0 .net *"_ivl_5", 0 0, L_0x7fc7465a70f0;  1 drivers
v0x7fc746d48fe0_0 .net *"_ivl_6", 0 0, L_0x7fc7465a71d0;  1 drivers
v0x7fc746d49090_0 .net *"_ivl_8", 0 0, L_0x7fc7465a6f60;  1 drivers
v0x7fc746d49140_0 .net *"_ivl_9", 0 0, L_0x7fc7465a7000;  1 drivers
S_0x7fc746d47f20 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d47d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465a6a70 .functor XOR 1, L_0x7fc7465a6890, L_0x7fc7465a6660, C4<0>, C4<0>;
L_0x7fc7465a67e0 .functor AND 1, L_0x7fc7465a6890, L_0x7fc7465a6660, C4<1>, C4<1>;
v0x7fc746d48170_0 .net "a", 0 0, L_0x7fc7465a6890;  1 drivers
v0x7fc746d48220_0 .net "b", 0 0, L_0x7fc7465a6660;  1 drivers
v0x7fc746d482c0_0 .net "c", 0 0, L_0x7fc7465a67e0;  1 drivers
v0x7fc746d48350_0 .net "s", 0 0, L_0x7fc7465a6a70;  1 drivers
S_0x7fc746d483f0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d47d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465a47d0 .functor XOR 1, L_0x7fc7465a4370, L_0x7fc7465a4180, C4<0>, C4<0>;
L_0x7fc7465a42c0 .functor AND 1, L_0x7fc7465a4370, L_0x7fc7465a4180, C4<1>, C4<1>;
v0x7fc746d48620_0 .net "a", 0 0, L_0x7fc7465a4370;  1 drivers
v0x7fc746d486c0_0 .net "b", 0 0, L_0x7fc7465a4180;  1 drivers
v0x7fc746d48760_0 .net "c", 0 0, L_0x7fc7465a42c0;  1 drivers
v0x7fc746d48810_0 .net "s", 0 0, L_0x7fc7465a47d0;  1 drivers
S_0x7fc746d494e0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746d45de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d496a0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d4acc0_0 .net "a", 1 0, L_0x7fc74659c080;  1 drivers
v0x7fc746d4ad80_0 .net "b", 1 0, L_0x7fc74659c120;  1 drivers
v0x7fc746d4ae20_0 .net "c", 3 0, L_0x7fc74659c250;  alias, 1 drivers
v0x7fc746d4aeb0_0 .net "temp", 3 0, L_0x7fc74659df40;  1 drivers
L_0x7fc74659ecd0 .part L_0x7fc74659c080, 0, 1;
L_0x7fc74659ed70 .part L_0x7fc74659c120, 0, 1;
L_0x7fc74659ebb0 .part L_0x7fc74659c080, 1, 1;
L_0x7fc74659e930 .part L_0x7fc74659c120, 0, 1;
L_0x7fc74659e7a0 .part L_0x7fc74659c080, 0, 1;
L_0x7fc74659e840 .part L_0x7fc74659c120, 1, 1;
L_0x7fc74659e680 .part L_0x7fc74659c080, 1, 1;
L_0x7fc74659e440 .part L_0x7fc74659c120, 1, 1;
L_0x7fc74659e0d0 .part L_0x7fc74659df40, 0, 1;
L_0x7fc74659dea0 .part L_0x7fc74659df40, 1, 1;
L_0x7fc74659df40 .concat8 [ 1 1 1 1], L_0x7fc74659ea10, L_0x7fc74659e590, L_0x7fc74659e4e0, L_0x7fc74659e020;
L_0x7fc74659c6a0 .part L_0x7fc74659df40, 2, 1;
L_0x7fc74659c4a0 .part L_0x7fc74659df40, 3, 1;
L_0x7fc74659c250 .concat8 [ 1 1 1 1], L_0x7fc74659eb00, L_0x7fc74659e2b0, L_0x7fc74659c8e0, L_0x7fc74659c5f0;
S_0x7fc746d49830 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d494e0;
 .timescale -9 -12;
L_0x7fc74659eb00 .functor AND 1, L_0x7fc74659ecd0, L_0x7fc74659ed70, C4<1>, C4<1>;
L_0x7fc74659ea10 .functor AND 1, L_0x7fc74659ebb0, L_0x7fc74659e930, C4<1>, C4<1>;
L_0x7fc74659e590 .functor AND 1, L_0x7fc74659e7a0, L_0x7fc74659e840, C4<1>, C4<1>;
L_0x7fc74659e4e0 .functor AND 1, L_0x7fc74659e680, L_0x7fc74659e440, C4<1>, C4<1>;
v0x7fc746d4a3e0_0 .net *"_ivl_0", 0 0, L_0x7fc74659ecd0;  1 drivers
v0x7fc746d4a4a0_0 .net *"_ivl_1", 0 0, L_0x7fc74659ed70;  1 drivers
v0x7fc746d4a540_0 .net *"_ivl_10", 0 0, L_0x7fc74659e590;  1 drivers
v0x7fc746d4a5f0_0 .net *"_ivl_12", 0 0, L_0x7fc74659e680;  1 drivers
v0x7fc746d4a6a0_0 .net *"_ivl_13", 0 0, L_0x7fc74659e440;  1 drivers
v0x7fc746d4a790_0 .net *"_ivl_14", 0 0, L_0x7fc74659e4e0;  1 drivers
v0x7fc746d4a840_0 .net *"_ivl_2", 0 0, L_0x7fc74659eb00;  1 drivers
v0x7fc746d4a8f0_0 .net *"_ivl_4", 0 0, L_0x7fc74659ebb0;  1 drivers
v0x7fc746d4a9a0_0 .net *"_ivl_5", 0 0, L_0x7fc74659e930;  1 drivers
v0x7fc746d4aab0_0 .net *"_ivl_6", 0 0, L_0x7fc74659ea10;  1 drivers
v0x7fc746d4ab60_0 .net *"_ivl_8", 0 0, L_0x7fc74659e7a0;  1 drivers
v0x7fc746d4ac10_0 .net *"_ivl_9", 0 0, L_0x7fc74659e840;  1 drivers
S_0x7fc746d499f0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d49830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74659e2b0 .functor XOR 1, L_0x7fc74659e0d0, L_0x7fc74659dea0, C4<0>, C4<0>;
L_0x7fc74659e020 .functor AND 1, L_0x7fc74659e0d0, L_0x7fc74659dea0, C4<1>, C4<1>;
v0x7fc746d49c40_0 .net "a", 0 0, L_0x7fc74659e0d0;  1 drivers
v0x7fc746d49cf0_0 .net "b", 0 0, L_0x7fc74659dea0;  1 drivers
v0x7fc746d49d90_0 .net "c", 0 0, L_0x7fc74659e020;  1 drivers
v0x7fc746d49e20_0 .net "s", 0 0, L_0x7fc74659e2b0;  1 drivers
S_0x7fc746d49ec0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d49830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74659c8e0 .functor XOR 1, L_0x7fc74659c6a0, L_0x7fc74659c4a0, C4<0>, C4<0>;
L_0x7fc74659c5f0 .functor AND 1, L_0x7fc74659c6a0, L_0x7fc74659c4a0, C4<1>, C4<1>;
v0x7fc746d4a0f0_0 .net "a", 0 0, L_0x7fc74659c6a0;  1 drivers
v0x7fc746d4a190_0 .net "b", 0 0, L_0x7fc74659c4a0;  1 drivers
v0x7fc746d4a230_0 .net "c", 0 0, L_0x7fc74659c5f0;  1 drivers
v0x7fc746d4a2e0_0 .net "s", 0 0, L_0x7fc74659c8e0;  1 drivers
S_0x7fc746d4afb0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746d45de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d4b170 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d4c780_0 .net "a", 1 0, L_0x7fc746599510;  1 drivers
v0x7fc746d4c840_0 .net "b", 1 0, L_0x7fc7465992e0;  1 drivers
v0x7fc746d4c8e0_0 .net "c", 3 0, L_0x7fc746599430;  alias, 1 drivers
v0x7fc746d4c970_0 .net "temp", 3 0, L_0x7fc746599c10;  1 drivers
L_0x7fc74659beb0 .part L_0x7fc746599510, 0, 1;
L_0x7fc74659bf50 .part L_0x7fc7465992e0, 0, 1;
L_0x7fc74659bce0 .part L_0x7fc746599510, 1, 1;
L_0x7fc74659bdc0 .part L_0x7fc7465992e0, 0, 1;
L_0x7fc74659b940 .part L_0x7fc746599510, 0, 1;
L_0x7fc74659b9e0 .part L_0x7fc7465992e0, 1, 1;
L_0x7fc74659b7e0 .part L_0x7fc746599510, 1, 1;
L_0x7fc74659b5a0 .part L_0x7fc7465992e0, 1, 1;
L_0x7fc746599d80 .part L_0x7fc746599c10, 0, 1;
L_0x7fc746599b70 .part L_0x7fc746599c10, 1, 1;
L_0x7fc746599c10 .concat8 [ 1 1 1 1], L_0x7fc74659bb50, L_0x7fc74659b770, L_0x7fc74659b6c0, L_0x7fc746599fc0;
L_0x7fc746599840 .part L_0x7fc746599c10, 2, 1;
L_0x7fc746599600 .part L_0x7fc746599c10, 3, 1;
L_0x7fc746599430 .concat8 [ 1 1 1 1], L_0x7fc74659c370, L_0x7fc746599f50, L_0x7fc746599a80, L_0x7fc7465997d0;
S_0x7fc746d4b2e0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d4afb0;
 .timescale -9 -12;
L_0x7fc74659c370 .functor AND 1, L_0x7fc74659beb0, L_0x7fc74659bf50, C4<1>, C4<1>;
L_0x7fc74659bb50 .functor AND 1, L_0x7fc74659bce0, L_0x7fc74659bdc0, C4<1>, C4<1>;
L_0x7fc74659b770 .functor AND 1, L_0x7fc74659b940, L_0x7fc74659b9e0, C4<1>, C4<1>;
L_0x7fc74659b6c0 .functor AND 1, L_0x7fc74659b7e0, L_0x7fc74659b5a0, C4<1>, C4<1>;
v0x7fc746d4bea0_0 .net *"_ivl_0", 0 0, L_0x7fc74659beb0;  1 drivers
v0x7fc746d4bf60_0 .net *"_ivl_1", 0 0, L_0x7fc74659bf50;  1 drivers
v0x7fc746d4c000_0 .net *"_ivl_10", 0 0, L_0x7fc74659b770;  1 drivers
v0x7fc746d4c0b0_0 .net *"_ivl_12", 0 0, L_0x7fc74659b7e0;  1 drivers
v0x7fc746d4c160_0 .net *"_ivl_13", 0 0, L_0x7fc74659b5a0;  1 drivers
v0x7fc746d4c250_0 .net *"_ivl_14", 0 0, L_0x7fc74659b6c0;  1 drivers
v0x7fc746d4c300_0 .net *"_ivl_2", 0 0, L_0x7fc74659c370;  1 drivers
v0x7fc746d4c3b0_0 .net *"_ivl_4", 0 0, L_0x7fc74659bce0;  1 drivers
v0x7fc746d4c460_0 .net *"_ivl_5", 0 0, L_0x7fc74659bdc0;  1 drivers
v0x7fc746d4c570_0 .net *"_ivl_6", 0 0, L_0x7fc74659bb50;  1 drivers
v0x7fc746d4c620_0 .net *"_ivl_8", 0 0, L_0x7fc74659b940;  1 drivers
v0x7fc746d4c6d0_0 .net *"_ivl_9", 0 0, L_0x7fc74659b9e0;  1 drivers
S_0x7fc746d4b4b0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d4b2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746599f50 .functor XOR 1, L_0x7fc746599d80, L_0x7fc746599b70, C4<0>, C4<0>;
L_0x7fc746599fc0 .functor AND 1, L_0x7fc746599d80, L_0x7fc746599b70, C4<1>, C4<1>;
v0x7fc746d4b700_0 .net "a", 0 0, L_0x7fc746599d80;  1 drivers
v0x7fc746d4b7b0_0 .net "b", 0 0, L_0x7fc746599b70;  1 drivers
v0x7fc746d4b850_0 .net "c", 0 0, L_0x7fc746599fc0;  1 drivers
v0x7fc746d4b8e0_0 .net "s", 0 0, L_0x7fc746599f50;  1 drivers
S_0x7fc746d4b980 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d4b2e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746599a80 .functor XOR 1, L_0x7fc746599840, L_0x7fc746599600, C4<0>, C4<0>;
L_0x7fc7465997d0 .functor AND 1, L_0x7fc746599840, L_0x7fc746599600, C4<1>, C4<1>;
v0x7fc746d4bbb0_0 .net "a", 0 0, L_0x7fc746599840;  1 drivers
v0x7fc746d4bc50_0 .net "b", 0 0, L_0x7fc746599600;  1 drivers
v0x7fc746d4bcf0_0 .net "c", 0 0, L_0x7fc7465997d0;  1 drivers
v0x7fc746d4bda0_0 .net "s", 0 0, L_0x7fc746599a80;  1 drivers
S_0x7fc746d4d9d0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746d45930;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746d4dba0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746d54ea0_0 .net "a", 3 0, L_0x7fc746581ad0;  1 drivers
v0x7fc746d54f60_0 .net "b", 3 0, L_0x7fc746581850;  1 drivers
v0x7fc746d55000_0 .net "c", 7 0, L_0x7fc746581ce0;  alias, 1 drivers
v0x7fc746d550b0_0 .net "concat1", 3 0, L_0x7fc7465839c0;  1 drivers
v0x7fc746d55160_0 .net "concat2", 5 0, L_0x7fc746582330;  1 drivers
v0x7fc746d55250_0 .net "concat3", 5 0, L_0x7fc7465823d0;  1 drivers
v0x7fc746d55300_0 .net "concat4", 5 0, L_0x7fc746581f90;  1 drivers
v0x7fc746d553b0_0 .net "mul_00", 3 0, L_0x7fc7465906d0;  1 drivers
v0x7fc746d55450_0 .net "mul_01", 3 0, L_0x7fc746586d50;  1 drivers
v0x7fc746d55580_0 .net "mul_10", 3 0, L_0x7fc74658d810;  1 drivers
v0x7fc746d55610_0 .net "mul_11", 3 0, L_0x7fc746583f30;  1 drivers
v0x7fc746d556a0_0 .net "sum_temp1", 3 0, L_0x7fc746583a60;  1 drivers
v0x7fc746d55740_0 .net "sum_temp2", 5 0, L_0x7fc746582160;  1 drivers
v0x7fc746d557f0_0 .net "sum_temp3", 5 0, L_0x7fc746582070;  1 drivers
L_0x7fc7465904a0 .part L_0x7fc746581ad0, 0, 2;
L_0x7fc746590540 .part L_0x7fc746581850, 0, 2;
L_0x7fc74658d640 .part L_0x7fc746581ad0, 2, 2;
L_0x7fc74658d6e0 .part L_0x7fc746581850, 0, 2;
L_0x7fc746586b80 .part L_0x7fc746581ad0, 0, 2;
L_0x7fc746586c20 .part L_0x7fc746581850, 2, 2;
L_0x7fc746584010 .part L_0x7fc746581ad0, 2, 2;
L_0x7fc746583de0 .part L_0x7fc746581850, 2, 2;
L_0x7fc746583c10 .part L_0x7fc7465906d0, 2, 2;
L_0x7fc746583a60 .arith/sum 4, L_0x7fc74658d810, L_0x7fc7465839c0;
L_0x7fc746582160 .arith/sum 6, L_0x7fc746582330, L_0x7fc7465823d0;
L_0x7fc746582070 .arith/sum 6, L_0x7fc746581f90, L_0x7fc746582160;
L_0x7fc746581e60 .part L_0x7fc7465906d0, 0, 2;
L_0x7fc746581ce0 .concat8 [ 2 6 0 0], L_0x7fc746581e60, L_0x7fc746581a20;
S_0x7fc746d4dd10 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746d4d9d0;
 .timescale -9 -12;
L_0x7fc746581a20 .functor BUFZ 6, L_0x7fc746582070, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746d54990_0 .net *"_ivl_10", 1 0, L_0x7fc746583c10;  1 drivers
L_0x7fc746e029f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d54a50_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e029f0;  1 drivers
L_0x7fc746e02a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d54af0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e02a38;  1 drivers
L_0x7fc746e02a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d54ba0_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e02a80;  1 drivers
v0x7fc746d54c50_0 .net *"_ivl_25", 1 0, L_0x7fc746581e60;  1 drivers
v0x7fc746d54d40_0 .net *"_ivl_27", 5 0, L_0x7fc746581a20;  1 drivers
L_0x7fc746e029a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d54df0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e029a8;  1 drivers
L_0x7fc7465839c0 .concat [ 2 2 0 0], L_0x7fc746583c10, L_0x7fc746e029a8;
L_0x7fc746582330 .concat [ 4 2 0 0], L_0x7fc746586d50, L_0x7fc746e029f0;
L_0x7fc7465823d0 .concat [ 2 4 0 0], L_0x7fc746e02a38, L_0x7fc746583f30;
L_0x7fc746581f90 .concat [ 4 2 0 0], L_0x7fc746583a60, L_0x7fc746e02a80;
S_0x7fc746d4ded0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746d4dd10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d4e0a0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d4f650_0 .net "a", 1 0, L_0x7fc7465904a0;  1 drivers
v0x7fc746d4f710_0 .net "b", 1 0, L_0x7fc746590540;  1 drivers
v0x7fc746d4f7b0_0 .net "c", 3 0, L_0x7fc7465906d0;  alias, 1 drivers
v0x7fc746d4f840_0 .net "temp", 3 0, L_0x7fc746592320;  1 drivers
L_0x7fc746593150 .part L_0x7fc7465904a0, 0, 1;
L_0x7fc746592ee0 .part L_0x7fc746590540, 0, 1;
L_0x7fc746592d10 .part L_0x7fc7465904a0, 1, 1;
L_0x7fc746592db0 .part L_0x7fc746590540, 0, 1;
L_0x7fc746592bf0 .part L_0x7fc7465904a0, 0, 1;
L_0x7fc746592970 .part L_0x7fc746590540, 1, 1;
L_0x7fc7465927a0 .part L_0x7fc7465904a0, 1, 1;
L_0x7fc7465925d0 .part L_0x7fc746590540, 1, 1;
L_0x7fc7465924f0 .part L_0x7fc746592320, 0, 1;
L_0x7fc746592280 .part L_0x7fc746592320, 1, 1;
L_0x7fc746592320 .concat8 [ 1 1 1 1], L_0x7fc746592b40, L_0x7fc746592a10, L_0x7fc7465926f0, L_0x7fc746592400;
L_0x7fc746590800 .part L_0x7fc746592320, 2, 1;
L_0x7fc746590630 .part L_0x7fc746592320, 3, 1;
L_0x7fc7465906d0 .concat8 [ 1 1 1 1], L_0x7fc746592f80, L_0x7fc7465928c0, L_0x7fc7465909d0, L_0x7fc746590a40;
S_0x7fc746d4e1b0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d4ded0;
 .timescale -9 -12;
L_0x7fc746592f80 .functor AND 1, L_0x7fc746593150, L_0x7fc746592ee0, C4<1>, C4<1>;
L_0x7fc746592b40 .functor AND 1, L_0x7fc746592d10, L_0x7fc746592db0, C4<1>, C4<1>;
L_0x7fc746592a10 .functor AND 1, L_0x7fc746592bf0, L_0x7fc746592970, C4<1>, C4<1>;
L_0x7fc7465926f0 .functor AND 1, L_0x7fc7465927a0, L_0x7fc7465925d0, C4<1>, C4<1>;
v0x7fc746d4ed70_0 .net *"_ivl_0", 0 0, L_0x7fc746593150;  1 drivers
v0x7fc746d4ee30_0 .net *"_ivl_1", 0 0, L_0x7fc746592ee0;  1 drivers
v0x7fc746d4eed0_0 .net *"_ivl_10", 0 0, L_0x7fc746592a10;  1 drivers
v0x7fc746d4ef80_0 .net *"_ivl_12", 0 0, L_0x7fc7465927a0;  1 drivers
v0x7fc746d4f030_0 .net *"_ivl_13", 0 0, L_0x7fc7465925d0;  1 drivers
v0x7fc746d4f120_0 .net *"_ivl_14", 0 0, L_0x7fc7465926f0;  1 drivers
v0x7fc746d4f1d0_0 .net *"_ivl_2", 0 0, L_0x7fc746592f80;  1 drivers
v0x7fc746d4f280_0 .net *"_ivl_4", 0 0, L_0x7fc746592d10;  1 drivers
v0x7fc746d4f330_0 .net *"_ivl_5", 0 0, L_0x7fc746592db0;  1 drivers
v0x7fc746d4f440_0 .net *"_ivl_6", 0 0, L_0x7fc746592b40;  1 drivers
v0x7fc746d4f4f0_0 .net *"_ivl_8", 0 0, L_0x7fc746592bf0;  1 drivers
v0x7fc746d4f5a0_0 .net *"_ivl_9", 0 0, L_0x7fc746592970;  1 drivers
S_0x7fc746d4e380 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d4e1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465928c0 .functor XOR 1, L_0x7fc7465924f0, L_0x7fc746592280, C4<0>, C4<0>;
L_0x7fc746592400 .functor AND 1, L_0x7fc7465924f0, L_0x7fc746592280, C4<1>, C4<1>;
v0x7fc746d4e5d0_0 .net "a", 0 0, L_0x7fc7465924f0;  1 drivers
v0x7fc746d4e680_0 .net "b", 0 0, L_0x7fc746592280;  1 drivers
v0x7fc746d4e720_0 .net "c", 0 0, L_0x7fc746592400;  1 drivers
v0x7fc746d4e7b0_0 .net "s", 0 0, L_0x7fc7465928c0;  1 drivers
S_0x7fc746d4e850 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d4e1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465909d0 .functor XOR 1, L_0x7fc746590800, L_0x7fc746590630, C4<0>, C4<0>;
L_0x7fc746590a40 .functor AND 1, L_0x7fc746590800, L_0x7fc746590630, C4<1>, C4<1>;
v0x7fc746d4ea80_0 .net "a", 0 0, L_0x7fc746590800;  1 drivers
v0x7fc746d4eb20_0 .net "b", 0 0, L_0x7fc746590630;  1 drivers
v0x7fc746d4ebc0_0 .net "c", 0 0, L_0x7fc746590a40;  1 drivers
v0x7fc746d4ec70_0 .net "s", 0 0, L_0x7fc7465909d0;  1 drivers
S_0x7fc746d4f940 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746d4dd10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d4fb10 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d51110_0 .net "a", 1 0, L_0x7fc74658d640;  1 drivers
v0x7fc746d511d0_0 .net "b", 1 0, L_0x7fc74658d6e0;  1 drivers
v0x7fc746d51270_0 .net "c", 3 0, L_0x7fc74658d810;  alias, 1 drivers
v0x7fc746d51300_0 .net "temp", 3 0, L_0x7fc74658e040;  1 drivers
L_0x7fc746590290 .part L_0x7fc74658d640, 0, 1;
L_0x7fc746590330 .part L_0x7fc74658d6e0, 0, 1;
L_0x7fc746590170 .part L_0x7fc74658d640, 1, 1;
L_0x7fc74658fef0 .part L_0x7fc74658d6e0, 0, 1;
L_0x7fc74658fd60 .part L_0x7fc74658d640, 0, 1;
L_0x7fc74658fe00 .part L_0x7fc74658d6e0, 1, 1;
L_0x7fc74658fc40 .part L_0x7fc74658d640, 1, 1;
L_0x7fc74658fa00 .part L_0x7fc74658d6e0, 1, 1;
L_0x7fc74658e1d0 .part L_0x7fc74658e040, 0, 1;
L_0x7fc74658dfa0 .part L_0x7fc74658e040, 1, 1;
L_0x7fc74658e040 .concat8 [ 1 1 1 1], L_0x7fc74658ffd0, L_0x7fc74658fb50, L_0x7fc74658faa0, L_0x7fc74658e120;
L_0x7fc74658dc60 .part L_0x7fc74658e040, 2, 1;
L_0x7fc74658da60 .part L_0x7fc74658e040, 3, 1;
L_0x7fc74658d810 .concat8 [ 1 1 1 1], L_0x7fc7465900c0, L_0x7fc74658f870, L_0x7fc74658dea0, L_0x7fc74658dbb0;
S_0x7fc746d4fc80 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d4f940;
 .timescale -9 -12;
L_0x7fc7465900c0 .functor AND 1, L_0x7fc746590290, L_0x7fc746590330, C4<1>, C4<1>;
L_0x7fc74658ffd0 .functor AND 1, L_0x7fc746590170, L_0x7fc74658fef0, C4<1>, C4<1>;
L_0x7fc74658fb50 .functor AND 1, L_0x7fc74658fd60, L_0x7fc74658fe00, C4<1>, C4<1>;
L_0x7fc74658faa0 .functor AND 1, L_0x7fc74658fc40, L_0x7fc74658fa00, C4<1>, C4<1>;
v0x7fc746d50830_0 .net *"_ivl_0", 0 0, L_0x7fc746590290;  1 drivers
v0x7fc746d508f0_0 .net *"_ivl_1", 0 0, L_0x7fc746590330;  1 drivers
v0x7fc746d50990_0 .net *"_ivl_10", 0 0, L_0x7fc74658fb50;  1 drivers
v0x7fc746d50a40_0 .net *"_ivl_12", 0 0, L_0x7fc74658fc40;  1 drivers
v0x7fc746d50af0_0 .net *"_ivl_13", 0 0, L_0x7fc74658fa00;  1 drivers
v0x7fc746d50be0_0 .net *"_ivl_14", 0 0, L_0x7fc74658faa0;  1 drivers
v0x7fc746d50c90_0 .net *"_ivl_2", 0 0, L_0x7fc7465900c0;  1 drivers
v0x7fc746d50d40_0 .net *"_ivl_4", 0 0, L_0x7fc746590170;  1 drivers
v0x7fc746d50df0_0 .net *"_ivl_5", 0 0, L_0x7fc74658fef0;  1 drivers
v0x7fc746d50f00_0 .net *"_ivl_6", 0 0, L_0x7fc74658ffd0;  1 drivers
v0x7fc746d50fb0_0 .net *"_ivl_8", 0 0, L_0x7fc74658fd60;  1 drivers
v0x7fc746d51060_0 .net *"_ivl_9", 0 0, L_0x7fc74658fe00;  1 drivers
S_0x7fc746d4fe40 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d4fc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74658f870 .functor XOR 1, L_0x7fc74658e1d0, L_0x7fc74658dfa0, C4<0>, C4<0>;
L_0x7fc74658e120 .functor AND 1, L_0x7fc74658e1d0, L_0x7fc74658dfa0, C4<1>, C4<1>;
v0x7fc746d50090_0 .net "a", 0 0, L_0x7fc74658e1d0;  1 drivers
v0x7fc746d50140_0 .net "b", 0 0, L_0x7fc74658dfa0;  1 drivers
v0x7fc746d501e0_0 .net "c", 0 0, L_0x7fc74658e120;  1 drivers
v0x7fc746d50270_0 .net "s", 0 0, L_0x7fc74658f870;  1 drivers
S_0x7fc746d50310 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d4fc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74658dea0 .functor XOR 1, L_0x7fc74658dc60, L_0x7fc74658da60, C4<0>, C4<0>;
L_0x7fc74658dbb0 .functor AND 1, L_0x7fc74658dc60, L_0x7fc74658da60, C4<1>, C4<1>;
v0x7fc746d50540_0 .net "a", 0 0, L_0x7fc74658dc60;  1 drivers
v0x7fc746d505e0_0 .net "b", 0 0, L_0x7fc74658da60;  1 drivers
v0x7fc746d50680_0 .net "c", 0 0, L_0x7fc74658dbb0;  1 drivers
v0x7fc746d50730_0 .net "s", 0 0, L_0x7fc74658dea0;  1 drivers
S_0x7fc746d51400 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746d4dd10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d515c0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d52be0_0 .net "a", 1 0, L_0x7fc746586b80;  1 drivers
v0x7fc746d52ca0_0 .net "b", 1 0, L_0x7fc746586c20;  1 drivers
v0x7fc746d52d40_0 .net "c", 3 0, L_0x7fc746586d50;  alias, 1 drivers
v0x7fc746d52dd0_0 .net "temp", 3 0, L_0x7fc746587580;  1 drivers
L_0x7fc74658d470 .part L_0x7fc746586b80, 0, 1;
L_0x7fc74658d510 .part L_0x7fc746586c20, 0, 1;
L_0x7fc74658d350 .part L_0x7fc746586b80, 1, 1;
L_0x7fc74658d0d0 .part L_0x7fc746586c20, 0, 1;
L_0x7fc74658cf40 .part L_0x7fc746586b80, 0, 1;
L_0x7fc74658cfe0 .part L_0x7fc746586c20, 1, 1;
L_0x7fc74658b090 .part L_0x7fc746586b80, 1, 1;
L_0x7fc74658aa70 .part L_0x7fc746586c20, 1, 1;
L_0x7fc74658a700 .part L_0x7fc746587580, 0, 1;
L_0x7fc7465874e0 .part L_0x7fc746587580, 1, 1;
L_0x7fc746587580 .concat8 [ 1 1 1 1], L_0x7fc74658d1b0, L_0x7fc74658afa0, L_0x7fc74658ab10, L_0x7fc74658a650;
L_0x7fc7465871a0 .part L_0x7fc746587580, 2, 1;
L_0x7fc746586fa0 .part L_0x7fc746587580, 3, 1;
L_0x7fc746586d50 .concat8 [ 1 1 1 1], L_0x7fc74658d2a0, L_0x7fc74658a8e0, L_0x7fc7465873e0, L_0x7fc7465870f0;
S_0x7fc746d51750 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d51400;
 .timescale -9 -12;
L_0x7fc74658d2a0 .functor AND 1, L_0x7fc74658d470, L_0x7fc74658d510, C4<1>, C4<1>;
L_0x7fc74658d1b0 .functor AND 1, L_0x7fc74658d350, L_0x7fc74658d0d0, C4<1>, C4<1>;
L_0x7fc74658afa0 .functor AND 1, L_0x7fc74658cf40, L_0x7fc74658cfe0, C4<1>, C4<1>;
L_0x7fc74658ab10 .functor AND 1, L_0x7fc74658b090, L_0x7fc74658aa70, C4<1>, C4<1>;
v0x7fc746d52300_0 .net *"_ivl_0", 0 0, L_0x7fc74658d470;  1 drivers
v0x7fc746d523c0_0 .net *"_ivl_1", 0 0, L_0x7fc74658d510;  1 drivers
v0x7fc746d52460_0 .net *"_ivl_10", 0 0, L_0x7fc74658afa0;  1 drivers
v0x7fc746d52510_0 .net *"_ivl_12", 0 0, L_0x7fc74658b090;  1 drivers
v0x7fc746d525c0_0 .net *"_ivl_13", 0 0, L_0x7fc74658aa70;  1 drivers
v0x7fc746d526b0_0 .net *"_ivl_14", 0 0, L_0x7fc74658ab10;  1 drivers
v0x7fc746d52760_0 .net *"_ivl_2", 0 0, L_0x7fc74658d2a0;  1 drivers
v0x7fc746d52810_0 .net *"_ivl_4", 0 0, L_0x7fc74658d350;  1 drivers
v0x7fc746d528c0_0 .net *"_ivl_5", 0 0, L_0x7fc74658d0d0;  1 drivers
v0x7fc746d529d0_0 .net *"_ivl_6", 0 0, L_0x7fc74658d1b0;  1 drivers
v0x7fc746d52a80_0 .net *"_ivl_8", 0 0, L_0x7fc74658cf40;  1 drivers
v0x7fc746d52b30_0 .net *"_ivl_9", 0 0, L_0x7fc74658cfe0;  1 drivers
S_0x7fc746d51910 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d51750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74658a8e0 .functor XOR 1, L_0x7fc74658a700, L_0x7fc7465874e0, C4<0>, C4<0>;
L_0x7fc74658a650 .functor AND 1, L_0x7fc74658a700, L_0x7fc7465874e0, C4<1>, C4<1>;
v0x7fc746d51b60_0 .net "a", 0 0, L_0x7fc74658a700;  1 drivers
v0x7fc746d51c10_0 .net "b", 0 0, L_0x7fc7465874e0;  1 drivers
v0x7fc746d51cb0_0 .net "c", 0 0, L_0x7fc74658a650;  1 drivers
v0x7fc746d51d40_0 .net "s", 0 0, L_0x7fc74658a8e0;  1 drivers
S_0x7fc746d51de0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d51750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465873e0 .functor XOR 1, L_0x7fc7465871a0, L_0x7fc746586fa0, C4<0>, C4<0>;
L_0x7fc7465870f0 .functor AND 1, L_0x7fc7465871a0, L_0x7fc746586fa0, C4<1>, C4<1>;
v0x7fc746d52010_0 .net "a", 0 0, L_0x7fc7465871a0;  1 drivers
v0x7fc746d520b0_0 .net "b", 0 0, L_0x7fc746586fa0;  1 drivers
v0x7fc746d52150_0 .net "c", 0 0, L_0x7fc7465870f0;  1 drivers
v0x7fc746d52200_0 .net "s", 0 0, L_0x7fc7465873e0;  1 drivers
S_0x7fc746d52ed0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746d4dd10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d53090 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d546a0_0 .net "a", 1 0, L_0x7fc746584010;  1 drivers
v0x7fc746d54760_0 .net "b", 1 0, L_0x7fc746583de0;  1 drivers
v0x7fc746d54800_0 .net "c", 3 0, L_0x7fc746583f30;  alias, 1 drivers
v0x7fc746d54890_0 .net "temp", 3 0, L_0x7fc746584710;  1 drivers
L_0x7fc7465869b0 .part L_0x7fc746584010, 0, 1;
L_0x7fc746586a50 .part L_0x7fc746583de0, 0, 1;
L_0x7fc7465867e0 .part L_0x7fc746584010, 1, 1;
L_0x7fc7465868c0 .part L_0x7fc746583de0, 0, 1;
L_0x7fc746586440 .part L_0x7fc746584010, 0, 1;
L_0x7fc7465864e0 .part L_0x7fc746583de0, 1, 1;
L_0x7fc7465862e0 .part L_0x7fc746584010, 1, 1;
L_0x7fc746584be0 .part L_0x7fc746583de0, 1, 1;
L_0x7fc746584880 .part L_0x7fc746584710, 0, 1;
L_0x7fc746584670 .part L_0x7fc746584710, 1, 1;
L_0x7fc746584710 .concat8 [ 1 1 1 1], L_0x7fc746586650, L_0x7fc746586270, L_0x7fc746584d00, L_0x7fc746584ac0;
L_0x7fc746584340 .part L_0x7fc746584710, 2, 1;
L_0x7fc746584100 .part L_0x7fc746584710, 3, 1;
L_0x7fc746583f30 .concat8 [ 1 1 1 1], L_0x7fc746586e70, L_0x7fc746584a50, L_0x7fc746584580, L_0x7fc7465842d0;
S_0x7fc746d53200 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d52ed0;
 .timescale -9 -12;
L_0x7fc746586e70 .functor AND 1, L_0x7fc7465869b0, L_0x7fc746586a50, C4<1>, C4<1>;
L_0x7fc746586650 .functor AND 1, L_0x7fc7465867e0, L_0x7fc7465868c0, C4<1>, C4<1>;
L_0x7fc746586270 .functor AND 1, L_0x7fc746586440, L_0x7fc7465864e0, C4<1>, C4<1>;
L_0x7fc746584d00 .functor AND 1, L_0x7fc7465862e0, L_0x7fc746584be0, C4<1>, C4<1>;
v0x7fc746d53dc0_0 .net *"_ivl_0", 0 0, L_0x7fc7465869b0;  1 drivers
v0x7fc746d53e80_0 .net *"_ivl_1", 0 0, L_0x7fc746586a50;  1 drivers
v0x7fc746d53f20_0 .net *"_ivl_10", 0 0, L_0x7fc746586270;  1 drivers
v0x7fc746d53fd0_0 .net *"_ivl_12", 0 0, L_0x7fc7465862e0;  1 drivers
v0x7fc746d54080_0 .net *"_ivl_13", 0 0, L_0x7fc746584be0;  1 drivers
v0x7fc746d54170_0 .net *"_ivl_14", 0 0, L_0x7fc746584d00;  1 drivers
v0x7fc746d54220_0 .net *"_ivl_2", 0 0, L_0x7fc746586e70;  1 drivers
v0x7fc746d542d0_0 .net *"_ivl_4", 0 0, L_0x7fc7465867e0;  1 drivers
v0x7fc746d54380_0 .net *"_ivl_5", 0 0, L_0x7fc7465868c0;  1 drivers
v0x7fc746d54490_0 .net *"_ivl_6", 0 0, L_0x7fc746586650;  1 drivers
v0x7fc746d54540_0 .net *"_ivl_8", 0 0, L_0x7fc746586440;  1 drivers
v0x7fc746d545f0_0 .net *"_ivl_9", 0 0, L_0x7fc7465864e0;  1 drivers
S_0x7fc746d533d0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d53200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746584a50 .functor XOR 1, L_0x7fc746584880, L_0x7fc746584670, C4<0>, C4<0>;
L_0x7fc746584ac0 .functor AND 1, L_0x7fc746584880, L_0x7fc746584670, C4<1>, C4<1>;
v0x7fc746d53620_0 .net "a", 0 0, L_0x7fc746584880;  1 drivers
v0x7fc746d536d0_0 .net "b", 0 0, L_0x7fc746584670;  1 drivers
v0x7fc746d53770_0 .net "c", 0 0, L_0x7fc746584ac0;  1 drivers
v0x7fc746d53800_0 .net "s", 0 0, L_0x7fc746584a50;  1 drivers
S_0x7fc746d538a0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d53200;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746584580 .functor XOR 1, L_0x7fc746584340, L_0x7fc746584100, C4<0>, C4<0>;
L_0x7fc7465842d0 .functor AND 1, L_0x7fc746584340, L_0x7fc746584100, C4<1>, C4<1>;
v0x7fc746d53ad0_0 .net "a", 0 0, L_0x7fc746584340;  1 drivers
v0x7fc746d53b70_0 .net "b", 0 0, L_0x7fc746584100;  1 drivers
v0x7fc746d53c10_0 .net "c", 0 0, L_0x7fc7465842d0;  1 drivers
v0x7fc746d53cc0_0 .net "s", 0 0, L_0x7fc746584580;  1 drivers
S_0x7fc746d558f0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746d45930;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746d55ab0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746d5cdd0_0 .net "a", 3 0, L_0x7fc74656a8d0;  1 drivers
v0x7fc746d5ce90_0 .net "b", 3 0, L_0x7fc74656a650;  1 drivers
v0x7fc746d5cf30_0 .net "c", 7 0, L_0x7fc74656aae0;  alias, 1 drivers
v0x7fc746d5cfe0_0 .net "concat1", 3 0, L_0x7fc74656b300;  1 drivers
v0x7fc746d5d090_0 .net "concat2", 5 0, L_0x7fc74656b130;  1 drivers
v0x7fc746d5d180_0 .net "concat3", 5 0, L_0x7fc74656b1d0;  1 drivers
v0x7fc746d5d230_0 .net "concat4", 5 0, L_0x7fc74656ad90;  1 drivers
v0x7fc746d5d2e0_0 .net "mul_00", 3 0, L_0x7fc74657b130;  1 drivers
v0x7fc746d5d380_0 .net "mul_01", 3 0, L_0x7fc7465754f0;  1 drivers
v0x7fc746d5d4b0_0 .net "mul_10", 3 0, L_0x7fc746578310;  1 drivers
v0x7fc746d5d540_0 .net "mul_11", 3 0, L_0x7fc74656cd30;  1 drivers
v0x7fc746d5d5d0_0 .net "sum_temp1", 3 0, L_0x7fc74656b3a0;  1 drivers
v0x7fc746d5d670_0 .net "sum_temp2", 5 0, L_0x7fc74656af60;  1 drivers
v0x7fc746d5d720_0 .net "sum_temp3", 5 0, L_0x7fc74656ae70;  1 drivers
L_0x7fc74657b210 .part L_0x7fc74656a8d0, 0, 2;
L_0x7fc74657af60 .part L_0x7fc74656a650, 0, 2;
L_0x7fc7465783f0 .part L_0x7fc74656a8d0, 2, 2;
L_0x7fc746578180 .part L_0x7fc74656a650, 0, 2;
L_0x7fc746575320 .part L_0x7fc74656a8d0, 0, 2;
L_0x7fc7465753c0 .part L_0x7fc74656a650, 2, 2;
L_0x7fc74656ce10 .part L_0x7fc74656a8d0, 2, 2;
L_0x7fc74656cbe0 .part L_0x7fc74656a650, 2, 2;
L_0x7fc74656b550 .part L_0x7fc74657b130, 2, 2;
L_0x7fc74656b3a0 .arith/sum 4, L_0x7fc746578310, L_0x7fc74656b300;
L_0x7fc74656af60 .arith/sum 6, L_0x7fc74656b130, L_0x7fc74656b1d0;
L_0x7fc74656ae70 .arith/sum 6, L_0x7fc74656ad90, L_0x7fc74656af60;
L_0x7fc74656ac60 .part L_0x7fc74657b130, 0, 2;
L_0x7fc74656aae0 .concat8 [ 2 6 0 0], L_0x7fc74656ac60, L_0x7fc74656a820;
S_0x7fc746d55c40 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746d558f0;
 .timescale -9 -12;
L_0x7fc74656a820 .functor BUFZ 6, L_0x7fc74656ae70, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746d5c8c0_0 .net *"_ivl_10", 1 0, L_0x7fc74656b550;  1 drivers
L_0x7fc746e02b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d5c980_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e02b10;  1 drivers
L_0x7fc746e02b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d5ca20_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e02b58;  1 drivers
L_0x7fc746e02ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d5cad0_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e02ba0;  1 drivers
v0x7fc746d5cb80_0 .net *"_ivl_25", 1 0, L_0x7fc74656ac60;  1 drivers
v0x7fc746d5cc70_0 .net *"_ivl_27", 5 0, L_0x7fc74656a820;  1 drivers
L_0x7fc746e02ac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d5cd20_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e02ac8;  1 drivers
L_0x7fc74656b300 .concat [ 2 2 0 0], L_0x7fc74656b550, L_0x7fc746e02ac8;
L_0x7fc74656b130 .concat [ 4 2 0 0], L_0x7fc7465754f0, L_0x7fc746e02b10;
L_0x7fc74656b1d0 .concat [ 2 4 0 0], L_0x7fc746e02b58, L_0x7fc74656cd30;
L_0x7fc74656ad90 .concat [ 4 2 0 0], L_0x7fc74656b3a0, L_0x7fc746e02ba0;
S_0x7fc746d55e00 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746d55c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d55fd0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d57580_0 .net "a", 1 0, L_0x7fc74657b210;  1 drivers
v0x7fc746d57640_0 .net "b", 1 0, L_0x7fc74657af60;  1 drivers
v0x7fc746d576e0_0 .net "c", 3 0, L_0x7fc74657b130;  alias, 1 drivers
v0x7fc746d57770_0 .net "temp", 3 0, L_0x7fc7465723c0;  1 drivers
L_0x7fc746581930 .part L_0x7fc74657b210, 0, 1;
L_0x7fc746581680 .part L_0x7fc74657af60, 0, 1;
L_0x7fc7465814b0 .part L_0x7fc74657b210, 1, 1;
L_0x7fc746581590 .part L_0x7fc74657af60, 0, 1;
L_0x7fc746581110 .part L_0x7fc74657b210, 0, 1;
L_0x7fc7465811b0 .part L_0x7fc74657af60, 1, 1;
L_0x7fc74657f220 .part L_0x7fc74657b210, 1, 1;
L_0x7fc74657ec00 .part L_0x7fc74657af60, 1, 1;
L_0x7fc74657e8a0 .part L_0x7fc7465723c0, 0, 1;
L_0x7fc746572320 .part L_0x7fc7465723c0, 1, 1;
L_0x7fc7465723c0 .concat8 [ 1 1 1 1], L_0x7fc746581320, L_0x7fc74657f1b0, L_0x7fc74657ed20, L_0x7fc74657eae0;
L_0x7fc74657b540 .part L_0x7fc7465723c0, 2, 1;
L_0x7fc74657b300 .part L_0x7fc7465723c0, 3, 1;
L_0x7fc74657b130 .concat8 [ 1 1 1 1], L_0x7fc746581720, L_0x7fc74657ea70, L_0x7fc74657b780, L_0x7fc74657b4d0;
S_0x7fc746d560e0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d55e00;
 .timescale -9 -12;
L_0x7fc746581720 .functor AND 1, L_0x7fc746581930, L_0x7fc746581680, C4<1>, C4<1>;
L_0x7fc746581320 .functor AND 1, L_0x7fc7465814b0, L_0x7fc746581590, C4<1>, C4<1>;
L_0x7fc74657f1b0 .functor AND 1, L_0x7fc746581110, L_0x7fc7465811b0, C4<1>, C4<1>;
L_0x7fc74657ed20 .functor AND 1, L_0x7fc74657f220, L_0x7fc74657ec00, C4<1>, C4<1>;
v0x7fc746d56ca0_0 .net *"_ivl_0", 0 0, L_0x7fc746581930;  1 drivers
v0x7fc746d56d60_0 .net *"_ivl_1", 0 0, L_0x7fc746581680;  1 drivers
v0x7fc746d56e00_0 .net *"_ivl_10", 0 0, L_0x7fc74657f1b0;  1 drivers
v0x7fc746d56eb0_0 .net *"_ivl_12", 0 0, L_0x7fc74657f220;  1 drivers
v0x7fc746d56f60_0 .net *"_ivl_13", 0 0, L_0x7fc74657ec00;  1 drivers
v0x7fc746d57050_0 .net *"_ivl_14", 0 0, L_0x7fc74657ed20;  1 drivers
v0x7fc746d57100_0 .net *"_ivl_2", 0 0, L_0x7fc746581720;  1 drivers
v0x7fc746d571b0_0 .net *"_ivl_4", 0 0, L_0x7fc7465814b0;  1 drivers
v0x7fc746d57260_0 .net *"_ivl_5", 0 0, L_0x7fc746581590;  1 drivers
v0x7fc746d57370_0 .net *"_ivl_6", 0 0, L_0x7fc746581320;  1 drivers
v0x7fc746d57420_0 .net *"_ivl_8", 0 0, L_0x7fc746581110;  1 drivers
v0x7fc746d574d0_0 .net *"_ivl_9", 0 0, L_0x7fc7465811b0;  1 drivers
S_0x7fc746d562b0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74657ea70 .functor XOR 1, L_0x7fc74657e8a0, L_0x7fc746572320, C4<0>, C4<0>;
L_0x7fc74657eae0 .functor AND 1, L_0x7fc74657e8a0, L_0x7fc746572320, C4<1>, C4<1>;
v0x7fc746d56500_0 .net "a", 0 0, L_0x7fc74657e8a0;  1 drivers
v0x7fc746d565b0_0 .net "b", 0 0, L_0x7fc746572320;  1 drivers
v0x7fc746d56650_0 .net "c", 0 0, L_0x7fc74657eae0;  1 drivers
v0x7fc746d566e0_0 .net "s", 0 0, L_0x7fc74657ea70;  1 drivers
S_0x7fc746d56780 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d560e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74657b780 .functor XOR 1, L_0x7fc74657b540, L_0x7fc74657b300, C4<0>, C4<0>;
L_0x7fc74657b4d0 .functor AND 1, L_0x7fc74657b540, L_0x7fc74657b300, C4<1>, C4<1>;
v0x7fc746d569b0_0 .net "a", 0 0, L_0x7fc74657b540;  1 drivers
v0x7fc746d56a50_0 .net "b", 0 0, L_0x7fc74657b300;  1 drivers
v0x7fc746d56af0_0 .net "c", 0 0, L_0x7fc74657b4d0;  1 drivers
v0x7fc746d56ba0_0 .net "s", 0 0, L_0x7fc74657b780;  1 drivers
S_0x7fc746d57870 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746d55c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d57a40 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d59040_0 .net "a", 1 0, L_0x7fc7465783f0;  1 drivers
v0x7fc746d59100_0 .net "b", 1 0, L_0x7fc746578180;  1 drivers
v0x7fc746d591a0_0 .net "c", 3 0, L_0x7fc746578310;  alias, 1 drivers
v0x7fc746d59230_0 .net "temp", 3 0, L_0x7fc746578a50;  1 drivers
L_0x7fc74657b000 .part L_0x7fc7465783f0, 0, 1;
L_0x7fc74657ad90 .part L_0x7fc746578180, 0, 1;
L_0x7fc74657abc0 .part L_0x7fc7465783f0, 1, 1;
L_0x7fc74657ac60 .part L_0x7fc746578180, 0, 1;
L_0x7fc74657aae0 .part L_0x7fc7465783f0, 0, 1;
L_0x7fc74657a820 .part L_0x7fc746578180, 1, 1;
L_0x7fc74657a650 .part L_0x7fc7465783f0, 1, 1;
L_0x7fc74657a480 .part L_0x7fc746578180, 1, 1;
L_0x7fc746578c20 .part L_0x7fc746578a50, 0, 1;
L_0x7fc746578d10 .part L_0x7fc746578a50, 1, 1;
L_0x7fc746578a50 .concat8 [ 1 1 1 1], L_0x7fc74657a9f0, L_0x7fc74657a8c0, L_0x7fc74657a5a0, L_0x7fc746578e60;
L_0x7fc7465786f0 .part L_0x7fc746578a50, 2, 1;
L_0x7fc7465784e0 .part L_0x7fc746578a50, 3, 1;
L_0x7fc746578310 .concat8 [ 1 1 1 1], L_0x7fc74657ae30, L_0x7fc746578df0, L_0x7fc746578920, L_0x7fc746578990;
S_0x7fc746d57bb0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d57870;
 .timescale -9 -12;
L_0x7fc74657ae30 .functor AND 1, L_0x7fc74657b000, L_0x7fc74657ad90, C4<1>, C4<1>;
L_0x7fc74657a9f0 .functor AND 1, L_0x7fc74657abc0, L_0x7fc74657ac60, C4<1>, C4<1>;
L_0x7fc74657a8c0 .functor AND 1, L_0x7fc74657aae0, L_0x7fc74657a820, C4<1>, C4<1>;
L_0x7fc74657a5a0 .functor AND 1, L_0x7fc74657a650, L_0x7fc74657a480, C4<1>, C4<1>;
v0x7fc746d58760_0 .net *"_ivl_0", 0 0, L_0x7fc74657b000;  1 drivers
v0x7fc746d58820_0 .net *"_ivl_1", 0 0, L_0x7fc74657ad90;  1 drivers
v0x7fc746d588c0_0 .net *"_ivl_10", 0 0, L_0x7fc74657a8c0;  1 drivers
v0x7fc746d58970_0 .net *"_ivl_12", 0 0, L_0x7fc74657a650;  1 drivers
v0x7fc746d58a20_0 .net *"_ivl_13", 0 0, L_0x7fc74657a480;  1 drivers
v0x7fc746d58b10_0 .net *"_ivl_14", 0 0, L_0x7fc74657a5a0;  1 drivers
v0x7fc746d58bc0_0 .net *"_ivl_2", 0 0, L_0x7fc74657ae30;  1 drivers
v0x7fc746d58c70_0 .net *"_ivl_4", 0 0, L_0x7fc74657abc0;  1 drivers
v0x7fc746d58d20_0 .net *"_ivl_5", 0 0, L_0x7fc74657ac60;  1 drivers
v0x7fc746d58e30_0 .net *"_ivl_6", 0 0, L_0x7fc74657a9f0;  1 drivers
v0x7fc746d58ee0_0 .net *"_ivl_8", 0 0, L_0x7fc74657aae0;  1 drivers
v0x7fc746d58f90_0 .net *"_ivl_9", 0 0, L_0x7fc74657a820;  1 drivers
S_0x7fc746d57d70 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d57bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746578df0 .functor XOR 1, L_0x7fc746578c20, L_0x7fc746578d10, C4<0>, C4<0>;
L_0x7fc746578e60 .functor AND 1, L_0x7fc746578c20, L_0x7fc746578d10, C4<1>, C4<1>;
v0x7fc746d57fc0_0 .net "a", 0 0, L_0x7fc746578c20;  1 drivers
v0x7fc746d58070_0 .net "b", 0 0, L_0x7fc746578d10;  1 drivers
v0x7fc746d58110_0 .net "c", 0 0, L_0x7fc746578e60;  1 drivers
v0x7fc746d581a0_0 .net "s", 0 0, L_0x7fc746578df0;  1 drivers
S_0x7fc746d58240 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d57bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746578920 .functor XOR 1, L_0x7fc7465786f0, L_0x7fc7465784e0, C4<0>, C4<0>;
L_0x7fc746578990 .functor AND 1, L_0x7fc7465786f0, L_0x7fc7465784e0, C4<1>, C4<1>;
v0x7fc746d58470_0 .net "a", 0 0, L_0x7fc7465786f0;  1 drivers
v0x7fc746d58510_0 .net "b", 0 0, L_0x7fc7465784e0;  1 drivers
v0x7fc746d585b0_0 .net "c", 0 0, L_0x7fc746578990;  1 drivers
v0x7fc746d58660_0 .net "s", 0 0, L_0x7fc746578920;  1 drivers
S_0x7fc746d59330 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746d55c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d594f0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d5ab10_0 .net "a", 1 0, L_0x7fc746575320;  1 drivers
v0x7fc746d5abd0_0 .net "b", 1 0, L_0x7fc7465753c0;  1 drivers
v0x7fc746d5ac70_0 .net "c", 3 0, L_0x7fc7465754f0;  alias, 1 drivers
v0x7fc746d5ad00_0 .net "temp", 3 0, L_0x7fc746575cd0;  1 drivers
L_0x7fc746577f70 .part L_0x7fc746575320, 0, 1;
L_0x7fc746578010 .part L_0x7fc7465753c0, 0, 1;
L_0x7fc746577de0 .part L_0x7fc746575320, 1, 1;
L_0x7fc746577bd0 .part L_0x7fc7465753c0, 0, 1;
L_0x7fc746576540 .part L_0x7fc746575320, 0, 1;
L_0x7fc7465765e0 .part L_0x7fc7465753c0, 1, 1;
L_0x7fc746576420 .part L_0x7fc746575320, 1, 1;
L_0x7fc746576220 .part L_0x7fc7465753c0, 1, 1;
L_0x7fc746575e80 .part L_0x7fc746575cd0, 0, 1;
L_0x7fc746575c30 .part L_0x7fc746575cd0, 1, 1;
L_0x7fc746575cd0 .concat8 [ 1 1 1 1], L_0x7fc746577c70, L_0x7fc746576370, L_0x7fc7465762c0, L_0x7fc7465760c0;
L_0x7fc746575940 .part L_0x7fc746575cd0, 2, 1;
L_0x7fc746575740 .part L_0x7fc746575cd0, 3, 1;
L_0x7fc7465754f0 .concat8 [ 1 1 1 1], L_0x7fc746578260, L_0x7fc746576050, L_0x7fc746575b20, L_0x7fc746575890;
S_0x7fc746d59680 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d59330;
 .timescale -9 -12;
L_0x7fc746578260 .functor AND 1, L_0x7fc746577f70, L_0x7fc746578010, C4<1>, C4<1>;
L_0x7fc746577c70 .functor AND 1, L_0x7fc746577de0, L_0x7fc746577bd0, C4<1>, C4<1>;
L_0x7fc746576370 .functor AND 1, L_0x7fc746576540, L_0x7fc7465765e0, C4<1>, C4<1>;
L_0x7fc7465762c0 .functor AND 1, L_0x7fc746576420, L_0x7fc746576220, C4<1>, C4<1>;
v0x7fc746d5a230_0 .net *"_ivl_0", 0 0, L_0x7fc746577f70;  1 drivers
v0x7fc746d5a2f0_0 .net *"_ivl_1", 0 0, L_0x7fc746578010;  1 drivers
v0x7fc746d5a390_0 .net *"_ivl_10", 0 0, L_0x7fc746576370;  1 drivers
v0x7fc746d5a440_0 .net *"_ivl_12", 0 0, L_0x7fc746576420;  1 drivers
v0x7fc746d5a4f0_0 .net *"_ivl_13", 0 0, L_0x7fc746576220;  1 drivers
v0x7fc746d5a5e0_0 .net *"_ivl_14", 0 0, L_0x7fc7465762c0;  1 drivers
v0x7fc746d5a690_0 .net *"_ivl_2", 0 0, L_0x7fc746578260;  1 drivers
v0x7fc746d5a740_0 .net *"_ivl_4", 0 0, L_0x7fc746577de0;  1 drivers
v0x7fc746d5a7f0_0 .net *"_ivl_5", 0 0, L_0x7fc746577bd0;  1 drivers
v0x7fc746d5a900_0 .net *"_ivl_6", 0 0, L_0x7fc746577c70;  1 drivers
v0x7fc746d5a9b0_0 .net *"_ivl_8", 0 0, L_0x7fc746576540;  1 drivers
v0x7fc746d5aa60_0 .net *"_ivl_9", 0 0, L_0x7fc7465765e0;  1 drivers
S_0x7fc746d59840 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d59680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746576050 .functor XOR 1, L_0x7fc746575e80, L_0x7fc746575c30, C4<0>, C4<0>;
L_0x7fc7465760c0 .functor AND 1, L_0x7fc746575e80, L_0x7fc746575c30, C4<1>, C4<1>;
v0x7fc746d59a90_0 .net "a", 0 0, L_0x7fc746575e80;  1 drivers
v0x7fc746d59b40_0 .net "b", 0 0, L_0x7fc746575c30;  1 drivers
v0x7fc746d59be0_0 .net "c", 0 0, L_0x7fc7465760c0;  1 drivers
v0x7fc746d59c70_0 .net "s", 0 0, L_0x7fc746576050;  1 drivers
S_0x7fc746d59d10 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d59680;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746575b20 .functor XOR 1, L_0x7fc746575940, L_0x7fc746575740, C4<0>, C4<0>;
L_0x7fc746575890 .functor AND 1, L_0x7fc746575940, L_0x7fc746575740, C4<1>, C4<1>;
v0x7fc746d59f40_0 .net "a", 0 0, L_0x7fc746575940;  1 drivers
v0x7fc746d59fe0_0 .net "b", 0 0, L_0x7fc746575740;  1 drivers
v0x7fc746d5a080_0 .net "c", 0 0, L_0x7fc746575890;  1 drivers
v0x7fc746d5a130_0 .net "s", 0 0, L_0x7fc746575b20;  1 drivers
S_0x7fc746d5ae00 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746d55c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d5afc0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d5c5d0_0 .net "a", 1 0, L_0x7fc74656ce10;  1 drivers
v0x7fc746d5c690_0 .net "b", 1 0, L_0x7fc74656cbe0;  1 drivers
v0x7fc746d5c730_0 .net "c", 3 0, L_0x7fc74656cd30;  alias, 1 drivers
v0x7fc746d5c7c0_0 .net "temp", 3 0, L_0x7fc74656d510;  1 drivers
L_0x7fc7465733c0 .part L_0x7fc74656ce10, 0, 1;
L_0x7fc746573460 .part L_0x7fc74656cbe0, 0, 1;
L_0x7fc746572fd0 .part L_0x7fc74656ce10, 1, 1;
L_0x7fc7465730b0 .part L_0x7fc74656cbe0, 0, 1;
L_0x7fc74656dd80 .part L_0x7fc74656ce10, 0, 1;
L_0x7fc74656de20 .part L_0x7fc74656cbe0, 1, 1;
L_0x7fc74656dc20 .part L_0x7fc74656ce10, 1, 1;
L_0x7fc74656d9e0 .part L_0x7fc74656cbe0, 1, 1;
L_0x7fc74656d680 .part L_0x7fc74656d510, 0, 1;
L_0x7fc74656d470 .part L_0x7fc74656d510, 1, 1;
L_0x7fc74656d510 .concat8 [ 1 1 1 1], L_0x7fc746572e50, L_0x7fc74656dbb0, L_0x7fc74656db00, L_0x7fc74656d8c0;
L_0x7fc74656d140 .part L_0x7fc74656d510, 2, 1;
L_0x7fc74656cf00 .part L_0x7fc74656d510, 3, 1;
L_0x7fc74656cd30 .concat8 [ 1 1 1 1], L_0x7fc746575610, L_0x7fc74656d850, L_0x7fc74656d380, L_0x7fc74656d0d0;
S_0x7fc746d5b130 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d5ae00;
 .timescale -9 -12;
L_0x7fc746575610 .functor AND 1, L_0x7fc7465733c0, L_0x7fc746573460, C4<1>, C4<1>;
L_0x7fc746572e50 .functor AND 1, L_0x7fc746572fd0, L_0x7fc7465730b0, C4<1>, C4<1>;
L_0x7fc74656dbb0 .functor AND 1, L_0x7fc74656dd80, L_0x7fc74656de20, C4<1>, C4<1>;
L_0x7fc74656db00 .functor AND 1, L_0x7fc74656dc20, L_0x7fc74656d9e0, C4<1>, C4<1>;
v0x7fc746d5bcf0_0 .net *"_ivl_0", 0 0, L_0x7fc7465733c0;  1 drivers
v0x7fc746d5bdb0_0 .net *"_ivl_1", 0 0, L_0x7fc746573460;  1 drivers
v0x7fc746d5be50_0 .net *"_ivl_10", 0 0, L_0x7fc74656dbb0;  1 drivers
v0x7fc746d5bf00_0 .net *"_ivl_12", 0 0, L_0x7fc74656dc20;  1 drivers
v0x7fc746d5bfb0_0 .net *"_ivl_13", 0 0, L_0x7fc74656d9e0;  1 drivers
v0x7fc746d5c0a0_0 .net *"_ivl_14", 0 0, L_0x7fc74656db00;  1 drivers
v0x7fc746d5c150_0 .net *"_ivl_2", 0 0, L_0x7fc746575610;  1 drivers
v0x7fc746d5c200_0 .net *"_ivl_4", 0 0, L_0x7fc746572fd0;  1 drivers
v0x7fc746d5c2b0_0 .net *"_ivl_5", 0 0, L_0x7fc7465730b0;  1 drivers
v0x7fc746d5c3c0_0 .net *"_ivl_6", 0 0, L_0x7fc746572e50;  1 drivers
v0x7fc746d5c470_0 .net *"_ivl_8", 0 0, L_0x7fc74656dd80;  1 drivers
v0x7fc746d5c520_0 .net *"_ivl_9", 0 0, L_0x7fc74656de20;  1 drivers
S_0x7fc746d5b300 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d5b130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74656d850 .functor XOR 1, L_0x7fc74656d680, L_0x7fc74656d470, C4<0>, C4<0>;
L_0x7fc74656d8c0 .functor AND 1, L_0x7fc74656d680, L_0x7fc74656d470, C4<1>, C4<1>;
v0x7fc746d5b550_0 .net "a", 0 0, L_0x7fc74656d680;  1 drivers
v0x7fc746d5b600_0 .net "b", 0 0, L_0x7fc74656d470;  1 drivers
v0x7fc746d5b6a0_0 .net "c", 0 0, L_0x7fc74656d8c0;  1 drivers
v0x7fc746d5b730_0 .net "s", 0 0, L_0x7fc74656d850;  1 drivers
S_0x7fc746d5b7d0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d5b130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74656d380 .functor XOR 1, L_0x7fc74656d140, L_0x7fc74656cf00, C4<0>, C4<0>;
L_0x7fc74656d0d0 .functor AND 1, L_0x7fc74656d140, L_0x7fc74656cf00, C4<1>, C4<1>;
v0x7fc746d5ba00_0 .net "a", 0 0, L_0x7fc74656d140;  1 drivers
v0x7fc746d5baa0_0 .net "b", 0 0, L_0x7fc74656cf00;  1 drivers
v0x7fc746d5bb40_0 .net "c", 0 0, L_0x7fc74656d0d0;  1 drivers
v0x7fc746d5bbf0_0 .net "s", 0 0, L_0x7fc74656d380;  1 drivers
S_0x7fc746d5d820 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746d45930;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746d5d9e0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746d64cf0_0 .net "a", 3 0, L_0x7fc7465553d0;  1 drivers
v0x7fc746d64db0_0 .net "b", 3 0, L_0x7fc7465551d0;  1 drivers
v0x7fc746d64e50_0 .net "c", 7 0, L_0x7fc7465555e0;  alias, 1 drivers
v0x7fc746d64f00_0 .net "concat1", 3 0, L_0x7fc746555e00;  1 drivers
v0x7fc746d64fb0_0 .net "concat2", 5 0, L_0x7fc746555c30;  1 drivers
v0x7fc746d650a0_0 .net "concat3", 5 0, L_0x7fc746555cd0;  1 drivers
v0x7fc746d65150_0 .net "concat4", 5 0, L_0x7fc746555890;  1 drivers
v0x7fc746d65200_0 .net "mul_00", 3 0, L_0x7fc746567c70;  1 drivers
v0x7fc746d652a0_0 .net "mul_01", 3 0, L_0x7fc74655ce30;  1 drivers
v0x7fc746d653d0_0 .net "mul_10", 3 0, L_0x7fc746561110;  1 drivers
v0x7fc746d65460_0 .net "mul_11", 3 0, L_0x7fc746559360;  1 drivers
v0x7fc746d654f0_0 .net "sum_temp1", 3 0, L_0x7fc746555ea0;  1 drivers
v0x7fc746d65590_0 .net "sum_temp2", 5 0, L_0x7fc746555a60;  1 drivers
v0x7fc746d65640_0 .net "sum_temp3", 5 0, L_0x7fc746555970;  1 drivers
L_0x7fc746567a40 .part L_0x7fc7465553d0, 0, 2;
L_0x7fc746567ae0 .part L_0x7fc7465551d0, 0, 2;
L_0x7fc746560f40 .part L_0x7fc7465553d0, 2, 2;
L_0x7fc746560fe0 .part L_0x7fc7465551d0, 0, 2;
L_0x7fc74655cc60 .part L_0x7fc7465553d0, 0, 2;
L_0x7fc74655cd00 .part L_0x7fc7465551d0, 2, 2;
L_0x7fc746559440 .part L_0x7fc7465553d0, 2, 2;
L_0x7fc746556220 .part L_0x7fc7465551d0, 2, 2;
L_0x7fc746556050 .part L_0x7fc746567c70, 2, 2;
L_0x7fc746555ea0 .arith/sum 4, L_0x7fc746561110, L_0x7fc746555e00;
L_0x7fc746555a60 .arith/sum 6, L_0x7fc746555c30, L_0x7fc746555cd0;
L_0x7fc746555970 .arith/sum 6, L_0x7fc746555890, L_0x7fc746555a60;
L_0x7fc746555760 .part L_0x7fc746567c70, 0, 2;
L_0x7fc7465555e0 .concat8 [ 2 6 0 0], L_0x7fc746555760, L_0x7fc746555320;
S_0x7fc746d5db50 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746d5d820;
 .timescale -9 -12;
L_0x7fc746555320 .functor BUFZ 6, L_0x7fc746555970, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746d647e0_0 .net *"_ivl_10", 1 0, L_0x7fc746556050;  1 drivers
L_0x7fc746e02c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d648a0_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e02c30;  1 drivers
L_0x7fc746e02c78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d64940_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e02c78;  1 drivers
L_0x7fc746e02cc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d649f0_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e02cc0;  1 drivers
v0x7fc746d64aa0_0 .net *"_ivl_25", 1 0, L_0x7fc746555760;  1 drivers
v0x7fc746d64b90_0 .net *"_ivl_27", 5 0, L_0x7fc746555320;  1 drivers
L_0x7fc746e02be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d64c40_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e02be8;  1 drivers
L_0x7fc746555e00 .concat [ 2 2 0 0], L_0x7fc746556050, L_0x7fc746e02be8;
L_0x7fc746555c30 .concat [ 4 2 0 0], L_0x7fc74655ce30, L_0x7fc746e02c30;
L_0x7fc746555cd0 .concat [ 2 4 0 0], L_0x7fc746e02c78, L_0x7fc746559360;
L_0x7fc746555890 .concat [ 4 2 0 0], L_0x7fc746555ea0, L_0x7fc746e02cc0;
S_0x7fc746d5dd20 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746d5db50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d5def0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d5f4a0_0 .net "a", 1 0, L_0x7fc746567a40;  1 drivers
v0x7fc746d5f560_0 .net "b", 1 0, L_0x7fc746567ae0;  1 drivers
v0x7fc746d5f600_0 .net "c", 3 0, L_0x7fc746567c70;  alias, 1 drivers
v0x7fc746d5f690_0 .net "temp", 3 0, L_0x7fc746568400;  1 drivers
L_0x7fc74656a6f0 .part L_0x7fc746567a40, 0, 1;
L_0x7fc74656a480 .part L_0x7fc746567ae0, 0, 1;
L_0x7fc74656a2b0 .part L_0x7fc746567a40, 1, 1;
L_0x7fc74656a350 .part L_0x7fc746567ae0, 0, 1;
L_0x7fc746568cd0 .part L_0x7fc746567a40, 0, 1;
L_0x7fc746568a50 .part L_0x7fc746567ae0, 1, 1;
L_0x7fc746568880 .part L_0x7fc746567a40, 1, 1;
L_0x7fc7465686b0 .part L_0x7fc746567ae0, 1, 1;
L_0x7fc7465685d0 .part L_0x7fc746568400, 0, 1;
L_0x7fc746568360 .part L_0x7fc746568400, 1, 1;
L_0x7fc746568400 .concat8 [ 1 1 1 1], L_0x7fc746568c20, L_0x7fc746568af0, L_0x7fc7465687d0, L_0x7fc7465684e0;
L_0x7fc746567da0 .part L_0x7fc746568400, 2, 1;
L_0x7fc746567bd0 .part L_0x7fc746568400, 3, 1;
L_0x7fc746567c70 .concat8 [ 1 1 1 1], L_0x7fc74656a520, L_0x7fc7465689a0, L_0x7fc746567f70, L_0x7fc746567fe0;
S_0x7fc746d5e000 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d5dd20;
 .timescale -9 -12;
L_0x7fc74656a520 .functor AND 1, L_0x7fc74656a6f0, L_0x7fc74656a480, C4<1>, C4<1>;
L_0x7fc746568c20 .functor AND 1, L_0x7fc74656a2b0, L_0x7fc74656a350, C4<1>, C4<1>;
L_0x7fc746568af0 .functor AND 1, L_0x7fc746568cd0, L_0x7fc746568a50, C4<1>, C4<1>;
L_0x7fc7465687d0 .functor AND 1, L_0x7fc746568880, L_0x7fc7465686b0, C4<1>, C4<1>;
v0x7fc746d5ebc0_0 .net *"_ivl_0", 0 0, L_0x7fc74656a6f0;  1 drivers
v0x7fc746d5ec80_0 .net *"_ivl_1", 0 0, L_0x7fc74656a480;  1 drivers
v0x7fc746d5ed20_0 .net *"_ivl_10", 0 0, L_0x7fc746568af0;  1 drivers
v0x7fc746d5edd0_0 .net *"_ivl_12", 0 0, L_0x7fc746568880;  1 drivers
v0x7fc746d5ee80_0 .net *"_ivl_13", 0 0, L_0x7fc7465686b0;  1 drivers
v0x7fc746d5ef70_0 .net *"_ivl_14", 0 0, L_0x7fc7465687d0;  1 drivers
v0x7fc746d5f020_0 .net *"_ivl_2", 0 0, L_0x7fc74656a520;  1 drivers
v0x7fc746d5f0d0_0 .net *"_ivl_4", 0 0, L_0x7fc74656a2b0;  1 drivers
v0x7fc746d5f180_0 .net *"_ivl_5", 0 0, L_0x7fc74656a350;  1 drivers
v0x7fc746d5f290_0 .net *"_ivl_6", 0 0, L_0x7fc746568c20;  1 drivers
v0x7fc746d5f340_0 .net *"_ivl_8", 0 0, L_0x7fc746568cd0;  1 drivers
v0x7fc746d5f3f0_0 .net *"_ivl_9", 0 0, L_0x7fc746568a50;  1 drivers
S_0x7fc746d5e1d0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d5e000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465689a0 .functor XOR 1, L_0x7fc7465685d0, L_0x7fc746568360, C4<0>, C4<0>;
L_0x7fc7465684e0 .functor AND 1, L_0x7fc7465685d0, L_0x7fc746568360, C4<1>, C4<1>;
v0x7fc746d5e420_0 .net "a", 0 0, L_0x7fc7465685d0;  1 drivers
v0x7fc746d5e4d0_0 .net "b", 0 0, L_0x7fc746568360;  1 drivers
v0x7fc746d5e570_0 .net "c", 0 0, L_0x7fc7465684e0;  1 drivers
v0x7fc746d5e600_0 .net "s", 0 0, L_0x7fc7465689a0;  1 drivers
S_0x7fc746d5e6a0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d5e000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746567f70 .functor XOR 1, L_0x7fc746567da0, L_0x7fc746567bd0, C4<0>, C4<0>;
L_0x7fc746567fe0 .functor AND 1, L_0x7fc746567da0, L_0x7fc746567bd0, C4<1>, C4<1>;
v0x7fc746d5e8d0_0 .net "a", 0 0, L_0x7fc746567da0;  1 drivers
v0x7fc746d5e970_0 .net "b", 0 0, L_0x7fc746567bd0;  1 drivers
v0x7fc746d5ea10_0 .net "c", 0 0, L_0x7fc746567fe0;  1 drivers
v0x7fc746d5eac0_0 .net "s", 0 0, L_0x7fc746567f70;  1 drivers
S_0x7fc746d5f790 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746d5db50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d5f960 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d60f60_0 .net "a", 1 0, L_0x7fc746560f40;  1 drivers
v0x7fc746d61020_0 .net "b", 1 0, L_0x7fc746560fe0;  1 drivers
v0x7fc746d610c0_0 .net "c", 3 0, L_0x7fc746561110;  alias, 1 drivers
v0x7fc746d61150_0 .net "temp", 3 0, L_0x7fc7465618f0;  1 drivers
L_0x7fc746565aa0 .part L_0x7fc746560f40, 0, 1;
L_0x7fc746565b40 .part L_0x7fc746560fe0, 0, 1;
L_0x7fc746565560 .part L_0x7fc746560f40, 1, 1;
L_0x7fc746565320 .part L_0x7fc746560fe0, 0, 1;
L_0x7fc746565150 .part L_0x7fc746560f40, 0, 1;
L_0x7fc7465651f0 .part L_0x7fc746560fe0, 1, 1;
L_0x7fc746562040 .part L_0x7fc746560f40, 1, 1;
L_0x7fc746561e40 .part L_0x7fc746560fe0, 1, 1;
L_0x7fc746561aa0 .part L_0x7fc7465618f0, 0, 1;
L_0x7fc746561850 .part L_0x7fc7465618f0, 1, 1;
L_0x7fc7465618f0 .concat8 [ 1 1 1 1], L_0x7fc7465653c0, L_0x7fc746561f90, L_0x7fc746561ee0, L_0x7fc746561ce0;
L_0x7fc746561560 .part L_0x7fc7465618f0, 2, 1;
L_0x7fc746561360 .part L_0x7fc7465618f0, 3, 1;
L_0x7fc746561110 .concat8 [ 1 1 1 1], L_0x7fc7465654f0, L_0x7fc746561c70, L_0x7fc746561740, L_0x7fc7465614b0;
S_0x7fc746d5fad0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d5f790;
 .timescale -9 -12;
L_0x7fc7465654f0 .functor AND 1, L_0x7fc746565aa0, L_0x7fc746565b40, C4<1>, C4<1>;
L_0x7fc7465653c0 .functor AND 1, L_0x7fc746565560, L_0x7fc746565320, C4<1>, C4<1>;
L_0x7fc746561f90 .functor AND 1, L_0x7fc746565150, L_0x7fc7465651f0, C4<1>, C4<1>;
L_0x7fc746561ee0 .functor AND 1, L_0x7fc746562040, L_0x7fc746561e40, C4<1>, C4<1>;
v0x7fc746d60680_0 .net *"_ivl_0", 0 0, L_0x7fc746565aa0;  1 drivers
v0x7fc746d60740_0 .net *"_ivl_1", 0 0, L_0x7fc746565b40;  1 drivers
v0x7fc746d607e0_0 .net *"_ivl_10", 0 0, L_0x7fc746561f90;  1 drivers
v0x7fc746d60890_0 .net *"_ivl_12", 0 0, L_0x7fc746562040;  1 drivers
v0x7fc746d60940_0 .net *"_ivl_13", 0 0, L_0x7fc746561e40;  1 drivers
v0x7fc746d60a30_0 .net *"_ivl_14", 0 0, L_0x7fc746561ee0;  1 drivers
v0x7fc746d60ae0_0 .net *"_ivl_2", 0 0, L_0x7fc7465654f0;  1 drivers
v0x7fc746d60b90_0 .net *"_ivl_4", 0 0, L_0x7fc746565560;  1 drivers
v0x7fc746d60c40_0 .net *"_ivl_5", 0 0, L_0x7fc746565320;  1 drivers
v0x7fc746d60d50_0 .net *"_ivl_6", 0 0, L_0x7fc7465653c0;  1 drivers
v0x7fc746d60e00_0 .net *"_ivl_8", 0 0, L_0x7fc746565150;  1 drivers
v0x7fc746d60eb0_0 .net *"_ivl_9", 0 0, L_0x7fc7465651f0;  1 drivers
S_0x7fc746d5fc90 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d5fad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746561c70 .functor XOR 1, L_0x7fc746561aa0, L_0x7fc746561850, C4<0>, C4<0>;
L_0x7fc746561ce0 .functor AND 1, L_0x7fc746561aa0, L_0x7fc746561850, C4<1>, C4<1>;
v0x7fc746d5fee0_0 .net "a", 0 0, L_0x7fc746561aa0;  1 drivers
v0x7fc746d5ff90_0 .net "b", 0 0, L_0x7fc746561850;  1 drivers
v0x7fc746d60030_0 .net "c", 0 0, L_0x7fc746561ce0;  1 drivers
v0x7fc746d600c0_0 .net "s", 0 0, L_0x7fc746561c70;  1 drivers
S_0x7fc746d60160 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d5fad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746561740 .functor XOR 1, L_0x7fc746561560, L_0x7fc746561360, C4<0>, C4<0>;
L_0x7fc7465614b0 .functor AND 1, L_0x7fc746561560, L_0x7fc746561360, C4<1>, C4<1>;
v0x7fc746d60390_0 .net "a", 0 0, L_0x7fc746561560;  1 drivers
v0x7fc746d60430_0 .net "b", 0 0, L_0x7fc746561360;  1 drivers
v0x7fc746d604d0_0 .net "c", 0 0, L_0x7fc7465614b0;  1 drivers
v0x7fc746d60580_0 .net "s", 0 0, L_0x7fc746561740;  1 drivers
S_0x7fc746d61250 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746d5db50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d61410 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d62a30_0 .net "a", 1 0, L_0x7fc74655cc60;  1 drivers
v0x7fc746d62af0_0 .net "b", 1 0, L_0x7fc74655cd00;  1 drivers
v0x7fc746d62b90_0 .net "c", 3 0, L_0x7fc74655ce30;  alias, 1 drivers
v0x7fc746d62c20_0 .net "temp", 3 0, L_0x7fc74655eb20;  1 drivers
L_0x7fc746560d70 .part L_0x7fc74655cc60, 0, 1;
L_0x7fc746560e10 .part L_0x7fc74655cd00, 0, 1;
L_0x7fc74655f790 .part L_0x7fc74655cc60, 1, 1;
L_0x7fc74655f510 .part L_0x7fc74655cd00, 0, 1;
L_0x7fc74655f380 .part L_0x7fc74655cc60, 0, 1;
L_0x7fc74655f420 .part L_0x7fc74655cd00, 1, 1;
L_0x7fc74655f260 .part L_0x7fc74655cc60, 1, 1;
L_0x7fc74655f020 .part L_0x7fc74655cd00, 1, 1;
L_0x7fc74655ecb0 .part L_0x7fc74655eb20, 0, 1;
L_0x7fc74655ea80 .part L_0x7fc74655eb20, 1, 1;
L_0x7fc74655eb20 .concat8 [ 1 1 1 1], L_0x7fc74655f5f0, L_0x7fc74655f170, L_0x7fc74655f0c0, L_0x7fc74655ec00;
L_0x7fc74655e740 .part L_0x7fc74655eb20, 2, 1;
L_0x7fc74655e540 .part L_0x7fc74655eb20, 3, 1;
L_0x7fc74655ce30 .concat8 [ 1 1 1 1], L_0x7fc74655f6e0, L_0x7fc74655ee90, L_0x7fc74655e980, L_0x7fc74655e690;
S_0x7fc746d615a0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d61250;
 .timescale -9 -12;
L_0x7fc74655f6e0 .functor AND 1, L_0x7fc746560d70, L_0x7fc746560e10, C4<1>, C4<1>;
L_0x7fc74655f5f0 .functor AND 1, L_0x7fc74655f790, L_0x7fc74655f510, C4<1>, C4<1>;
L_0x7fc74655f170 .functor AND 1, L_0x7fc74655f380, L_0x7fc74655f420, C4<1>, C4<1>;
L_0x7fc74655f0c0 .functor AND 1, L_0x7fc74655f260, L_0x7fc74655f020, C4<1>, C4<1>;
v0x7fc746d62150_0 .net *"_ivl_0", 0 0, L_0x7fc746560d70;  1 drivers
v0x7fc746d62210_0 .net *"_ivl_1", 0 0, L_0x7fc746560e10;  1 drivers
v0x7fc746d622b0_0 .net *"_ivl_10", 0 0, L_0x7fc74655f170;  1 drivers
v0x7fc746d62360_0 .net *"_ivl_12", 0 0, L_0x7fc74655f260;  1 drivers
v0x7fc746d62410_0 .net *"_ivl_13", 0 0, L_0x7fc74655f020;  1 drivers
v0x7fc746d62500_0 .net *"_ivl_14", 0 0, L_0x7fc74655f0c0;  1 drivers
v0x7fc746d625b0_0 .net *"_ivl_2", 0 0, L_0x7fc74655f6e0;  1 drivers
v0x7fc746d62660_0 .net *"_ivl_4", 0 0, L_0x7fc74655f790;  1 drivers
v0x7fc746d62710_0 .net *"_ivl_5", 0 0, L_0x7fc74655f510;  1 drivers
v0x7fc746d62820_0 .net *"_ivl_6", 0 0, L_0x7fc74655f5f0;  1 drivers
v0x7fc746d628d0_0 .net *"_ivl_8", 0 0, L_0x7fc74655f380;  1 drivers
v0x7fc746d62980_0 .net *"_ivl_9", 0 0, L_0x7fc74655f420;  1 drivers
S_0x7fc746d61760 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d615a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74655ee90 .functor XOR 1, L_0x7fc74655ecb0, L_0x7fc74655ea80, C4<0>, C4<0>;
L_0x7fc74655ec00 .functor AND 1, L_0x7fc74655ecb0, L_0x7fc74655ea80, C4<1>, C4<1>;
v0x7fc746d619b0_0 .net "a", 0 0, L_0x7fc74655ecb0;  1 drivers
v0x7fc746d61a60_0 .net "b", 0 0, L_0x7fc74655ea80;  1 drivers
v0x7fc746d61b00_0 .net "c", 0 0, L_0x7fc74655ec00;  1 drivers
v0x7fc746d61b90_0 .net "s", 0 0, L_0x7fc74655ee90;  1 drivers
S_0x7fc746d61c30 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d615a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74655e980 .functor XOR 1, L_0x7fc74655e740, L_0x7fc74655e540, C4<0>, C4<0>;
L_0x7fc74655e690 .functor AND 1, L_0x7fc74655e740, L_0x7fc74655e540, C4<1>, C4<1>;
v0x7fc746d61e60_0 .net "a", 0 0, L_0x7fc74655e740;  1 drivers
v0x7fc746d61f00_0 .net "b", 0 0, L_0x7fc74655e540;  1 drivers
v0x7fc746d61fa0_0 .net "c", 0 0, L_0x7fc74655e690;  1 drivers
v0x7fc746d62050_0 .net "s", 0 0, L_0x7fc74655e980;  1 drivers
S_0x7fc746d62d20 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746d5db50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d62ee0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d644f0_0 .net "a", 1 0, L_0x7fc746559440;  1 drivers
v0x7fc746d645b0_0 .net "b", 1 0, L_0x7fc746556220;  1 drivers
v0x7fc746d64650_0 .net "c", 3 0, L_0x7fc746559360;  alias, 1 drivers
v0x7fc746d646e0_0 .net "temp", 3 0, L_0x7fc74655bcb0;  1 drivers
L_0x7fc74655ca90 .part L_0x7fc746559440, 0, 1;
L_0x7fc74655cb30 .part L_0x7fc746556220, 0, 1;
L_0x7fc74655c8c0 .part L_0x7fc746559440, 1, 1;
L_0x7fc74655c9a0 .part L_0x7fc746556220, 0, 1;
L_0x7fc74655c520 .part L_0x7fc746559440, 0, 1;
L_0x7fc74655c5c0 .part L_0x7fc746556220, 1, 1;
L_0x7fc74655c3c0 .part L_0x7fc746559440, 1, 1;
L_0x7fc74655c180 .part L_0x7fc746556220, 1, 1;
L_0x7fc74655be20 .part L_0x7fc74655bcb0, 0, 1;
L_0x7fc74655bc10 .part L_0x7fc74655bcb0, 1, 1;
L_0x7fc74655bcb0 .concat8 [ 1 1 1 1], L_0x7fc74655c730, L_0x7fc74655c350, L_0x7fc74655c2a0, L_0x7fc74655c060;
L_0x7fc746559770 .part L_0x7fc74655bcb0, 2, 1;
L_0x7fc746559530 .part L_0x7fc74655bcb0, 3, 1;
L_0x7fc746559360 .concat8 [ 1 1 1 1], L_0x7fc74655cf50, L_0x7fc74655bff0, L_0x7fc746559d90, L_0x7fc746559700;
S_0x7fc746d63050 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d62d20;
 .timescale -9 -12;
L_0x7fc74655cf50 .functor AND 1, L_0x7fc74655ca90, L_0x7fc74655cb30, C4<1>, C4<1>;
L_0x7fc74655c730 .functor AND 1, L_0x7fc74655c8c0, L_0x7fc74655c9a0, C4<1>, C4<1>;
L_0x7fc74655c350 .functor AND 1, L_0x7fc74655c520, L_0x7fc74655c5c0, C4<1>, C4<1>;
L_0x7fc74655c2a0 .functor AND 1, L_0x7fc74655c3c0, L_0x7fc74655c180, C4<1>, C4<1>;
v0x7fc746d63c10_0 .net *"_ivl_0", 0 0, L_0x7fc74655ca90;  1 drivers
v0x7fc746d63cd0_0 .net *"_ivl_1", 0 0, L_0x7fc74655cb30;  1 drivers
v0x7fc746d63d70_0 .net *"_ivl_10", 0 0, L_0x7fc74655c350;  1 drivers
v0x7fc746d63e20_0 .net *"_ivl_12", 0 0, L_0x7fc74655c3c0;  1 drivers
v0x7fc746d63ed0_0 .net *"_ivl_13", 0 0, L_0x7fc74655c180;  1 drivers
v0x7fc746d63fc0_0 .net *"_ivl_14", 0 0, L_0x7fc74655c2a0;  1 drivers
v0x7fc746d64070_0 .net *"_ivl_2", 0 0, L_0x7fc74655cf50;  1 drivers
v0x7fc746d64120_0 .net *"_ivl_4", 0 0, L_0x7fc74655c8c0;  1 drivers
v0x7fc746d641d0_0 .net *"_ivl_5", 0 0, L_0x7fc74655c9a0;  1 drivers
v0x7fc746d642e0_0 .net *"_ivl_6", 0 0, L_0x7fc74655c730;  1 drivers
v0x7fc746d64390_0 .net *"_ivl_8", 0 0, L_0x7fc74655c520;  1 drivers
v0x7fc746d64440_0 .net *"_ivl_9", 0 0, L_0x7fc74655c5c0;  1 drivers
S_0x7fc746d63220 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d63050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74655bff0 .functor XOR 1, L_0x7fc74655be20, L_0x7fc74655bc10, C4<0>, C4<0>;
L_0x7fc74655c060 .functor AND 1, L_0x7fc74655be20, L_0x7fc74655bc10, C4<1>, C4<1>;
v0x7fc746d63470_0 .net "a", 0 0, L_0x7fc74655be20;  1 drivers
v0x7fc746d63520_0 .net "b", 0 0, L_0x7fc74655bc10;  1 drivers
v0x7fc746d635c0_0 .net "c", 0 0, L_0x7fc74655c060;  1 drivers
v0x7fc746d63650_0 .net "s", 0 0, L_0x7fc74655bff0;  1 drivers
S_0x7fc746d636f0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d63050;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746559d90 .functor XOR 1, L_0x7fc746559770, L_0x7fc746559530, C4<0>, C4<0>;
L_0x7fc746559700 .functor AND 1, L_0x7fc746559770, L_0x7fc746559530, C4<1>, C4<1>;
v0x7fc746d63920_0 .net "a", 0 0, L_0x7fc746559770;  1 drivers
v0x7fc746d639c0_0 .net "b", 0 0, L_0x7fc746559530;  1 drivers
v0x7fc746d63a60_0 .net "c", 0 0, L_0x7fc746559700;  1 drivers
v0x7fc746d63b10_0 .net "s", 0 0, L_0x7fc746559d90;  1 drivers
S_0x7fc746d67600 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc74567fb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x7fc746d677c0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000010000>;
v0x7fc746dec260_0 .net "a", 15 0, L_0x7fc746f35bf0;  1 drivers
v0x7fc746dec320_0 .net "b", 15 0, L_0x7fc746f35d10;  1 drivers
v0x7fc746dec3c0_0 .net "c", 31 0, L_0x7fc746f35a60;  alias, 1 drivers
v0x7fc746dec470_0 .net "concat1", 15 0, L_0x7fc746f35150;  1 drivers
v0x7fc746dec520_0 .net "concat2", 23 0, L_0x7fc746f353b0;  1 drivers
v0x7fc746dec610_0 .net "concat3", 23 0, L_0x7fc746f35450;  1 drivers
v0x7fc746dec6c0_0 .net "concat4", 23 0, L_0x7fc746f35670;  1 drivers
v0x7fc746dec770_0 .net "mul_00", 15 0, L_0x7fc7465c9a40;  1 drivers
v0x7fc746dec810_0 .net "mul_01", 15 0, L_0x7fc746f1b930;  1 drivers
v0x7fc746dec940_0 .net "mul_10", 15 0, L_0x7fc746a2d9a0;  1 drivers
v0x7fc746dec9d0_0 .net "mul_11", 15 0, L_0x7fc746f34ce0;  1 drivers
v0x7fc746deca60_0 .net "sum_temp1", 15 0, L_0x7fc746f35270;  1 drivers
v0x7fc746decb00_0 .net "sum_temp2", 23 0, L_0x7fc746f35530;  1 drivers
v0x7fc746decbb0_0 .net "sum_temp3", 23 0, L_0x7fc746f35790;  1 drivers
L_0x7fc7465c6730 .part L_0x7fc746f35bf0, 0, 8;
L_0x7fc7465c67d0 .part L_0x7fc746f35d10, 0, 8;
L_0x7fc746a2daf0 .part L_0x7fc746f35bf0, 8, 8;
L_0x7fc746a278c0 .part L_0x7fc746f35d10, 0, 8;
L_0x7fc746f1bac0 .part L_0x7fc746f35bf0, 0, 8;
L_0x7fc746f1bb60 .part L_0x7fc746f35d10, 8, 8;
L_0x7fc746f34e70 .part L_0x7fc746f35bf0, 8, 8;
L_0x7fc746f34f90 .part L_0x7fc746f35d10, 8, 8;
L_0x7fc746f350b0 .part L_0x7fc7465c9a40, 8, 8;
L_0x7fc746f35270 .arith/sum 16, L_0x7fc746a2d9a0, L_0x7fc746f35150;
L_0x7fc746f35530 .arith/sum 24, L_0x7fc746f353b0, L_0x7fc746f35450;
L_0x7fc746f35790 .arith/sum 24, L_0x7fc746f35670, L_0x7fc746f35530;
L_0x7fc746f358d0 .part L_0x7fc7465c9a40, 0, 8;
L_0x7fc746f35a60 .concat8 [ 8 24 0 0], L_0x7fc746f358d0, L_0x7fc746f35b40;
S_0x7fc746d67950 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746d67600;
 .timescale -9 -12;
L_0x7fc746f35b40 .functor BUFZ 24, L_0x7fc746f35790, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x7fc746debd50_0 .net *"_ivl_10", 7 0, L_0x7fc746f350b0;  1 drivers
L_0x7fc746e04610 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc746debe10_0 .net/2u *"_ivl_13", 7 0, L_0x7fc746e04610;  1 drivers
L_0x7fc746e04658 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc746debeb0_0 .net/2u *"_ivl_17", 7 0, L_0x7fc746e04658;  1 drivers
L_0x7fc746e046a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc746debf60_0 .net/2u *"_ivl_21", 7 0, L_0x7fc746e046a0;  1 drivers
v0x7fc746dec010_0 .net *"_ivl_25", 7 0, L_0x7fc746f358d0;  1 drivers
v0x7fc746dec100_0 .net *"_ivl_27", 23 0, L_0x7fc746f35b40;  1 drivers
L_0x7fc746e045c8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc746dec1b0_0 .net/2u *"_ivl_8", 7 0, L_0x7fc746e045c8;  1 drivers
L_0x7fc746f35150 .concat [ 8 8 0 0], L_0x7fc746f350b0, L_0x7fc746e045c8;
L_0x7fc746f353b0 .concat [ 16 8 0 0], L_0x7fc746f1b930, L_0x7fc746e04610;
L_0x7fc746f35450 .concat [ 8 16 0 0], L_0x7fc746e04658, L_0x7fc746f34ce0;
L_0x7fc746f35670 .concat [ 16 8 0 0], L_0x7fc746f35270, L_0x7fc746e046a0;
S_0x7fc746d67b10 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746d67950;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x7fc746d67ce0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000001000>;
v0x7fc746d88110_0 .net "a", 7 0, L_0x7fc7465c6730;  1 drivers
v0x7fc746d881d0_0 .net "b", 7 0, L_0x7fc7465c67d0;  1 drivers
v0x7fc746d88270_0 .net "c", 15 0, L_0x7fc7465c9a40;  alias, 1 drivers
v0x7fc746d88320_0 .net "concat1", 7 0, L_0x7fc746534580;  1 drivers
v0x7fc746d883d0_0 .net "concat2", 11 0, L_0x7fc746528790;  1 drivers
v0x7fc746d884c0_0 .net "concat3", 11 0, L_0x7fc746528830;  1 drivers
v0x7fc746d88570_0 .net "concat4", 11 0, L_0x7fc74651caa0;  1 drivers
v0x7fc746d88620_0 .net "mul_00", 7 0, L_0x7fc746539d50;  1 drivers
v0x7fc746d886c0_0 .net "mul_01", 7 0, L_0x7fc746512fe0;  1 drivers
v0x7fc746d887f0_0 .net "mul_10", 7 0, L_0x7fc746524a20;  1 drivers
v0x7fc746d88880_0 .net "mul_11", 7 0, L_0x7fc746565900;  1 drivers
v0x7fc746d88910_0 .net "sum_temp1", 7 0, L_0x7fc746534620;  1 drivers
v0x7fc746d889b0_0 .net "sum_temp2", 11 0, L_0x7fc7465288d0;  1 drivers
v0x7fc746d88a60_0 .net "sum_temp3", 11 0, L_0x7fc7465edbd0;  1 drivers
L_0x7fc746539b40 .part L_0x7fc7465c6730, 0, 4;
L_0x7fc7465398c0 .part L_0x7fc7465c67d0, 0, 4;
L_0x7fc746524810 .part L_0x7fc7465c6730, 4, 4;
L_0x7fc746524590 .part L_0x7fc7465c67d0, 0, 4;
L_0x7fc746512dd0 .part L_0x7fc7465c6730, 0, 4;
L_0x7fc746510be0 .part L_0x7fc7465c67d0, 4, 4;
L_0x7fc746559ad0 .part L_0x7fc7465c6730, 4, 4;
L_0x7fc74654dca0 .part L_0x7fc7465c67d0, 4, 4;
L_0x7fc74654dd40 .part L_0x7fc746539d50, 4, 4;
L_0x7fc746534620 .arith/sum 8, L_0x7fc746524a20, L_0x7fc746534580;
L_0x7fc7465288d0 .arith/sum 12, L_0x7fc746528790, L_0x7fc746528830;
L_0x7fc7465edbd0 .arith/sum 12, L_0x7fc74651caa0, L_0x7fc7465288d0;
L_0x7fc7465edd10 .part L_0x7fc746539d50, 0, 4;
L_0x7fc7465c9a40 .concat8 [ 4 12 0 0], L_0x7fc7465edd10, L_0x7fc7465c9ae0;
S_0x7fc746d67df0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746d67b10;
 .timescale -9 -12;
L_0x7fc7465c9ae0 .functor BUFZ 12, L_0x7fc7465edbd0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7fc746d87c00_0 .net *"_ivl_10", 3 0, L_0x7fc74654dd40;  1 drivers
L_0x7fc746e03410 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746d87cc0_0 .net/2u *"_ivl_13", 3 0, L_0x7fc746e03410;  1 drivers
L_0x7fc746e03458 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746d87d60_0 .net/2u *"_ivl_17", 3 0, L_0x7fc746e03458;  1 drivers
L_0x7fc746e034a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746d87e10_0 .net/2u *"_ivl_21", 3 0, L_0x7fc746e034a0;  1 drivers
v0x7fc746d87ec0_0 .net *"_ivl_25", 3 0, L_0x7fc7465edd10;  1 drivers
v0x7fc746d87fb0_0 .net *"_ivl_27", 11 0, L_0x7fc7465c9ae0;  1 drivers
L_0x7fc746e033c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746d88060_0 .net/2u *"_ivl_8", 3 0, L_0x7fc746e033c8;  1 drivers
L_0x7fc746534580 .concat [ 4 4 0 0], L_0x7fc74654dd40, L_0x7fc746e033c8;
L_0x7fc746528790 .concat [ 8 4 0 0], L_0x7fc746512fe0, L_0x7fc746e03410;
L_0x7fc746528830 .concat [ 4 8 0 0], L_0x7fc746e03458, L_0x7fc746565900;
L_0x7fc74651caa0 .concat [ 8 4 0 0], L_0x7fc746534620, L_0x7fc746e034a0;
S_0x7fc746d67fc0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746d67df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746d68190 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746d6f440_0 .net "a", 3 0, L_0x7fc746539b40;  1 drivers
v0x7fc746d6f500_0 .net "b", 3 0, L_0x7fc7465398c0;  1 drivers
v0x7fc746d6f5a0_0 .net "c", 7 0, L_0x7fc746539d50;  alias, 1 drivers
v0x7fc746d6f650_0 .net "concat1", 3 0, L_0x7fc74653ba30;  1 drivers
v0x7fc746d6f700_0 .net "concat2", 5 0, L_0x7fc74653b860;  1 drivers
v0x7fc746d6f7f0_0 .net "concat3", 5 0, L_0x7fc74653b900;  1 drivers
v0x7fc746d6f8a0_0 .net "concat4", 5 0, L_0x7fc74653a000;  1 drivers
v0x7fc746d6f950_0 .net "mul_00", 3 0, L_0x7fc74654a010;  1 drivers
v0x7fc746d6f9f0_0 .net "mul_01", 3 0, L_0x7fc7465443d0;  1 drivers
v0x7fc746d6fb20_0 .net "mul_10", 3 0, L_0x7fc7465471f0;  1 drivers
v0x7fc746d6fbb0_0 .net "mul_11", 3 0, L_0x7fc74653bfa0;  1 drivers
v0x7fc746d6fc40_0 .net "sum_temp1", 3 0, L_0x7fc74653bad0;  1 drivers
v0x7fc746d6fce0_0 .net "sum_temp2", 5 0, L_0x7fc74653a1d0;  1 drivers
v0x7fc746d6fd90_0 .net "sum_temp3", 5 0, L_0x7fc74653a0e0;  1 drivers
L_0x7fc746549e40 .part L_0x7fc746539b40, 0, 2;
L_0x7fc746549ee0 .part L_0x7fc7465398c0, 0, 2;
L_0x7fc7465472d0 .part L_0x7fc746539b40, 2, 2;
L_0x7fc746547060 .part L_0x7fc7465398c0, 0, 2;
L_0x7fc746544200 .part L_0x7fc746539b40, 0, 2;
L_0x7fc7465442a0 .part L_0x7fc7465398c0, 2, 2;
L_0x7fc74653c080 .part L_0x7fc746539b40, 2, 2;
L_0x7fc74653be50 .part L_0x7fc7465398c0, 2, 2;
L_0x7fc74653bc80 .part L_0x7fc74654a010, 2, 2;
L_0x7fc74653bad0 .arith/sum 4, L_0x7fc7465471f0, L_0x7fc74653ba30;
L_0x7fc74653a1d0 .arith/sum 6, L_0x7fc74653b860, L_0x7fc74653b900;
L_0x7fc74653a0e0 .arith/sum 6, L_0x7fc74653a000, L_0x7fc74653a1d0;
L_0x7fc746539ed0 .part L_0x7fc74654a010, 0, 2;
L_0x7fc746539d50 .concat8 [ 2 6 0 0], L_0x7fc746539ed0, L_0x7fc746539a90;
S_0x7fc746d682a0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746d67fc0;
 .timescale -9 -12;
L_0x7fc746539a90 .functor BUFZ 6, L_0x7fc74653a0e0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746d6ef30_0 .net *"_ivl_10", 1 0, L_0x7fc74653bc80;  1 drivers
L_0x7fc746e02f90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d6eff0_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e02f90;  1 drivers
L_0x7fc746e02fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d6f090_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e02fd8;  1 drivers
L_0x7fc746e03020 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d6f140_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e03020;  1 drivers
v0x7fc746d6f1f0_0 .net *"_ivl_25", 1 0, L_0x7fc746539ed0;  1 drivers
v0x7fc746d6f2e0_0 .net *"_ivl_27", 5 0, L_0x7fc746539a90;  1 drivers
L_0x7fc746e02f48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d6f390_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e02f48;  1 drivers
L_0x7fc74653ba30 .concat [ 2 2 0 0], L_0x7fc74653bc80, L_0x7fc746e02f48;
L_0x7fc74653b860 .concat [ 4 2 0 0], L_0x7fc7465443d0, L_0x7fc746e02f90;
L_0x7fc74653b900 .concat [ 2 4 0 0], L_0x7fc746e02fd8, L_0x7fc74653bfa0;
L_0x7fc74653a000 .concat [ 4 2 0 0], L_0x7fc74653bad0, L_0x7fc746e03020;
S_0x7fc746d68470 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746d682a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d68640 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d69bf0_0 .net "a", 1 0, L_0x7fc746549e40;  1 drivers
v0x7fc746d69cb0_0 .net "b", 1 0, L_0x7fc746549ee0;  1 drivers
v0x7fc746d69d50_0 .net "c", 3 0, L_0x7fc74654a010;  alias, 1 drivers
v0x7fc746d69de0_0 .net "temp", 3 0, L_0x7fc74654d7e0;  1 drivers
L_0x7fc746550730 .part L_0x7fc746549e40, 0, 1;
L_0x7fc7465507d0 .part L_0x7fc746549ee0, 0, 1;
L_0x7fc7465505d0 .part L_0x7fc746549e40, 1, 1;
L_0x7fc746550390 .part L_0x7fc746549ee0, 0, 1;
L_0x7fc7465501c0 .part L_0x7fc746549e40, 0, 1;
L_0x7fc746550260 .part L_0x7fc746549ee0, 1, 1;
L_0x7fc7465500a0 .part L_0x7fc746549e40, 1, 1;
L_0x7fc74654fea0 .part L_0x7fc746549ee0, 1, 1;
L_0x7fc74654d990 .part L_0x7fc74654d7e0, 0, 1;
L_0x7fc74654d740 .part L_0x7fc74654d7e0, 1, 1;
L_0x7fc74654d7e0 .concat8 [ 1 1 1 1], L_0x7fc746550430, L_0x7fc74654fff0, L_0x7fc74654ff40, L_0x7fc74654dfb0;
L_0x7fc74654a460 .part L_0x7fc74654d7e0, 2, 1;
L_0x7fc74654a260 .part L_0x7fc74654d7e0, 3, 1;
L_0x7fc74654a010 .concat8 [ 1 1 1 1], L_0x7fc746550560, L_0x7fc74654df40, L_0x7fc74654d630, L_0x7fc74654a3b0;
S_0x7fc746d68750 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d68470;
 .timescale -9 -12;
L_0x7fc746550560 .functor AND 1, L_0x7fc746550730, L_0x7fc7465507d0, C4<1>, C4<1>;
L_0x7fc746550430 .functor AND 1, L_0x7fc7465505d0, L_0x7fc746550390, C4<1>, C4<1>;
L_0x7fc74654fff0 .functor AND 1, L_0x7fc7465501c0, L_0x7fc746550260, C4<1>, C4<1>;
L_0x7fc74654ff40 .functor AND 1, L_0x7fc7465500a0, L_0x7fc74654fea0, C4<1>, C4<1>;
v0x7fc746d69310_0 .net *"_ivl_0", 0 0, L_0x7fc746550730;  1 drivers
v0x7fc746d693d0_0 .net *"_ivl_1", 0 0, L_0x7fc7465507d0;  1 drivers
v0x7fc746d69470_0 .net *"_ivl_10", 0 0, L_0x7fc74654fff0;  1 drivers
v0x7fc746d69520_0 .net *"_ivl_12", 0 0, L_0x7fc7465500a0;  1 drivers
v0x7fc746d695d0_0 .net *"_ivl_13", 0 0, L_0x7fc74654fea0;  1 drivers
v0x7fc746d696c0_0 .net *"_ivl_14", 0 0, L_0x7fc74654ff40;  1 drivers
v0x7fc746d69770_0 .net *"_ivl_2", 0 0, L_0x7fc746550560;  1 drivers
v0x7fc746d69820_0 .net *"_ivl_4", 0 0, L_0x7fc7465505d0;  1 drivers
v0x7fc746d698d0_0 .net *"_ivl_5", 0 0, L_0x7fc746550390;  1 drivers
v0x7fc746d699e0_0 .net *"_ivl_6", 0 0, L_0x7fc746550430;  1 drivers
v0x7fc746d69a90_0 .net *"_ivl_8", 0 0, L_0x7fc7465501c0;  1 drivers
v0x7fc746d69b40_0 .net *"_ivl_9", 0 0, L_0x7fc746550260;  1 drivers
S_0x7fc746d68920 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d68750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74654df40 .functor XOR 1, L_0x7fc74654d990, L_0x7fc74654d740, C4<0>, C4<0>;
L_0x7fc74654dfb0 .functor AND 1, L_0x7fc74654d990, L_0x7fc74654d740, C4<1>, C4<1>;
v0x7fc746d68b70_0 .net "a", 0 0, L_0x7fc74654d990;  1 drivers
v0x7fc746d68c20_0 .net "b", 0 0, L_0x7fc74654d740;  1 drivers
v0x7fc746d68cc0_0 .net "c", 0 0, L_0x7fc74654dfb0;  1 drivers
v0x7fc746d68d50_0 .net "s", 0 0, L_0x7fc74654df40;  1 drivers
S_0x7fc746d68df0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d68750;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74654d630 .functor XOR 1, L_0x7fc74654a460, L_0x7fc74654a260, C4<0>, C4<0>;
L_0x7fc74654a3b0 .functor AND 1, L_0x7fc74654a460, L_0x7fc74654a260, C4<1>, C4<1>;
v0x7fc746d69020_0 .net "a", 0 0, L_0x7fc74654a460;  1 drivers
v0x7fc746d690c0_0 .net "b", 0 0, L_0x7fc74654a260;  1 drivers
v0x7fc746d69160_0 .net "c", 0 0, L_0x7fc74654a3b0;  1 drivers
v0x7fc746d69210_0 .net "s", 0 0, L_0x7fc74654d630;  1 drivers
S_0x7fc746d69ee0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746d682a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d6a0b0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d6b6b0_0 .net "a", 1 0, L_0x7fc7465472d0;  1 drivers
v0x7fc746d6b770_0 .net "b", 1 0, L_0x7fc746547060;  1 drivers
v0x7fc746d6b810_0 .net "c", 3 0, L_0x7fc7465471f0;  alias, 1 drivers
v0x7fc746d6b8a0_0 .net "temp", 3 0, L_0x7fc7465479d0;  1 drivers
L_0x7fc746549c70 .part L_0x7fc7465472d0, 0, 1;
L_0x7fc746549d10 .part L_0x7fc746547060, 0, 1;
L_0x7fc746549aa0 .part L_0x7fc7465472d0, 1, 1;
L_0x7fc746549b80 .part L_0x7fc746547060, 0, 1;
L_0x7fc746549700 .part L_0x7fc7465472d0, 0, 1;
L_0x7fc7465497a0 .part L_0x7fc746547060, 1, 1;
L_0x7fc7465495a0 .part L_0x7fc7465472d0, 1, 1;
L_0x7fc746549360 .part L_0x7fc746547060, 1, 1;
L_0x7fc746547b40 .part L_0x7fc7465479d0, 0, 1;
L_0x7fc746547930 .part L_0x7fc7465479d0, 1, 1;
L_0x7fc7465479d0 .concat8 [ 1 1 1 1], L_0x7fc746549910, L_0x7fc746549530, L_0x7fc746549480, L_0x7fc746549240;
L_0x7fc746547600 .part L_0x7fc7465479d0, 2, 1;
L_0x7fc7465473c0 .part L_0x7fc7465479d0, 3, 1;
L_0x7fc7465471f0 .concat8 [ 1 1 1 1], L_0x7fc74654a130, L_0x7fc7465491d0, L_0x7fc746547840, L_0x7fc746547590;
S_0x7fc746d6a220 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d69ee0;
 .timescale -9 -12;
L_0x7fc74654a130 .functor AND 1, L_0x7fc746549c70, L_0x7fc746549d10, C4<1>, C4<1>;
L_0x7fc746549910 .functor AND 1, L_0x7fc746549aa0, L_0x7fc746549b80, C4<1>, C4<1>;
L_0x7fc746549530 .functor AND 1, L_0x7fc746549700, L_0x7fc7465497a0, C4<1>, C4<1>;
L_0x7fc746549480 .functor AND 1, L_0x7fc7465495a0, L_0x7fc746549360, C4<1>, C4<1>;
v0x7fc746d6add0_0 .net *"_ivl_0", 0 0, L_0x7fc746549c70;  1 drivers
v0x7fc746d6ae90_0 .net *"_ivl_1", 0 0, L_0x7fc746549d10;  1 drivers
v0x7fc746d6af30_0 .net *"_ivl_10", 0 0, L_0x7fc746549530;  1 drivers
v0x7fc746d6afe0_0 .net *"_ivl_12", 0 0, L_0x7fc7465495a0;  1 drivers
v0x7fc746d6b090_0 .net *"_ivl_13", 0 0, L_0x7fc746549360;  1 drivers
v0x7fc746d6b180_0 .net *"_ivl_14", 0 0, L_0x7fc746549480;  1 drivers
v0x7fc746d6b230_0 .net *"_ivl_2", 0 0, L_0x7fc74654a130;  1 drivers
v0x7fc746d6b2e0_0 .net *"_ivl_4", 0 0, L_0x7fc746549aa0;  1 drivers
v0x7fc746d6b390_0 .net *"_ivl_5", 0 0, L_0x7fc746549b80;  1 drivers
v0x7fc746d6b4a0_0 .net *"_ivl_6", 0 0, L_0x7fc746549910;  1 drivers
v0x7fc746d6b550_0 .net *"_ivl_8", 0 0, L_0x7fc746549700;  1 drivers
v0x7fc746d6b600_0 .net *"_ivl_9", 0 0, L_0x7fc7465497a0;  1 drivers
S_0x7fc746d6a3e0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d6a220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465491d0 .functor XOR 1, L_0x7fc746547b40, L_0x7fc746547930, C4<0>, C4<0>;
L_0x7fc746549240 .functor AND 1, L_0x7fc746547b40, L_0x7fc746547930, C4<1>, C4<1>;
v0x7fc746d6a630_0 .net "a", 0 0, L_0x7fc746547b40;  1 drivers
v0x7fc746d6a6e0_0 .net "b", 0 0, L_0x7fc746547930;  1 drivers
v0x7fc746d6a780_0 .net "c", 0 0, L_0x7fc746549240;  1 drivers
v0x7fc746d6a810_0 .net "s", 0 0, L_0x7fc7465491d0;  1 drivers
S_0x7fc746d6a8b0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d6a220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746547840 .functor XOR 1, L_0x7fc746547600, L_0x7fc7465473c0, C4<0>, C4<0>;
L_0x7fc746547590 .functor AND 1, L_0x7fc746547600, L_0x7fc7465473c0, C4<1>, C4<1>;
v0x7fc746d6aae0_0 .net "a", 0 0, L_0x7fc746547600;  1 drivers
v0x7fc746d6ab80_0 .net "b", 0 0, L_0x7fc7465473c0;  1 drivers
v0x7fc746d6ac20_0 .net "c", 0 0, L_0x7fc746547590;  1 drivers
v0x7fc746d6acd0_0 .net "s", 0 0, L_0x7fc746547840;  1 drivers
S_0x7fc746d6b9a0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746d682a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d6bb60 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d6d180_0 .net "a", 1 0, L_0x7fc746544200;  1 drivers
v0x7fc746d6d240_0 .net "b", 1 0, L_0x7fc7465442a0;  1 drivers
v0x7fc746d6d2e0_0 .net "c", 3 0, L_0x7fc7465443d0;  alias, 1 drivers
v0x7fc746d6d370_0 .net "temp", 3 0, L_0x7fc746544bb0;  1 drivers
L_0x7fc746546e50 .part L_0x7fc746544200, 0, 1;
L_0x7fc746546ef0 .part L_0x7fc7465442a0, 0, 1;
L_0x7fc746546cc0 .part L_0x7fc746544200, 1, 1;
L_0x7fc746546ab0 .part L_0x7fc7465442a0, 0, 1;
L_0x7fc7465468e0 .part L_0x7fc746544200, 0, 1;
L_0x7fc746546980 .part L_0x7fc7465442a0, 1, 1;
L_0x7fc746545300 .part L_0x7fc746544200, 1, 1;
L_0x7fc746545100 .part L_0x7fc7465442a0, 1, 1;
L_0x7fc746544d60 .part L_0x7fc746544bb0, 0, 1;
L_0x7fc746544b10 .part L_0x7fc746544bb0, 1, 1;
L_0x7fc746544bb0 .concat8 [ 1 1 1 1], L_0x7fc746546b50, L_0x7fc746545250, L_0x7fc7465451a0, L_0x7fc746544fa0;
L_0x7fc746544820 .part L_0x7fc746544bb0, 2, 1;
L_0x7fc746544620 .part L_0x7fc746544bb0, 3, 1;
L_0x7fc7465443d0 .concat8 [ 1 1 1 1], L_0x7fc746547140, L_0x7fc746544f30, L_0x7fc746544a00, L_0x7fc746544770;
S_0x7fc746d6bcf0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d6b9a0;
 .timescale -9 -12;
L_0x7fc746547140 .functor AND 1, L_0x7fc746546e50, L_0x7fc746546ef0, C4<1>, C4<1>;
L_0x7fc746546b50 .functor AND 1, L_0x7fc746546cc0, L_0x7fc746546ab0, C4<1>, C4<1>;
L_0x7fc746545250 .functor AND 1, L_0x7fc7465468e0, L_0x7fc746546980, C4<1>, C4<1>;
L_0x7fc7465451a0 .functor AND 1, L_0x7fc746545300, L_0x7fc746545100, C4<1>, C4<1>;
v0x7fc746d6c8a0_0 .net *"_ivl_0", 0 0, L_0x7fc746546e50;  1 drivers
v0x7fc746d6c960_0 .net *"_ivl_1", 0 0, L_0x7fc746546ef0;  1 drivers
v0x7fc746d6ca00_0 .net *"_ivl_10", 0 0, L_0x7fc746545250;  1 drivers
v0x7fc746d6cab0_0 .net *"_ivl_12", 0 0, L_0x7fc746545300;  1 drivers
v0x7fc746d6cb60_0 .net *"_ivl_13", 0 0, L_0x7fc746545100;  1 drivers
v0x7fc746d6cc50_0 .net *"_ivl_14", 0 0, L_0x7fc7465451a0;  1 drivers
v0x7fc746d6cd00_0 .net *"_ivl_2", 0 0, L_0x7fc746547140;  1 drivers
v0x7fc746d6cdb0_0 .net *"_ivl_4", 0 0, L_0x7fc746546cc0;  1 drivers
v0x7fc746d6ce60_0 .net *"_ivl_5", 0 0, L_0x7fc746546ab0;  1 drivers
v0x7fc746d6cf70_0 .net *"_ivl_6", 0 0, L_0x7fc746546b50;  1 drivers
v0x7fc746d6d020_0 .net *"_ivl_8", 0 0, L_0x7fc7465468e0;  1 drivers
v0x7fc746d6d0d0_0 .net *"_ivl_9", 0 0, L_0x7fc746546980;  1 drivers
S_0x7fc746d6beb0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d6bcf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746544f30 .functor XOR 1, L_0x7fc746544d60, L_0x7fc746544b10, C4<0>, C4<0>;
L_0x7fc746544fa0 .functor AND 1, L_0x7fc746544d60, L_0x7fc746544b10, C4<1>, C4<1>;
v0x7fc746d6c100_0 .net "a", 0 0, L_0x7fc746544d60;  1 drivers
v0x7fc746d6c1b0_0 .net "b", 0 0, L_0x7fc746544b10;  1 drivers
v0x7fc746d6c250_0 .net "c", 0 0, L_0x7fc746544fa0;  1 drivers
v0x7fc746d6c2e0_0 .net "s", 0 0, L_0x7fc746544f30;  1 drivers
S_0x7fc746d6c380 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d6bcf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746544a00 .functor XOR 1, L_0x7fc746544820, L_0x7fc746544620, C4<0>, C4<0>;
L_0x7fc746544770 .functor AND 1, L_0x7fc746544820, L_0x7fc746544620, C4<1>, C4<1>;
v0x7fc746d6c5b0_0 .net "a", 0 0, L_0x7fc746544820;  1 drivers
v0x7fc746d6c650_0 .net "b", 0 0, L_0x7fc746544620;  1 drivers
v0x7fc746d6c6f0_0 .net "c", 0 0, L_0x7fc746544770;  1 drivers
v0x7fc746d6c7a0_0 .net "s", 0 0, L_0x7fc746544a00;  1 drivers
S_0x7fc746d6d470 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746d682a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d6d630 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d6ec40_0 .net "a", 1 0, L_0x7fc74653c080;  1 drivers
v0x7fc746d6ed00_0 .net "b", 1 0, L_0x7fc74653be50;  1 drivers
v0x7fc746d6eda0_0 .net "c", 3 0, L_0x7fc74653bfa0;  alias, 1 drivers
v0x7fc746d6ee30_0 .net "temp", 3 0, L_0x7fc74653c780;  1 drivers
L_0x7fc746544030 .part L_0x7fc74653c080, 0, 1;
L_0x7fc7465440d0 .part L_0x7fc74653be50, 0, 1;
L_0x7fc746541ef0 .part L_0x7fc74653c080, 1, 1;
L_0x7fc746541fd0 .part L_0x7fc74653be50, 0, 1;
L_0x7fc746541b10 .part L_0x7fc74653c080, 0, 1;
L_0x7fc746541bb0 .part L_0x7fc74653be50, 1, 1;
L_0x7fc7465419c0 .part L_0x7fc74653c080, 1, 1;
L_0x7fc746541780 .part L_0x7fc74653be50, 1, 1;
L_0x7fc74653c8f0 .part L_0x7fc74653c780, 0, 1;
L_0x7fc74653c6e0 .part L_0x7fc74653c780, 1, 1;
L_0x7fc74653c780 .concat8 [ 1 1 1 1], L_0x7fc746542550, L_0x7fc746541950, L_0x7fc7465418a0, L_0x7fc74653cb30;
L_0x7fc74653c3b0 .part L_0x7fc74653c780, 2, 1;
L_0x7fc74653c170 .part L_0x7fc74653c780, 3, 1;
L_0x7fc74653bfa0 .concat8 [ 1 1 1 1], L_0x7fc7465444f0, L_0x7fc74653cac0, L_0x7fc74653c5f0, L_0x7fc74653c340;
S_0x7fc746d6d7a0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d6d470;
 .timescale -9 -12;
L_0x7fc7465444f0 .functor AND 1, L_0x7fc746544030, L_0x7fc7465440d0, C4<1>, C4<1>;
L_0x7fc746542550 .functor AND 1, L_0x7fc746541ef0, L_0x7fc746541fd0, C4<1>, C4<1>;
L_0x7fc746541950 .functor AND 1, L_0x7fc746541b10, L_0x7fc746541bb0, C4<1>, C4<1>;
L_0x7fc7465418a0 .functor AND 1, L_0x7fc7465419c0, L_0x7fc746541780, C4<1>, C4<1>;
v0x7fc746d6e360_0 .net *"_ivl_0", 0 0, L_0x7fc746544030;  1 drivers
v0x7fc746d6e420_0 .net *"_ivl_1", 0 0, L_0x7fc7465440d0;  1 drivers
v0x7fc746d6e4c0_0 .net *"_ivl_10", 0 0, L_0x7fc746541950;  1 drivers
v0x7fc746d6e570_0 .net *"_ivl_12", 0 0, L_0x7fc7465419c0;  1 drivers
v0x7fc746d6e620_0 .net *"_ivl_13", 0 0, L_0x7fc746541780;  1 drivers
v0x7fc746d6e710_0 .net *"_ivl_14", 0 0, L_0x7fc7465418a0;  1 drivers
v0x7fc746d6e7c0_0 .net *"_ivl_2", 0 0, L_0x7fc7465444f0;  1 drivers
v0x7fc746d6e870_0 .net *"_ivl_4", 0 0, L_0x7fc746541ef0;  1 drivers
v0x7fc746d6e920_0 .net *"_ivl_5", 0 0, L_0x7fc746541fd0;  1 drivers
v0x7fc746d6ea30_0 .net *"_ivl_6", 0 0, L_0x7fc746542550;  1 drivers
v0x7fc746d6eae0_0 .net *"_ivl_8", 0 0, L_0x7fc746541b10;  1 drivers
v0x7fc746d6eb90_0 .net *"_ivl_9", 0 0, L_0x7fc746541bb0;  1 drivers
S_0x7fc746d6d970 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d6d7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74653cac0 .functor XOR 1, L_0x7fc74653c8f0, L_0x7fc74653c6e0, C4<0>, C4<0>;
L_0x7fc74653cb30 .functor AND 1, L_0x7fc74653c8f0, L_0x7fc74653c6e0, C4<1>, C4<1>;
v0x7fc746d6dbc0_0 .net "a", 0 0, L_0x7fc74653c8f0;  1 drivers
v0x7fc746d6dc70_0 .net "b", 0 0, L_0x7fc74653c6e0;  1 drivers
v0x7fc746d6dd10_0 .net "c", 0 0, L_0x7fc74653cb30;  1 drivers
v0x7fc746d6dda0_0 .net "s", 0 0, L_0x7fc74653cac0;  1 drivers
S_0x7fc746d6de40 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d6d7a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74653c5f0 .functor XOR 1, L_0x7fc74653c3b0, L_0x7fc74653c170, C4<0>, C4<0>;
L_0x7fc74653c340 .functor AND 1, L_0x7fc74653c3b0, L_0x7fc74653c170, C4<1>, C4<1>;
v0x7fc746d6e070_0 .net "a", 0 0, L_0x7fc74653c3b0;  1 drivers
v0x7fc746d6e110_0 .net "b", 0 0, L_0x7fc74653c170;  1 drivers
v0x7fc746d6e1b0_0 .net "c", 0 0, L_0x7fc74653c340;  1 drivers
v0x7fc746d6e260_0 .net "s", 0 0, L_0x7fc74653c5f0;  1 drivers
S_0x7fc746d6fe90 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746d67df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746d70060 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746d77360_0 .net "a", 3 0, L_0x7fc746524810;  1 drivers
v0x7fc746d77420_0 .net "b", 3 0, L_0x7fc746524590;  1 drivers
v0x7fc746d774c0_0 .net "c", 7 0, L_0x7fc746524a20;  alias, 1 drivers
v0x7fc746d77570_0 .net "concat1", 3 0, L_0x7fc746528060;  1 drivers
v0x7fc746d77620_0 .net "concat2", 5 0, L_0x7fc74651bb20;  1 drivers
v0x7fc746d77710_0 .net "concat3", 5 0, L_0x7fc74651bbc0;  1 drivers
v0x7fc746d777c0_0 .net "concat4", 5 0, L_0x7fc746524cd0;  1 drivers
v0x7fc746d77870_0 .net "mul_00", 3 0, L_0x7fc746536ee0;  1 drivers
v0x7fc746d77910_0 .net "mul_01", 3 0, L_0x7fc74652d560;  1 drivers
v0x7fc746d77a40_0 .net "mul_10", 3 0, L_0x7fc746530380;  1 drivers
v0x7fc746d77ad0_0 .net "mul_11", 3 0, L_0x7fc7465289b0;  1 drivers
v0x7fc746d77b60_0 .net "sum_temp1", 3 0, L_0x7fc746528100;  1 drivers
v0x7fc746d77c00_0 .net "sum_temp2", 5 0, L_0x7fc746524ea0;  1 drivers
v0x7fc746d77cb0_0 .net "sum_temp3", 5 0, L_0x7fc746524db0;  1 drivers
L_0x7fc746536cb0 .part L_0x7fc746524810, 0, 2;
L_0x7fc746536d50 .part L_0x7fc746524590, 0, 2;
L_0x7fc7465301b0 .part L_0x7fc746524810, 2, 2;
L_0x7fc746530250 .part L_0x7fc746524590, 0, 2;
L_0x7fc74652d390 .part L_0x7fc746524810, 0, 2;
L_0x7fc74652d430 .part L_0x7fc746524590, 2, 2;
L_0x7fc746528a90 .part L_0x7fc746524810, 2, 2;
L_0x7fc746528480 .part L_0x7fc746524590, 2, 2;
L_0x7fc7465282b0 .part L_0x7fc746536ee0, 2, 2;
L_0x7fc746528100 .arith/sum 4, L_0x7fc746530380, L_0x7fc746528060;
L_0x7fc746524ea0 .arith/sum 6, L_0x7fc74651bb20, L_0x7fc74651bbc0;
L_0x7fc746524db0 .arith/sum 6, L_0x7fc746524cd0, L_0x7fc746524ea0;
L_0x7fc746524ba0 .part L_0x7fc746536ee0, 0, 2;
L_0x7fc746524a20 .concat8 [ 2 6 0 0], L_0x7fc746524ba0, L_0x7fc746524760;
S_0x7fc746d701d0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746d6fe90;
 .timescale -9 -12;
L_0x7fc746524760 .functor BUFZ 6, L_0x7fc746524db0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746d76e50_0 .net *"_ivl_10", 1 0, L_0x7fc7465282b0;  1 drivers
L_0x7fc746e030b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d76f10_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e030b0;  1 drivers
L_0x7fc746e030f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d76fb0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e030f8;  1 drivers
L_0x7fc746e03140 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d77060_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e03140;  1 drivers
v0x7fc746d77110_0 .net *"_ivl_25", 1 0, L_0x7fc746524ba0;  1 drivers
v0x7fc746d77200_0 .net *"_ivl_27", 5 0, L_0x7fc746524760;  1 drivers
L_0x7fc746e03068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d772b0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e03068;  1 drivers
L_0x7fc746528060 .concat [ 2 2 0 0], L_0x7fc7465282b0, L_0x7fc746e03068;
L_0x7fc74651bb20 .concat [ 4 2 0 0], L_0x7fc74652d560, L_0x7fc746e030b0;
L_0x7fc74651bbc0 .concat [ 2 4 0 0], L_0x7fc746e030f8, L_0x7fc7465289b0;
L_0x7fc746524cd0 .concat [ 4 2 0 0], L_0x7fc746528100, L_0x7fc746e03140;
S_0x7fc746d70390 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746d701d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d70560 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d71b10_0 .net "a", 1 0, L_0x7fc746536cb0;  1 drivers
v0x7fc746d71bd0_0 .net "b", 1 0, L_0x7fc746536d50;  1 drivers
v0x7fc746d71c70_0 .net "c", 3 0, L_0x7fc746536ee0;  alias, 1 drivers
v0x7fc746d71d00_0 .net "temp", 3 0, L_0x7fc746537670;  1 drivers
L_0x7fc746539960 .part L_0x7fc746536cb0, 0, 1;
L_0x7fc7465396f0 .part L_0x7fc746536d50, 0, 1;
L_0x7fc746539520 .part L_0x7fc746536cb0, 1, 1;
L_0x7fc7465395c0 .part L_0x7fc746536d50, 0, 1;
L_0x7fc746539400 .part L_0x7fc746536cb0, 0, 1;
L_0x7fc746539180 .part L_0x7fc746536d50, 1, 1;
L_0x7fc746538fb0 .part L_0x7fc746536cb0, 1, 1;
L_0x7fc746537920 .part L_0x7fc746536d50, 1, 1;
L_0x7fc746537840 .part L_0x7fc746537670, 0, 1;
L_0x7fc7465375d0 .part L_0x7fc746537670, 1, 1;
L_0x7fc746537670 .concat8 [ 1 1 1 1], L_0x7fc746539350, L_0x7fc746539220, L_0x7fc746537a40, L_0x7fc746537750;
L_0x7fc746537010 .part L_0x7fc746537670, 2, 1;
L_0x7fc746536e40 .part L_0x7fc746537670, 3, 1;
L_0x7fc746536ee0 .concat8 [ 1 1 1 1], L_0x7fc746539790, L_0x7fc7465390d0, L_0x7fc7465371e0, L_0x7fc746537250;
S_0x7fc746d70670 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d70390;
 .timescale -9 -12;
L_0x7fc746539790 .functor AND 1, L_0x7fc746539960, L_0x7fc7465396f0, C4<1>, C4<1>;
L_0x7fc746539350 .functor AND 1, L_0x7fc746539520, L_0x7fc7465395c0, C4<1>, C4<1>;
L_0x7fc746539220 .functor AND 1, L_0x7fc746539400, L_0x7fc746539180, C4<1>, C4<1>;
L_0x7fc746537a40 .functor AND 1, L_0x7fc746538fb0, L_0x7fc746537920, C4<1>, C4<1>;
v0x7fc746d71230_0 .net *"_ivl_0", 0 0, L_0x7fc746539960;  1 drivers
v0x7fc746d712f0_0 .net *"_ivl_1", 0 0, L_0x7fc7465396f0;  1 drivers
v0x7fc746d71390_0 .net *"_ivl_10", 0 0, L_0x7fc746539220;  1 drivers
v0x7fc746d71440_0 .net *"_ivl_12", 0 0, L_0x7fc746538fb0;  1 drivers
v0x7fc746d714f0_0 .net *"_ivl_13", 0 0, L_0x7fc746537920;  1 drivers
v0x7fc746d715e0_0 .net *"_ivl_14", 0 0, L_0x7fc746537a40;  1 drivers
v0x7fc746d71690_0 .net *"_ivl_2", 0 0, L_0x7fc746539790;  1 drivers
v0x7fc746d71740_0 .net *"_ivl_4", 0 0, L_0x7fc746539520;  1 drivers
v0x7fc746d717f0_0 .net *"_ivl_5", 0 0, L_0x7fc7465395c0;  1 drivers
v0x7fc746d71900_0 .net *"_ivl_6", 0 0, L_0x7fc746539350;  1 drivers
v0x7fc746d719b0_0 .net *"_ivl_8", 0 0, L_0x7fc746539400;  1 drivers
v0x7fc746d71a60_0 .net *"_ivl_9", 0 0, L_0x7fc746539180;  1 drivers
S_0x7fc746d70840 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d70670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465390d0 .functor XOR 1, L_0x7fc746537840, L_0x7fc7465375d0, C4<0>, C4<0>;
L_0x7fc746537750 .functor AND 1, L_0x7fc746537840, L_0x7fc7465375d0, C4<1>, C4<1>;
v0x7fc746d70a90_0 .net "a", 0 0, L_0x7fc746537840;  1 drivers
v0x7fc746d70b40_0 .net "b", 0 0, L_0x7fc7465375d0;  1 drivers
v0x7fc746d70be0_0 .net "c", 0 0, L_0x7fc746537750;  1 drivers
v0x7fc746d70c70_0 .net "s", 0 0, L_0x7fc7465390d0;  1 drivers
S_0x7fc746d70d10 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d70670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465371e0 .functor XOR 1, L_0x7fc746537010, L_0x7fc746536e40, C4<0>, C4<0>;
L_0x7fc746537250 .functor AND 1, L_0x7fc746537010, L_0x7fc746536e40, C4<1>, C4<1>;
v0x7fc746d70f40_0 .net "a", 0 0, L_0x7fc746537010;  1 drivers
v0x7fc746d70fe0_0 .net "b", 0 0, L_0x7fc746536e40;  1 drivers
v0x7fc746d71080_0 .net "c", 0 0, L_0x7fc746537250;  1 drivers
v0x7fc746d71130_0 .net "s", 0 0, L_0x7fc7465371e0;  1 drivers
S_0x7fc746d71e00 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746d701d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d71fd0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d735d0_0 .net "a", 1 0, L_0x7fc7465301b0;  1 drivers
v0x7fc746d73690_0 .net "b", 1 0, L_0x7fc746530250;  1 drivers
v0x7fc746d73730_0 .net "c", 3 0, L_0x7fc746530380;  alias, 1 drivers
v0x7fc746d737c0_0 .net "temp", 3 0, L_0x7fc746530b60;  1 drivers
L_0x7fc746536aa0 .part L_0x7fc7465301b0, 0, 1;
L_0x7fc746536b40 .part L_0x7fc746530250, 0, 1;
L_0x7fc746536940 .part L_0x7fc7465301b0, 1, 1;
L_0x7fc746536700 .part L_0x7fc746530250, 0, 1;
L_0x7fc7465347a0 .part L_0x7fc7465301b0, 0, 1;
L_0x7fc746534840 .part L_0x7fc746530250, 1, 1;
L_0x7fc7465342a0 .part L_0x7fc7465301b0, 1, 1;
L_0x7fc7465340a0 .part L_0x7fc746530250, 1, 1;
L_0x7fc746530d10 .part L_0x7fc746530b60, 0, 1;
L_0x7fc746530ac0 .part L_0x7fc746530b60, 1, 1;
L_0x7fc746530b60 .concat8 [ 1 1 1 1], L_0x7fc7465367a0, L_0x7fc7465341f0, L_0x7fc746534140, L_0x7fc746533f40;
L_0x7fc7465307d0 .part L_0x7fc746530b60, 2, 1;
L_0x7fc7465305d0 .part L_0x7fc746530b60, 3, 1;
L_0x7fc746530380 .concat8 [ 1 1 1 1], L_0x7fc7465368d0, L_0x7fc746533ed0, L_0x7fc7465309b0, L_0x7fc746530720;
S_0x7fc746d72140 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d71e00;
 .timescale -9 -12;
L_0x7fc7465368d0 .functor AND 1, L_0x7fc746536aa0, L_0x7fc746536b40, C4<1>, C4<1>;
L_0x7fc7465367a0 .functor AND 1, L_0x7fc746536940, L_0x7fc746536700, C4<1>, C4<1>;
L_0x7fc7465341f0 .functor AND 1, L_0x7fc7465347a0, L_0x7fc746534840, C4<1>, C4<1>;
L_0x7fc746534140 .functor AND 1, L_0x7fc7465342a0, L_0x7fc7465340a0, C4<1>, C4<1>;
v0x7fc746d72cf0_0 .net *"_ivl_0", 0 0, L_0x7fc746536aa0;  1 drivers
v0x7fc746d72db0_0 .net *"_ivl_1", 0 0, L_0x7fc746536b40;  1 drivers
v0x7fc746d72e50_0 .net *"_ivl_10", 0 0, L_0x7fc7465341f0;  1 drivers
v0x7fc746d72f00_0 .net *"_ivl_12", 0 0, L_0x7fc7465342a0;  1 drivers
v0x7fc746d72fb0_0 .net *"_ivl_13", 0 0, L_0x7fc7465340a0;  1 drivers
v0x7fc746d730a0_0 .net *"_ivl_14", 0 0, L_0x7fc746534140;  1 drivers
v0x7fc746d73150_0 .net *"_ivl_2", 0 0, L_0x7fc7465368d0;  1 drivers
v0x7fc746d73200_0 .net *"_ivl_4", 0 0, L_0x7fc746536940;  1 drivers
v0x7fc746d732b0_0 .net *"_ivl_5", 0 0, L_0x7fc746536700;  1 drivers
v0x7fc746d733c0_0 .net *"_ivl_6", 0 0, L_0x7fc7465367a0;  1 drivers
v0x7fc746d73470_0 .net *"_ivl_8", 0 0, L_0x7fc7465347a0;  1 drivers
v0x7fc746d73520_0 .net *"_ivl_9", 0 0, L_0x7fc746534840;  1 drivers
S_0x7fc746d72300 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d72140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746533ed0 .functor XOR 1, L_0x7fc746530d10, L_0x7fc746530ac0, C4<0>, C4<0>;
L_0x7fc746533f40 .functor AND 1, L_0x7fc746530d10, L_0x7fc746530ac0, C4<1>, C4<1>;
v0x7fc746d72550_0 .net "a", 0 0, L_0x7fc746530d10;  1 drivers
v0x7fc746d72600_0 .net "b", 0 0, L_0x7fc746530ac0;  1 drivers
v0x7fc746d726a0_0 .net "c", 0 0, L_0x7fc746533f40;  1 drivers
v0x7fc746d72730_0 .net "s", 0 0, L_0x7fc746533ed0;  1 drivers
S_0x7fc746d727d0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d72140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465309b0 .functor XOR 1, L_0x7fc7465307d0, L_0x7fc7465305d0, C4<0>, C4<0>;
L_0x7fc746530720 .functor AND 1, L_0x7fc7465307d0, L_0x7fc7465305d0, C4<1>, C4<1>;
v0x7fc746d72a00_0 .net "a", 0 0, L_0x7fc7465307d0;  1 drivers
v0x7fc746d72aa0_0 .net "b", 0 0, L_0x7fc7465305d0;  1 drivers
v0x7fc746d72b40_0 .net "c", 0 0, L_0x7fc746530720;  1 drivers
v0x7fc746d72bf0_0 .net "s", 0 0, L_0x7fc7465309b0;  1 drivers
S_0x7fc746d738c0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746d701d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d73a80 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d750a0_0 .net "a", 1 0, L_0x7fc74652d390;  1 drivers
v0x7fc746d75160_0 .net "b", 1 0, L_0x7fc74652d430;  1 drivers
v0x7fc746d75200_0 .net "c", 3 0, L_0x7fc74652d560;  alias, 1 drivers
v0x7fc746d75290_0 .net "temp", 3 0, L_0x7fc74652dd90;  1 drivers
L_0x7fc74652ffe0 .part L_0x7fc74652d390, 0, 1;
L_0x7fc746530080 .part L_0x7fc74652d430, 0, 1;
L_0x7fc74652fec0 .part L_0x7fc74652d390, 1, 1;
L_0x7fc74652fc40 .part L_0x7fc74652d430, 0, 1;
L_0x7fc74652fab0 .part L_0x7fc74652d390, 0, 1;
L_0x7fc74652fb50 .part L_0x7fc74652d430, 1, 1;
L_0x7fc74652e4d0 .part L_0x7fc74652d390, 1, 1;
L_0x7fc74652e290 .part L_0x7fc74652d430, 1, 1;
L_0x7fc74652df20 .part L_0x7fc74652dd90, 0, 1;
L_0x7fc74652dcf0 .part L_0x7fc74652dd90, 1, 1;
L_0x7fc74652dd90 .concat8 [ 1 1 1 1], L_0x7fc74652fd20, L_0x7fc74652e3e0, L_0x7fc74652e330, L_0x7fc74652de70;
L_0x7fc74652d9b0 .part L_0x7fc74652dd90, 2, 1;
L_0x7fc74652d7b0 .part L_0x7fc74652dd90, 3, 1;
L_0x7fc74652d560 .concat8 [ 1 1 1 1], L_0x7fc74652fe10, L_0x7fc74652e100, L_0x7fc74652dbf0, L_0x7fc74652d900;
S_0x7fc746d73c10 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d738c0;
 .timescale -9 -12;
L_0x7fc74652fe10 .functor AND 1, L_0x7fc74652ffe0, L_0x7fc746530080, C4<1>, C4<1>;
L_0x7fc74652fd20 .functor AND 1, L_0x7fc74652fec0, L_0x7fc74652fc40, C4<1>, C4<1>;
L_0x7fc74652e3e0 .functor AND 1, L_0x7fc74652fab0, L_0x7fc74652fb50, C4<1>, C4<1>;
L_0x7fc74652e330 .functor AND 1, L_0x7fc74652e4d0, L_0x7fc74652e290, C4<1>, C4<1>;
v0x7fc746d747c0_0 .net *"_ivl_0", 0 0, L_0x7fc74652ffe0;  1 drivers
v0x7fc746d74880_0 .net *"_ivl_1", 0 0, L_0x7fc746530080;  1 drivers
v0x7fc746d74920_0 .net *"_ivl_10", 0 0, L_0x7fc74652e3e0;  1 drivers
v0x7fc746d749d0_0 .net *"_ivl_12", 0 0, L_0x7fc74652e4d0;  1 drivers
v0x7fc746d74a80_0 .net *"_ivl_13", 0 0, L_0x7fc74652e290;  1 drivers
v0x7fc746d74b70_0 .net *"_ivl_14", 0 0, L_0x7fc74652e330;  1 drivers
v0x7fc746d74c20_0 .net *"_ivl_2", 0 0, L_0x7fc74652fe10;  1 drivers
v0x7fc746d74cd0_0 .net *"_ivl_4", 0 0, L_0x7fc74652fec0;  1 drivers
v0x7fc746d74d80_0 .net *"_ivl_5", 0 0, L_0x7fc74652fc40;  1 drivers
v0x7fc746d74e90_0 .net *"_ivl_6", 0 0, L_0x7fc74652fd20;  1 drivers
v0x7fc746d74f40_0 .net *"_ivl_8", 0 0, L_0x7fc74652fab0;  1 drivers
v0x7fc746d74ff0_0 .net *"_ivl_9", 0 0, L_0x7fc74652fb50;  1 drivers
S_0x7fc746d73dd0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d73c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74652e100 .functor XOR 1, L_0x7fc74652df20, L_0x7fc74652dcf0, C4<0>, C4<0>;
L_0x7fc74652de70 .functor AND 1, L_0x7fc74652df20, L_0x7fc74652dcf0, C4<1>, C4<1>;
v0x7fc746d74020_0 .net "a", 0 0, L_0x7fc74652df20;  1 drivers
v0x7fc746d740d0_0 .net "b", 0 0, L_0x7fc74652dcf0;  1 drivers
v0x7fc746d74170_0 .net "c", 0 0, L_0x7fc74652de70;  1 drivers
v0x7fc746d74200_0 .net "s", 0 0, L_0x7fc74652e100;  1 drivers
S_0x7fc746d742a0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d73c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74652dbf0 .functor XOR 1, L_0x7fc74652d9b0, L_0x7fc74652d7b0, C4<0>, C4<0>;
L_0x7fc74652d900 .functor AND 1, L_0x7fc74652d9b0, L_0x7fc74652d7b0, C4<1>, C4<1>;
v0x7fc746d744d0_0 .net "a", 0 0, L_0x7fc74652d9b0;  1 drivers
v0x7fc746d74570_0 .net "b", 0 0, L_0x7fc74652d7b0;  1 drivers
v0x7fc746d74610_0 .net "c", 0 0, L_0x7fc74652d900;  1 drivers
v0x7fc746d746c0_0 .net "s", 0 0, L_0x7fc74652dbf0;  1 drivers
S_0x7fc746d75390 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746d701d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d75550 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d76b60_0 .net "a", 1 0, L_0x7fc746528a90;  1 drivers
v0x7fc746d76c20_0 .net "b", 1 0, L_0x7fc746528480;  1 drivers
v0x7fc746d76cc0_0 .net "c", 3 0, L_0x7fc7465289b0;  alias, 1 drivers
v0x7fc746d76d50_0 .net "temp", 3 0, L_0x7fc74652af20;  1 drivers
L_0x7fc74652d1c0 .part L_0x7fc746528a90, 0, 1;
L_0x7fc74652d260 .part L_0x7fc746528480, 0, 1;
L_0x7fc74652bb30 .part L_0x7fc746528a90, 1, 1;
L_0x7fc74652bc10 .part L_0x7fc746528480, 0, 1;
L_0x7fc74652b790 .part L_0x7fc746528a90, 0, 1;
L_0x7fc74652b830 .part L_0x7fc746528480, 1, 1;
L_0x7fc74652b630 .part L_0x7fc746528a90, 1, 1;
L_0x7fc74652b3f0 .part L_0x7fc746528480, 1, 1;
L_0x7fc74652b090 .part L_0x7fc74652af20, 0, 1;
L_0x7fc74652ae80 .part L_0x7fc74652af20, 1, 1;
L_0x7fc74652af20 .concat8 [ 1 1 1 1], L_0x7fc74652b9a0, L_0x7fc74652b5c0, L_0x7fc74652b510, L_0x7fc74652b2d0;
L_0x7fc74652ab50 .part L_0x7fc74652af20, 2, 1;
L_0x7fc74652a910 .part L_0x7fc74652af20, 3, 1;
L_0x7fc7465289b0 .concat8 [ 1 1 1 1], L_0x7fc74652d680, L_0x7fc74652b260, L_0x7fc74652ad90, L_0x7fc74652aae0;
S_0x7fc746d756c0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d75390;
 .timescale -9 -12;
L_0x7fc74652d680 .functor AND 1, L_0x7fc74652d1c0, L_0x7fc74652d260, C4<1>, C4<1>;
L_0x7fc74652b9a0 .functor AND 1, L_0x7fc74652bb30, L_0x7fc74652bc10, C4<1>, C4<1>;
L_0x7fc74652b5c0 .functor AND 1, L_0x7fc74652b790, L_0x7fc74652b830, C4<1>, C4<1>;
L_0x7fc74652b510 .functor AND 1, L_0x7fc74652b630, L_0x7fc74652b3f0, C4<1>, C4<1>;
v0x7fc746d76280_0 .net *"_ivl_0", 0 0, L_0x7fc74652d1c0;  1 drivers
v0x7fc746d76340_0 .net *"_ivl_1", 0 0, L_0x7fc74652d260;  1 drivers
v0x7fc746d763e0_0 .net *"_ivl_10", 0 0, L_0x7fc74652b5c0;  1 drivers
v0x7fc746d76490_0 .net *"_ivl_12", 0 0, L_0x7fc74652b630;  1 drivers
v0x7fc746d76540_0 .net *"_ivl_13", 0 0, L_0x7fc74652b3f0;  1 drivers
v0x7fc746d76630_0 .net *"_ivl_14", 0 0, L_0x7fc74652b510;  1 drivers
v0x7fc746d766e0_0 .net *"_ivl_2", 0 0, L_0x7fc74652d680;  1 drivers
v0x7fc746d76790_0 .net *"_ivl_4", 0 0, L_0x7fc74652bb30;  1 drivers
v0x7fc746d76840_0 .net *"_ivl_5", 0 0, L_0x7fc74652bc10;  1 drivers
v0x7fc746d76950_0 .net *"_ivl_6", 0 0, L_0x7fc74652b9a0;  1 drivers
v0x7fc746d76a00_0 .net *"_ivl_8", 0 0, L_0x7fc74652b790;  1 drivers
v0x7fc746d76ab0_0 .net *"_ivl_9", 0 0, L_0x7fc74652b830;  1 drivers
S_0x7fc746d75890 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d756c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74652b260 .functor XOR 1, L_0x7fc74652b090, L_0x7fc74652ae80, C4<0>, C4<0>;
L_0x7fc74652b2d0 .functor AND 1, L_0x7fc74652b090, L_0x7fc74652ae80, C4<1>, C4<1>;
v0x7fc746d75ae0_0 .net "a", 0 0, L_0x7fc74652b090;  1 drivers
v0x7fc746d75b90_0 .net "b", 0 0, L_0x7fc74652ae80;  1 drivers
v0x7fc746d75c30_0 .net "c", 0 0, L_0x7fc74652b2d0;  1 drivers
v0x7fc746d75cc0_0 .net "s", 0 0, L_0x7fc74652b260;  1 drivers
S_0x7fc746d75d60 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d756c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74652ad90 .functor XOR 1, L_0x7fc74652ab50, L_0x7fc74652a910, C4<0>, C4<0>;
L_0x7fc74652aae0 .functor AND 1, L_0x7fc74652ab50, L_0x7fc74652a910, C4<1>, C4<1>;
v0x7fc746d75f90_0 .net "a", 0 0, L_0x7fc74652ab50;  1 drivers
v0x7fc746d76030_0 .net "b", 0 0, L_0x7fc74652a910;  1 drivers
v0x7fc746d760d0_0 .net "c", 0 0, L_0x7fc74652aae0;  1 drivers
v0x7fc746d76180_0 .net "s", 0 0, L_0x7fc74652ad90;  1 drivers
S_0x7fc746d77db0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746d67df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746d77f70 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746d7f290_0 .net "a", 3 0, L_0x7fc746512dd0;  1 drivers
v0x7fc746d7f350_0 .net "b", 3 0, L_0x7fc746510be0;  1 drivers
v0x7fc746d7f3f0_0 .net "c", 7 0, L_0x7fc746512fe0;  alias, 1 drivers
v0x7fc746d7f4a0_0 .net "concat1", 3 0, L_0x7fc746513800;  1 drivers
v0x7fc746d7f550_0 .net "concat2", 5 0, L_0x7fc746513630;  1 drivers
v0x7fc746d7f640_0 .net "concat3", 5 0, L_0x7fc7465136d0;  1 drivers
v0x7fc746d7f6f0_0 .net "concat4", 5 0, L_0x7fc746513290;  1 drivers
v0x7fc746d7f7a0_0 .net "mul_00", 3 0, L_0x7fc746521940;  1 drivers
v0x7fc746d7f840_0 .net "mul_01", 3 0, L_0x7fc746518050;  1 drivers
v0x7fc746d7f970_0 .net "mul_10", 3 0, L_0x7fc74651eb20;  1 drivers
v0x7fc746d7fa00_0 .net "mul_11", 3 0, L_0x7fc746513d70;  1 drivers
v0x7fc746d7fa90_0 .net "sum_temp1", 3 0, L_0x7fc7465138a0;  1 drivers
v0x7fc746d7fb30_0 .net "sum_temp2", 5 0, L_0x7fc746513460;  1 drivers
v0x7fc746d7fbe0_0 .net "sum_temp3", 5 0, L_0x7fc746513370;  1 drivers
L_0x7fc746521a20 .part L_0x7fc746512dd0, 0, 2;
L_0x7fc746521770 .part L_0x7fc746510be0, 0, 2;
L_0x7fc74651ec00 .part L_0x7fc746512dd0, 2, 2;
L_0x7fc74651cc00 .part L_0x7fc746510be0, 0, 2;
L_0x7fc746517e80 .part L_0x7fc746512dd0, 0, 2;
L_0x7fc746517f20 .part L_0x7fc746510be0, 2, 2;
L_0x7fc746513e50 .part L_0x7fc746512dd0, 2, 2;
L_0x7fc746513c20 .part L_0x7fc746510be0, 2, 2;
L_0x7fc746513a50 .part L_0x7fc746521940, 2, 2;
L_0x7fc7465138a0 .arith/sum 4, L_0x7fc74651eb20, L_0x7fc746513800;
L_0x7fc746513460 .arith/sum 6, L_0x7fc746513630, L_0x7fc7465136d0;
L_0x7fc746513370 .arith/sum 6, L_0x7fc746513290, L_0x7fc746513460;
L_0x7fc746513160 .part L_0x7fc746521940, 0, 2;
L_0x7fc746512fe0 .concat8 [ 2 6 0 0], L_0x7fc746513160, L_0x7fc746512d20;
S_0x7fc746d78100 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746d77db0;
 .timescale -9 -12;
L_0x7fc746512d20 .functor BUFZ 6, L_0x7fc746513370, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746d7ed80_0 .net *"_ivl_10", 1 0, L_0x7fc746513a50;  1 drivers
L_0x7fc746e031d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d7ee40_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e031d0;  1 drivers
L_0x7fc746e03218 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d7eee0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e03218;  1 drivers
L_0x7fc746e03260 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d7ef90_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e03260;  1 drivers
v0x7fc746d7f040_0 .net *"_ivl_25", 1 0, L_0x7fc746513160;  1 drivers
v0x7fc746d7f130_0 .net *"_ivl_27", 5 0, L_0x7fc746512d20;  1 drivers
L_0x7fc746e03188 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d7f1e0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e03188;  1 drivers
L_0x7fc746513800 .concat [ 2 2 0 0], L_0x7fc746513a50, L_0x7fc746e03188;
L_0x7fc746513630 .concat [ 4 2 0 0], L_0x7fc746518050, L_0x7fc746e031d0;
L_0x7fc7465136d0 .concat [ 2 4 0 0], L_0x7fc746e03218, L_0x7fc746513d70;
L_0x7fc746513290 .concat [ 4 2 0 0], L_0x7fc7465138a0, L_0x7fc746e03260;
S_0x7fc746d782c0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746d78100;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d78490 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d79a40_0 .net "a", 1 0, L_0x7fc746521a20;  1 drivers
v0x7fc746d79b00_0 .net "b", 1 0, L_0x7fc746521770;  1 drivers
v0x7fc746d79ba0_0 .net "c", 3 0, L_0x7fc746521940;  alias, 1 drivers
v0x7fc746d79c30_0 .net "temp", 3 0, L_0x7fc746522120;  1 drivers
L_0x7fc746524670 .part L_0x7fc746521a20, 0, 1;
L_0x7fc7465243c0 .part L_0x7fc746521770, 0, 1;
L_0x7fc7465241f0 .part L_0x7fc746521a20, 1, 1;
L_0x7fc7465242d0 .part L_0x7fc746521770, 0, 1;
L_0x7fc746523e50 .part L_0x7fc746521a20, 0, 1;
L_0x7fc746523ef0 .part L_0x7fc746521770, 1, 1;
L_0x7fc746523cf0 .part L_0x7fc746521a20, 1, 1;
L_0x7fc7465225f0 .part L_0x7fc746521770, 1, 1;
L_0x7fc746522290 .part L_0x7fc746522120, 0, 1;
L_0x7fc746522080 .part L_0x7fc746522120, 1, 1;
L_0x7fc746522120 .concat8 [ 1 1 1 1], L_0x7fc746524060, L_0x7fc746523c80, L_0x7fc746522710, L_0x7fc7465224d0;
L_0x7fc746521d50 .part L_0x7fc746522120, 2, 1;
L_0x7fc746521b10 .part L_0x7fc746522120, 3, 1;
L_0x7fc746521940 .concat8 [ 1 1 1 1], L_0x7fc746524460, L_0x7fc746522460, L_0x7fc746521f90, L_0x7fc746521ce0;
S_0x7fc746d785a0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d782c0;
 .timescale -9 -12;
L_0x7fc746524460 .functor AND 1, L_0x7fc746524670, L_0x7fc7465243c0, C4<1>, C4<1>;
L_0x7fc746524060 .functor AND 1, L_0x7fc7465241f0, L_0x7fc7465242d0, C4<1>, C4<1>;
L_0x7fc746523c80 .functor AND 1, L_0x7fc746523e50, L_0x7fc746523ef0, C4<1>, C4<1>;
L_0x7fc746522710 .functor AND 1, L_0x7fc746523cf0, L_0x7fc7465225f0, C4<1>, C4<1>;
v0x7fc746d79160_0 .net *"_ivl_0", 0 0, L_0x7fc746524670;  1 drivers
v0x7fc746d79220_0 .net *"_ivl_1", 0 0, L_0x7fc7465243c0;  1 drivers
v0x7fc746d792c0_0 .net *"_ivl_10", 0 0, L_0x7fc746523c80;  1 drivers
v0x7fc746d79370_0 .net *"_ivl_12", 0 0, L_0x7fc746523cf0;  1 drivers
v0x7fc746d79420_0 .net *"_ivl_13", 0 0, L_0x7fc7465225f0;  1 drivers
v0x7fc746d79510_0 .net *"_ivl_14", 0 0, L_0x7fc746522710;  1 drivers
v0x7fc746d795c0_0 .net *"_ivl_2", 0 0, L_0x7fc746524460;  1 drivers
v0x7fc746d79670_0 .net *"_ivl_4", 0 0, L_0x7fc7465241f0;  1 drivers
v0x7fc746d79720_0 .net *"_ivl_5", 0 0, L_0x7fc7465242d0;  1 drivers
v0x7fc746d79830_0 .net *"_ivl_6", 0 0, L_0x7fc746524060;  1 drivers
v0x7fc746d798e0_0 .net *"_ivl_8", 0 0, L_0x7fc746523e50;  1 drivers
v0x7fc746d79990_0 .net *"_ivl_9", 0 0, L_0x7fc746523ef0;  1 drivers
S_0x7fc746d78770 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d785a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746522460 .functor XOR 1, L_0x7fc746522290, L_0x7fc746522080, C4<0>, C4<0>;
L_0x7fc7465224d0 .functor AND 1, L_0x7fc746522290, L_0x7fc746522080, C4<1>, C4<1>;
v0x7fc746d789c0_0 .net "a", 0 0, L_0x7fc746522290;  1 drivers
v0x7fc746d78a70_0 .net "b", 0 0, L_0x7fc746522080;  1 drivers
v0x7fc746d78b10_0 .net "c", 0 0, L_0x7fc7465224d0;  1 drivers
v0x7fc746d78ba0_0 .net "s", 0 0, L_0x7fc746522460;  1 drivers
S_0x7fc746d78c40 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d785a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746521f90 .functor XOR 1, L_0x7fc746521d50, L_0x7fc746521b10, C4<0>, C4<0>;
L_0x7fc746521ce0 .functor AND 1, L_0x7fc746521d50, L_0x7fc746521b10, C4<1>, C4<1>;
v0x7fc746d78e70_0 .net "a", 0 0, L_0x7fc746521d50;  1 drivers
v0x7fc746d78f10_0 .net "b", 0 0, L_0x7fc746521b10;  1 drivers
v0x7fc746d78fb0_0 .net "c", 0 0, L_0x7fc746521ce0;  1 drivers
v0x7fc746d79060_0 .net "s", 0 0, L_0x7fc746521f90;  1 drivers
S_0x7fc746d79d30 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746d78100;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d79f00 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d7b500_0 .net "a", 1 0, L_0x7fc74651ec00;  1 drivers
v0x7fc746d7b5c0_0 .net "b", 1 0, L_0x7fc74651cc00;  1 drivers
v0x7fc746d7b660_0 .net "c", 3 0, L_0x7fc74651eb20;  alias, 1 drivers
v0x7fc746d7b6f0_0 .net "temp", 3 0, L_0x7fc74651f260;  1 drivers
L_0x7fc746521810 .part L_0x7fc74651ec00, 0, 1;
L_0x7fc7465215a0 .part L_0x7fc74651cc00, 0, 1;
L_0x7fc7465213d0 .part L_0x7fc74651ec00, 1, 1;
L_0x7fc746521470 .part L_0x7fc74651cc00, 0, 1;
L_0x7fc74651fe30 .part L_0x7fc74651ec00, 0, 1;
L_0x7fc74651fb70 .part L_0x7fc74651cc00, 1, 1;
L_0x7fc74651f9a0 .part L_0x7fc74651ec00, 1, 1;
L_0x7fc74651f7d0 .part L_0x7fc74651cc00, 1, 1;
L_0x7fc74651f430 .part L_0x7fc74651f260, 0, 1;
L_0x7fc74651f520 .part L_0x7fc74651f260, 1, 1;
L_0x7fc74651f260 .concat8 [ 1 1 1 1], L_0x7fc74651fd40, L_0x7fc74651fc10, L_0x7fc74651f8f0, L_0x7fc74651f670;
L_0x7fc74651ef00 .part L_0x7fc74651f260, 2, 1;
L_0x7fc74651ecf0 .part L_0x7fc74651f260, 3, 1;
L_0x7fc74651eb20 .concat8 [ 1 1 1 1], L_0x7fc746521640, L_0x7fc74651f600, L_0x7fc74651f130, L_0x7fc74651f1a0;
S_0x7fc746d7a070 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d79d30;
 .timescale -9 -12;
L_0x7fc746521640 .functor AND 1, L_0x7fc746521810, L_0x7fc7465215a0, C4<1>, C4<1>;
L_0x7fc74651fd40 .functor AND 1, L_0x7fc7465213d0, L_0x7fc746521470, C4<1>, C4<1>;
L_0x7fc74651fc10 .functor AND 1, L_0x7fc74651fe30, L_0x7fc74651fb70, C4<1>, C4<1>;
L_0x7fc74651f8f0 .functor AND 1, L_0x7fc74651f9a0, L_0x7fc74651f7d0, C4<1>, C4<1>;
v0x7fc746d7ac20_0 .net *"_ivl_0", 0 0, L_0x7fc746521810;  1 drivers
v0x7fc746d7ace0_0 .net *"_ivl_1", 0 0, L_0x7fc7465215a0;  1 drivers
v0x7fc746d7ad80_0 .net *"_ivl_10", 0 0, L_0x7fc74651fc10;  1 drivers
v0x7fc746d7ae30_0 .net *"_ivl_12", 0 0, L_0x7fc74651f9a0;  1 drivers
v0x7fc746d7aee0_0 .net *"_ivl_13", 0 0, L_0x7fc74651f7d0;  1 drivers
v0x7fc746d7afd0_0 .net *"_ivl_14", 0 0, L_0x7fc74651f8f0;  1 drivers
v0x7fc746d7b080_0 .net *"_ivl_2", 0 0, L_0x7fc746521640;  1 drivers
v0x7fc746d7b130_0 .net *"_ivl_4", 0 0, L_0x7fc7465213d0;  1 drivers
v0x7fc746d7b1e0_0 .net *"_ivl_5", 0 0, L_0x7fc746521470;  1 drivers
v0x7fc746d7b2f0_0 .net *"_ivl_6", 0 0, L_0x7fc74651fd40;  1 drivers
v0x7fc746d7b3a0_0 .net *"_ivl_8", 0 0, L_0x7fc74651fe30;  1 drivers
v0x7fc746d7b450_0 .net *"_ivl_9", 0 0, L_0x7fc74651fb70;  1 drivers
S_0x7fc746d7a230 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d7a070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74651f600 .functor XOR 1, L_0x7fc74651f430, L_0x7fc74651f520, C4<0>, C4<0>;
L_0x7fc74651f670 .functor AND 1, L_0x7fc74651f430, L_0x7fc74651f520, C4<1>, C4<1>;
v0x7fc746d7a480_0 .net "a", 0 0, L_0x7fc74651f430;  1 drivers
v0x7fc746d7a530_0 .net "b", 0 0, L_0x7fc74651f520;  1 drivers
v0x7fc746d7a5d0_0 .net "c", 0 0, L_0x7fc74651f670;  1 drivers
v0x7fc746d7a660_0 .net "s", 0 0, L_0x7fc74651f600;  1 drivers
S_0x7fc746d7a700 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d7a070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74651f130 .functor XOR 1, L_0x7fc74651ef00, L_0x7fc74651ecf0, C4<0>, C4<0>;
L_0x7fc74651f1a0 .functor AND 1, L_0x7fc74651ef00, L_0x7fc74651ecf0, C4<1>, C4<1>;
v0x7fc746d7a930_0 .net "a", 0 0, L_0x7fc74651ef00;  1 drivers
v0x7fc746d7a9d0_0 .net "b", 0 0, L_0x7fc74651ecf0;  1 drivers
v0x7fc746d7aa70_0 .net "c", 0 0, L_0x7fc74651f1a0;  1 drivers
v0x7fc746d7ab20_0 .net "s", 0 0, L_0x7fc74651f130;  1 drivers
S_0x7fc746d7b7f0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746d78100;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d7b9b0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d7cfd0_0 .net "a", 1 0, L_0x7fc746517e80;  1 drivers
v0x7fc746d7d090_0 .net "b", 1 0, L_0x7fc746517f20;  1 drivers
v0x7fc746d7d130_0 .net "c", 3 0, L_0x7fc746518050;  alias, 1 drivers
v0x7fc746d7d1c0_0 .net "temp", 3 0, L_0x7fc746518830;  1 drivers
L_0x7fc74651c7d0 .part L_0x7fc746517e80, 0, 1;
L_0x7fc74651c870 .part L_0x7fc746517f20, 0, 1;
L_0x7fc74651c650 .part L_0x7fc746517e80, 1, 1;
L_0x7fc74650fd20 .part L_0x7fc746517f20, 0, 1;
L_0x7fc7465190a0 .part L_0x7fc746517e80, 0, 1;
L_0x7fc746519140 .part L_0x7fc746517f20, 1, 1;
L_0x7fc746518f80 .part L_0x7fc746517e80, 1, 1;
L_0x7fc746518d80 .part L_0x7fc746517f20, 1, 1;
L_0x7fc7465189e0 .part L_0x7fc746518830, 0, 1;
L_0x7fc746518790 .part L_0x7fc746518830, 1, 1;
L_0x7fc746518830 .concat8 [ 1 1 1 1], L_0x7fc74650fdc0, L_0x7fc746518ed0, L_0x7fc746518e20, L_0x7fc746518c20;
L_0x7fc7465184a0 .part L_0x7fc746518830, 2, 1;
L_0x7fc7465182a0 .part L_0x7fc746518830, 3, 1;
L_0x7fc746518050 .concat8 [ 1 1 1 1], L_0x7fc74651cce0, L_0x7fc746518bb0, L_0x7fc746518680, L_0x7fc7465183f0;
S_0x7fc746d7bb40 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d7b7f0;
 .timescale -9 -12;
L_0x7fc74651cce0 .functor AND 1, L_0x7fc74651c7d0, L_0x7fc74651c870, C4<1>, C4<1>;
L_0x7fc74650fdc0 .functor AND 1, L_0x7fc74651c650, L_0x7fc74650fd20, C4<1>, C4<1>;
L_0x7fc746518ed0 .functor AND 1, L_0x7fc7465190a0, L_0x7fc746519140, C4<1>, C4<1>;
L_0x7fc746518e20 .functor AND 1, L_0x7fc746518f80, L_0x7fc746518d80, C4<1>, C4<1>;
v0x7fc746d7c6f0_0 .net *"_ivl_0", 0 0, L_0x7fc74651c7d0;  1 drivers
v0x7fc746d7c7b0_0 .net *"_ivl_1", 0 0, L_0x7fc74651c870;  1 drivers
v0x7fc746d7c850_0 .net *"_ivl_10", 0 0, L_0x7fc746518ed0;  1 drivers
v0x7fc746d7c900_0 .net *"_ivl_12", 0 0, L_0x7fc746518f80;  1 drivers
v0x7fc746d7c9b0_0 .net *"_ivl_13", 0 0, L_0x7fc746518d80;  1 drivers
v0x7fc746d7caa0_0 .net *"_ivl_14", 0 0, L_0x7fc746518e20;  1 drivers
v0x7fc746d7cb50_0 .net *"_ivl_2", 0 0, L_0x7fc74651cce0;  1 drivers
v0x7fc746d7cc00_0 .net *"_ivl_4", 0 0, L_0x7fc74651c650;  1 drivers
v0x7fc746d7ccb0_0 .net *"_ivl_5", 0 0, L_0x7fc74650fd20;  1 drivers
v0x7fc746d7cdc0_0 .net *"_ivl_6", 0 0, L_0x7fc74650fdc0;  1 drivers
v0x7fc746d7ce70_0 .net *"_ivl_8", 0 0, L_0x7fc7465190a0;  1 drivers
v0x7fc746d7cf20_0 .net *"_ivl_9", 0 0, L_0x7fc746519140;  1 drivers
S_0x7fc746d7bd00 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d7bb40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746518bb0 .functor XOR 1, L_0x7fc7465189e0, L_0x7fc746518790, C4<0>, C4<0>;
L_0x7fc746518c20 .functor AND 1, L_0x7fc7465189e0, L_0x7fc746518790, C4<1>, C4<1>;
v0x7fc746d7bf50_0 .net "a", 0 0, L_0x7fc7465189e0;  1 drivers
v0x7fc746d7c000_0 .net "b", 0 0, L_0x7fc746518790;  1 drivers
v0x7fc746d7c0a0_0 .net "c", 0 0, L_0x7fc746518c20;  1 drivers
v0x7fc746d7c130_0 .net "s", 0 0, L_0x7fc746518bb0;  1 drivers
S_0x7fc746d7c1d0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d7bb40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746518680 .functor XOR 1, L_0x7fc7465184a0, L_0x7fc7465182a0, C4<0>, C4<0>;
L_0x7fc7465183f0 .functor AND 1, L_0x7fc7465184a0, L_0x7fc7465182a0, C4<1>, C4<1>;
v0x7fc746d7c400_0 .net "a", 0 0, L_0x7fc7465184a0;  1 drivers
v0x7fc746d7c4a0_0 .net "b", 0 0, L_0x7fc7465182a0;  1 drivers
v0x7fc746d7c540_0 .net "c", 0 0, L_0x7fc7465183f0;  1 drivers
v0x7fc746d7c5f0_0 .net "s", 0 0, L_0x7fc746518680;  1 drivers
S_0x7fc746d7d2c0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746d78100;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d7d480 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d7ea90_0 .net "a", 1 0, L_0x7fc746513e50;  1 drivers
v0x7fc746d7eb50_0 .net "b", 1 0, L_0x7fc746513c20;  1 drivers
v0x7fc746d7ebf0_0 .net "c", 3 0, L_0x7fc746513d70;  alias, 1 drivers
v0x7fc746d7ec80_0 .net "temp", 3 0, L_0x7fc746515a10;  1 drivers
L_0x7fc7465167f0 .part L_0x7fc746513e50, 0, 1;
L_0x7fc746516890 .part L_0x7fc746513c20, 0, 1;
L_0x7fc746516620 .part L_0x7fc746513e50, 1, 1;
L_0x7fc746516700 .part L_0x7fc746513c20, 0, 1;
L_0x7fc746516280 .part L_0x7fc746513e50, 0, 1;
L_0x7fc746516320 .part L_0x7fc746513c20, 1, 1;
L_0x7fc746516120 .part L_0x7fc746513e50, 1, 1;
L_0x7fc746515ee0 .part L_0x7fc746513c20, 1, 1;
L_0x7fc746515b80 .part L_0x7fc746515a10, 0, 1;
L_0x7fc746515970 .part L_0x7fc746515a10, 1, 1;
L_0x7fc746515a10 .concat8 [ 1 1 1 1], L_0x7fc746516490, L_0x7fc7465160b0, L_0x7fc746516000, L_0x7fc746515dc0;
L_0x7fc746515640 .part L_0x7fc746515a10, 2, 1;
L_0x7fc746513f40 .part L_0x7fc746515a10, 3, 1;
L_0x7fc746513d70 .concat8 [ 1 1 1 1], L_0x7fc746518170, L_0x7fc746515d50, L_0x7fc746515880, L_0x7fc7465155d0;
S_0x7fc746d7d5f0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d7d2c0;
 .timescale -9 -12;
L_0x7fc746518170 .functor AND 1, L_0x7fc7465167f0, L_0x7fc746516890, C4<1>, C4<1>;
L_0x7fc746516490 .functor AND 1, L_0x7fc746516620, L_0x7fc746516700, C4<1>, C4<1>;
L_0x7fc7465160b0 .functor AND 1, L_0x7fc746516280, L_0x7fc746516320, C4<1>, C4<1>;
L_0x7fc746516000 .functor AND 1, L_0x7fc746516120, L_0x7fc746515ee0, C4<1>, C4<1>;
v0x7fc746d7e1b0_0 .net *"_ivl_0", 0 0, L_0x7fc7465167f0;  1 drivers
v0x7fc746d7e270_0 .net *"_ivl_1", 0 0, L_0x7fc746516890;  1 drivers
v0x7fc746d7e310_0 .net *"_ivl_10", 0 0, L_0x7fc7465160b0;  1 drivers
v0x7fc746d7e3c0_0 .net *"_ivl_12", 0 0, L_0x7fc746516120;  1 drivers
v0x7fc746d7e470_0 .net *"_ivl_13", 0 0, L_0x7fc746515ee0;  1 drivers
v0x7fc746d7e560_0 .net *"_ivl_14", 0 0, L_0x7fc746516000;  1 drivers
v0x7fc746d7e610_0 .net *"_ivl_2", 0 0, L_0x7fc746518170;  1 drivers
v0x7fc746d7e6c0_0 .net *"_ivl_4", 0 0, L_0x7fc746516620;  1 drivers
v0x7fc746d7e770_0 .net *"_ivl_5", 0 0, L_0x7fc746516700;  1 drivers
v0x7fc746d7e880_0 .net *"_ivl_6", 0 0, L_0x7fc746516490;  1 drivers
v0x7fc746d7e930_0 .net *"_ivl_8", 0 0, L_0x7fc746516280;  1 drivers
v0x7fc746d7e9e0_0 .net *"_ivl_9", 0 0, L_0x7fc746516320;  1 drivers
S_0x7fc746d7d7c0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d7d5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746515d50 .functor XOR 1, L_0x7fc746515b80, L_0x7fc746515970, C4<0>, C4<0>;
L_0x7fc746515dc0 .functor AND 1, L_0x7fc746515b80, L_0x7fc746515970, C4<1>, C4<1>;
v0x7fc746d7da10_0 .net "a", 0 0, L_0x7fc746515b80;  1 drivers
v0x7fc746d7dac0_0 .net "b", 0 0, L_0x7fc746515970;  1 drivers
v0x7fc746d7db60_0 .net "c", 0 0, L_0x7fc746515dc0;  1 drivers
v0x7fc746d7dbf0_0 .net "s", 0 0, L_0x7fc746515d50;  1 drivers
S_0x7fc746d7dc90 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d7d5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746515880 .functor XOR 1, L_0x7fc746515640, L_0x7fc746513f40, C4<0>, C4<0>;
L_0x7fc7465155d0 .functor AND 1, L_0x7fc746515640, L_0x7fc746513f40, C4<1>, C4<1>;
v0x7fc746d7dec0_0 .net "a", 0 0, L_0x7fc746515640;  1 drivers
v0x7fc746d7df60_0 .net "b", 0 0, L_0x7fc746513f40;  1 drivers
v0x7fc746d7e000_0 .net "c", 0 0, L_0x7fc7465155d0;  1 drivers
v0x7fc746d7e0b0_0 .net "s", 0 0, L_0x7fc746515880;  1 drivers
S_0x7fc746d7fce0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746d67df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746d7fea0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746d871b0_0 .net "a", 3 0, L_0x7fc746559ad0;  1 drivers
v0x7fc746d87270_0 .net "b", 3 0, L_0x7fc74654dca0;  1 drivers
v0x7fc746d87310_0 .net "c", 7 0, L_0x7fc746565900;  alias, 1 drivers
v0x7fc746d873c0_0 .net "concat1", 3 0, L_0x7fc746596b70;  1 drivers
v0x7fc746d87470_0 .net "concat2", 5 0, L_0x7fc74658ad80;  1 drivers
v0x7fc746d87560_0 .net "concat3", 5 0, L_0x7fc74658ae20;  1 drivers
v0x7fc746d87610_0 .net "concat4", 5 0, L_0x7fc74657f030;  1 drivers
v0x7fc746d876c0_0 .net "mul_00", 3 0, L_0x7fc74650aa30;  1 drivers
v0x7fc746d87760_0 .net "mul_01", 3 0, L_0x7fc7460ffdb0;  1 drivers
v0x7fc746d87890_0 .net "mul_10", 3 0, L_0x7fc746506a50;  1 drivers
v0x7fc746d87920_0 .net "mul_11", 3 0, L_0x7fc7465b9c70;  1 drivers
v0x7fc746d879b0_0 .net "sum_temp1", 3 0, L_0x7fc746596c10;  1 drivers
v0x7fc746d87a50_0 .net "sum_temp2", 5 0, L_0x7fc74658aec0;  1 drivers
v0x7fc746d87b00_0 .net "sum_temp3", 5 0, L_0x7fc7465731a0;  1 drivers
L_0x7fc74650a800 .part L_0x7fc746559ad0, 0, 2;
L_0x7fc74650a8a0 .part L_0x7fc74654dca0, 0, 2;
L_0x7fc746506880 .part L_0x7fc746559ad0, 2, 2;
L_0x7fc746506920 .part L_0x7fc74654dca0, 0, 2;
L_0x7fc7460bac30 .part L_0x7fc746559ad0, 0, 2;
L_0x7fc7460bacd0 .part L_0x7fc74654dca0, 2, 2;
L_0x7fc7465b0280 .part L_0x7fc746559ad0, 2, 2;
L_0x7fc7465b03a0 .part L_0x7fc74654dca0, 2, 2;
L_0x7fc7465a4510 .part L_0x7fc74650aa30, 2, 2;
L_0x7fc746596c10 .arith/sum 4, L_0x7fc746506a50, L_0x7fc746596b70;
L_0x7fc74658aec0 .arith/sum 6, L_0x7fc74658ad80, L_0x7fc74658ae20;
L_0x7fc7465731a0 .arith/sum 6, L_0x7fc74657f030, L_0x7fc74658aec0;
L_0x7fc746573280 .part L_0x7fc74650aa30, 0, 2;
L_0x7fc746565900 .concat8 [ 2 6 0 0], L_0x7fc746573280, L_0x7fc7465659e0;
S_0x7fc746d80010 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746d7fce0;
 .timescale -9 -12;
L_0x7fc7465659e0 .functor BUFZ 6, L_0x7fc7465731a0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746d86ca0_0 .net *"_ivl_10", 1 0, L_0x7fc7465a4510;  1 drivers
L_0x7fc746e032f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d86d60_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e032f0;  1 drivers
L_0x7fc746e03338 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d86e00_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e03338;  1 drivers
L_0x7fc746e03380 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d86eb0_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e03380;  1 drivers
v0x7fc746d86f60_0 .net *"_ivl_25", 1 0, L_0x7fc746573280;  1 drivers
v0x7fc746d87050_0 .net *"_ivl_27", 5 0, L_0x7fc7465659e0;  1 drivers
L_0x7fc746e032a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d87100_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e032a8;  1 drivers
L_0x7fc746596b70 .concat [ 2 2 0 0], L_0x7fc7465a4510, L_0x7fc746e032a8;
L_0x7fc74658ad80 .concat [ 4 2 0 0], L_0x7fc7460ffdb0, L_0x7fc746e032f0;
L_0x7fc74658ae20 .concat [ 2 4 0 0], L_0x7fc746e03338, L_0x7fc7465b9c70;
L_0x7fc74657f030 .concat [ 4 2 0 0], L_0x7fc746596c10, L_0x7fc746e03380;
S_0x7fc746d801e0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746d80010;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d803b0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d81960_0 .net "a", 1 0, L_0x7fc74650a800;  1 drivers
v0x7fc746d81a20_0 .net "b", 1 0, L_0x7fc74650a8a0;  1 drivers
v0x7fc746d81ac0_0 .net "c", 3 0, L_0x7fc74650aa30;  alias, 1 drivers
v0x7fc746d81b50_0 .net "temp", 3 0, L_0x7fc74650b1c0;  1 drivers
L_0x7fc746510c80 .part L_0x7fc74650a800, 0, 1;
L_0x7fc746511200 .part L_0x7fc74650a8a0, 0, 1;
L_0x7fc746510800 .part L_0x7fc74650a800, 1, 1;
L_0x7fc7465108a0 .part L_0x7fc74650a8a0, 0, 1;
L_0x7fc7465106f0 .part L_0x7fc74650a800, 0, 1;
L_0x7fc746510470 .part L_0x7fc74650a8a0, 1, 1;
L_0x7fc74650c420 .part L_0x7fc74650a800, 1, 1;
L_0x7fc74650c250 .part L_0x7fc74650a8a0, 1, 1;
L_0x7fc74650c170 .part L_0x7fc74650b1c0, 0, 1;
L_0x7fc74650b120 .part L_0x7fc74650b1c0, 1, 1;
L_0x7fc74650b1c0 .concat8 [ 1 1 1 1], L_0x7fc746510640, L_0x7fc746510510, L_0x7fc74650c370, L_0x7fc74650c080;
L_0x7fc74650ab60 .part L_0x7fc74650b1c0, 2, 1;
L_0x7fc74650a990 .part L_0x7fc74650b1c0, 3, 1;
L_0x7fc74650aa30 .concat8 [ 1 1 1 1], L_0x7fc7465112a0, L_0x7fc74650c540, L_0x7fc74650ad30, L_0x7fc74650ada0;
S_0x7fc746d804c0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d801e0;
 .timescale -9 -12;
L_0x7fc7465112a0 .functor AND 1, L_0x7fc746510c80, L_0x7fc746511200, C4<1>, C4<1>;
L_0x7fc746510640 .functor AND 1, L_0x7fc746510800, L_0x7fc7465108a0, C4<1>, C4<1>;
L_0x7fc746510510 .functor AND 1, L_0x7fc7465106f0, L_0x7fc746510470, C4<1>, C4<1>;
L_0x7fc74650c370 .functor AND 1, L_0x7fc74650c420, L_0x7fc74650c250, C4<1>, C4<1>;
v0x7fc746d81080_0 .net *"_ivl_0", 0 0, L_0x7fc746510c80;  1 drivers
v0x7fc746d81140_0 .net *"_ivl_1", 0 0, L_0x7fc746511200;  1 drivers
v0x7fc746d811e0_0 .net *"_ivl_10", 0 0, L_0x7fc746510510;  1 drivers
v0x7fc746d81290_0 .net *"_ivl_12", 0 0, L_0x7fc74650c420;  1 drivers
v0x7fc746d81340_0 .net *"_ivl_13", 0 0, L_0x7fc74650c250;  1 drivers
v0x7fc746d81430_0 .net *"_ivl_14", 0 0, L_0x7fc74650c370;  1 drivers
v0x7fc746d814e0_0 .net *"_ivl_2", 0 0, L_0x7fc7465112a0;  1 drivers
v0x7fc746d81590_0 .net *"_ivl_4", 0 0, L_0x7fc746510800;  1 drivers
v0x7fc746d81640_0 .net *"_ivl_5", 0 0, L_0x7fc7465108a0;  1 drivers
v0x7fc746d81750_0 .net *"_ivl_6", 0 0, L_0x7fc746510640;  1 drivers
v0x7fc746d81800_0 .net *"_ivl_8", 0 0, L_0x7fc7465106f0;  1 drivers
v0x7fc746d818b0_0 .net *"_ivl_9", 0 0, L_0x7fc746510470;  1 drivers
S_0x7fc746d80690 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d804c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74650c540 .functor XOR 1, L_0x7fc74650c170, L_0x7fc74650b120, C4<0>, C4<0>;
L_0x7fc74650c080 .functor AND 1, L_0x7fc74650c170, L_0x7fc74650b120, C4<1>, C4<1>;
v0x7fc746d808e0_0 .net "a", 0 0, L_0x7fc74650c170;  1 drivers
v0x7fc746d80990_0 .net "b", 0 0, L_0x7fc74650b120;  1 drivers
v0x7fc746d80a30_0 .net "c", 0 0, L_0x7fc74650c080;  1 drivers
v0x7fc746d80ac0_0 .net "s", 0 0, L_0x7fc74650c540;  1 drivers
S_0x7fc746d80b60 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d804c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74650ad30 .functor XOR 1, L_0x7fc74650ab60, L_0x7fc74650a990, C4<0>, C4<0>;
L_0x7fc74650ada0 .functor AND 1, L_0x7fc74650ab60, L_0x7fc74650a990, C4<1>, C4<1>;
v0x7fc746d80d90_0 .net "a", 0 0, L_0x7fc74650ab60;  1 drivers
v0x7fc746d80e30_0 .net "b", 0 0, L_0x7fc74650a990;  1 drivers
v0x7fc746d80ed0_0 .net "c", 0 0, L_0x7fc74650ada0;  1 drivers
v0x7fc746d80f80_0 .net "s", 0 0, L_0x7fc74650ad30;  1 drivers
S_0x7fc746d81c50 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746d80010;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d81e20 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d83420_0 .net "a", 1 0, L_0x7fc746506880;  1 drivers
v0x7fc746d834e0_0 .net "b", 1 0, L_0x7fc746506920;  1 drivers
v0x7fc746d83580_0 .net "c", 3 0, L_0x7fc746506a50;  alias, 1 drivers
v0x7fc746d83610_0 .net "temp", 3 0, L_0x7fc7465086f0;  1 drivers
L_0x7fc74650a5f0 .part L_0x7fc746506880, 0, 1;
L_0x7fc74650a690 .part L_0x7fc746506920, 0, 1;
L_0x7fc746509370 .part L_0x7fc746506880, 1, 1;
L_0x7fc746509130 .part L_0x7fc746506920, 0, 1;
L_0x7fc746508f60 .part L_0x7fc746506880, 0, 1;
L_0x7fc746509000 .part L_0x7fc746506920, 1, 1;
L_0x7fc746508e40 .part L_0x7fc746506880, 1, 1;
L_0x7fc746508c40 .part L_0x7fc746506920, 1, 1;
L_0x7fc7465088a0 .part L_0x7fc7465086f0, 0, 1;
L_0x7fc746508650 .part L_0x7fc7465086f0, 1, 1;
L_0x7fc7465086f0 .concat8 [ 1 1 1 1], L_0x7fc7465091d0, L_0x7fc746508d90, L_0x7fc746508ce0, L_0x7fc746508ae0;
L_0x7fc746508360 .part L_0x7fc7465086f0, 2, 1;
L_0x7fc746508160 .part L_0x7fc7465086f0, 3, 1;
L_0x7fc746506a50 .concat8 [ 1 1 1 1], L_0x7fc746509300, L_0x7fc746508a70, L_0x7fc746508540, L_0x7fc7465082b0;
S_0x7fc746d81f90 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d81c50;
 .timescale -9 -12;
L_0x7fc746509300 .functor AND 1, L_0x7fc74650a5f0, L_0x7fc74650a690, C4<1>, C4<1>;
L_0x7fc7465091d0 .functor AND 1, L_0x7fc746509370, L_0x7fc746509130, C4<1>, C4<1>;
L_0x7fc746508d90 .functor AND 1, L_0x7fc746508f60, L_0x7fc746509000, C4<1>, C4<1>;
L_0x7fc746508ce0 .functor AND 1, L_0x7fc746508e40, L_0x7fc746508c40, C4<1>, C4<1>;
v0x7fc746d82b40_0 .net *"_ivl_0", 0 0, L_0x7fc74650a5f0;  1 drivers
v0x7fc746d82c00_0 .net *"_ivl_1", 0 0, L_0x7fc74650a690;  1 drivers
v0x7fc746d82ca0_0 .net *"_ivl_10", 0 0, L_0x7fc746508d90;  1 drivers
v0x7fc746d82d50_0 .net *"_ivl_12", 0 0, L_0x7fc746508e40;  1 drivers
v0x7fc746d82e00_0 .net *"_ivl_13", 0 0, L_0x7fc746508c40;  1 drivers
v0x7fc746d82ef0_0 .net *"_ivl_14", 0 0, L_0x7fc746508ce0;  1 drivers
v0x7fc746d82fa0_0 .net *"_ivl_2", 0 0, L_0x7fc746509300;  1 drivers
v0x7fc746d83050_0 .net *"_ivl_4", 0 0, L_0x7fc746509370;  1 drivers
v0x7fc746d83100_0 .net *"_ivl_5", 0 0, L_0x7fc746509130;  1 drivers
v0x7fc746d83210_0 .net *"_ivl_6", 0 0, L_0x7fc7465091d0;  1 drivers
v0x7fc746d832c0_0 .net *"_ivl_8", 0 0, L_0x7fc746508f60;  1 drivers
v0x7fc746d83370_0 .net *"_ivl_9", 0 0, L_0x7fc746509000;  1 drivers
S_0x7fc746d82150 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d81f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746508a70 .functor XOR 1, L_0x7fc7465088a0, L_0x7fc746508650, C4<0>, C4<0>;
L_0x7fc746508ae0 .functor AND 1, L_0x7fc7465088a0, L_0x7fc746508650, C4<1>, C4<1>;
v0x7fc746d823a0_0 .net "a", 0 0, L_0x7fc7465088a0;  1 drivers
v0x7fc746d82450_0 .net "b", 0 0, L_0x7fc746508650;  1 drivers
v0x7fc746d824f0_0 .net "c", 0 0, L_0x7fc746508ae0;  1 drivers
v0x7fc746d82580_0 .net "s", 0 0, L_0x7fc746508a70;  1 drivers
S_0x7fc746d82620 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d81f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746508540 .functor XOR 1, L_0x7fc746508360, L_0x7fc746508160, C4<0>, C4<0>;
L_0x7fc7465082b0 .functor AND 1, L_0x7fc746508360, L_0x7fc746508160, C4<1>, C4<1>;
v0x7fc746d82850_0 .net "a", 0 0, L_0x7fc746508360;  1 drivers
v0x7fc746d828f0_0 .net "b", 0 0, L_0x7fc746508160;  1 drivers
v0x7fc746d82990_0 .net "c", 0 0, L_0x7fc7465082b0;  1 drivers
v0x7fc746d82a40_0 .net "s", 0 0, L_0x7fc746508540;  1 drivers
S_0x7fc746d83710 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746d80010;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d838d0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d84ef0_0 .net "a", 1 0, L_0x7fc7460bac30;  1 drivers
v0x7fc746d84fb0_0 .net "b", 1 0, L_0x7fc7460bacd0;  1 drivers
v0x7fc746d85050_0 .net "c", 3 0, L_0x7fc7460ffdb0;  alias, 1 drivers
v0x7fc746d850e0_0 .net "temp", 3 0, L_0x7fc746505920;  1 drivers
L_0x7fc7465066b0 .part L_0x7fc7460bac30, 0, 1;
L_0x7fc746506750 .part L_0x7fc7460bacd0, 0, 1;
L_0x7fc746506590 .part L_0x7fc7460bac30, 1, 1;
L_0x7fc746506310 .part L_0x7fc7460bacd0, 0, 1;
L_0x7fc746506180 .part L_0x7fc7460bac30, 0, 1;
L_0x7fc746506220 .part L_0x7fc7460bacd0, 1, 1;
L_0x7fc746506060 .part L_0x7fc7460bac30, 1, 1;
L_0x7fc746505e20 .part L_0x7fc7460bacd0, 1, 1;
L_0x7fc746505ab0 .part L_0x7fc746505920, 0, 1;
L_0x7fc746505880 .part L_0x7fc746505920, 1, 1;
L_0x7fc746505920 .concat8 [ 1 1 1 1], L_0x7fc7465063f0, L_0x7fc746505f70, L_0x7fc746505ec0, L_0x7fc746505a00;
L_0x7fc746afbe40 .part L_0x7fc746505920, 2, 1;
L_0x7fc746ad99a0 .part L_0x7fc746505920, 3, 1;
L_0x7fc7460ffdb0 .concat8 [ 1 1 1 1], L_0x7fc7465064e0, L_0x7fc746505c90, L_0x7fc7465cdf70, L_0x7fc746afbd90;
S_0x7fc746d83a60 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d83710;
 .timescale -9 -12;
L_0x7fc7465064e0 .functor AND 1, L_0x7fc7465066b0, L_0x7fc746506750, C4<1>, C4<1>;
L_0x7fc7465063f0 .functor AND 1, L_0x7fc746506590, L_0x7fc746506310, C4<1>, C4<1>;
L_0x7fc746505f70 .functor AND 1, L_0x7fc746506180, L_0x7fc746506220, C4<1>, C4<1>;
L_0x7fc746505ec0 .functor AND 1, L_0x7fc746506060, L_0x7fc746505e20, C4<1>, C4<1>;
v0x7fc746d84610_0 .net *"_ivl_0", 0 0, L_0x7fc7465066b0;  1 drivers
v0x7fc746d846d0_0 .net *"_ivl_1", 0 0, L_0x7fc746506750;  1 drivers
v0x7fc746d84770_0 .net *"_ivl_10", 0 0, L_0x7fc746505f70;  1 drivers
v0x7fc746d84820_0 .net *"_ivl_12", 0 0, L_0x7fc746506060;  1 drivers
v0x7fc746d848d0_0 .net *"_ivl_13", 0 0, L_0x7fc746505e20;  1 drivers
v0x7fc746d849c0_0 .net *"_ivl_14", 0 0, L_0x7fc746505ec0;  1 drivers
v0x7fc746d84a70_0 .net *"_ivl_2", 0 0, L_0x7fc7465064e0;  1 drivers
v0x7fc746d84b20_0 .net *"_ivl_4", 0 0, L_0x7fc746506590;  1 drivers
v0x7fc746d84bd0_0 .net *"_ivl_5", 0 0, L_0x7fc746506310;  1 drivers
v0x7fc746d84ce0_0 .net *"_ivl_6", 0 0, L_0x7fc7465063f0;  1 drivers
v0x7fc746d84d90_0 .net *"_ivl_8", 0 0, L_0x7fc746506180;  1 drivers
v0x7fc746d84e40_0 .net *"_ivl_9", 0 0, L_0x7fc746506220;  1 drivers
S_0x7fc746d83c20 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d83a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746505c90 .functor XOR 1, L_0x7fc746505ab0, L_0x7fc746505880, C4<0>, C4<0>;
L_0x7fc746505a00 .functor AND 1, L_0x7fc746505ab0, L_0x7fc746505880, C4<1>, C4<1>;
v0x7fc746d83e70_0 .net "a", 0 0, L_0x7fc746505ab0;  1 drivers
v0x7fc746d83f20_0 .net "b", 0 0, L_0x7fc746505880;  1 drivers
v0x7fc746d83fc0_0 .net "c", 0 0, L_0x7fc746505a00;  1 drivers
v0x7fc746d84050_0 .net "s", 0 0, L_0x7fc746505c90;  1 drivers
S_0x7fc746d840f0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d83a60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465cdf70 .functor XOR 1, L_0x7fc746afbe40, L_0x7fc746ad99a0, C4<0>, C4<0>;
L_0x7fc746afbd90 .functor AND 1, L_0x7fc746afbe40, L_0x7fc746ad99a0, C4<1>, C4<1>;
v0x7fc746d84320_0 .net "a", 0 0, L_0x7fc746afbe40;  1 drivers
v0x7fc746d843c0_0 .net "b", 0 0, L_0x7fc746ad99a0;  1 drivers
v0x7fc746d84460_0 .net "c", 0 0, L_0x7fc746afbd90;  1 drivers
v0x7fc746d84510_0 .net "s", 0 0, L_0x7fc7465cdf70;  1 drivers
S_0x7fc746d851e0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746d80010;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d853a0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d869b0_0 .net "a", 1 0, L_0x7fc7465b0280;  1 drivers
v0x7fc746d86a70_0 .net "b", 1 0, L_0x7fc7465b03a0;  1 drivers
v0x7fc746d86b10_0 .net "c", 3 0, L_0x7fc7465b9c70;  alias, 1 drivers
v0x7fc746d86ba0_0 .net "temp", 3 0, L_0x7fc7460da1d0;  1 drivers
L_0x7fc7460b9140 .part L_0x7fc7465b0280, 0, 1;
L_0x7fc7460b91e0 .part L_0x7fc7465b03a0, 0, 1;
L_0x7fc7465b8210 .part L_0x7fc7465b0280, 1, 1;
L_0x7fc7465b82f0 .part L_0x7fc7465b03a0, 0, 1;
L_0x7fc746541cd0 .part L_0x7fc7465b0280, 0, 1;
L_0x7fc746541d70 .part L_0x7fc7465b03a0, 1, 1;
L_0x7fc7465109c0 .part L_0x7fc7465b0280, 1, 1;
L_0x7fc746510ae0 .part L_0x7fc7465b03a0, 1, 1;
L_0x7fc7460e5fd0 .part L_0x7fc7460da1d0, 0, 1;
L_0x7fc7460da130 .part L_0x7fc7460da1d0, 1, 1;
L_0x7fc7460da1d0 .concat8 [ 1 1 1 1], L_0x7fc74650b2d0, L_0x7fc74650b3c0, L_0x7fc7460f1d90, L_0x7fc7460e5f20;
L_0x7fc7460bce70 .part L_0x7fc7460da1d0, 2, 1;
L_0x7fc7460bcf90 .part L_0x7fc7460da1d0, 3, 1;
L_0x7fc7465b9c70 .concat8 [ 1 1 1 1], L_0x7fc7460ffed0, L_0x7fc7460f1e40, L_0x7fc7460c1c30, L_0x7fc7460c1ca0;
S_0x7fc746d85510 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d851e0;
 .timescale -9 -12;
L_0x7fc7460ffed0 .functor AND 1, L_0x7fc7460b9140, L_0x7fc7460b91e0, C4<1>, C4<1>;
L_0x7fc74650b2d0 .functor AND 1, L_0x7fc7465b8210, L_0x7fc7465b82f0, C4<1>, C4<1>;
L_0x7fc74650b3c0 .functor AND 1, L_0x7fc746541cd0, L_0x7fc746541d70, C4<1>, C4<1>;
L_0x7fc7460f1d90 .functor AND 1, L_0x7fc7465109c0, L_0x7fc746510ae0, C4<1>, C4<1>;
v0x7fc746d860d0_0 .net *"_ivl_0", 0 0, L_0x7fc7460b9140;  1 drivers
v0x7fc746d86190_0 .net *"_ivl_1", 0 0, L_0x7fc7460b91e0;  1 drivers
v0x7fc746d86230_0 .net *"_ivl_10", 0 0, L_0x7fc74650b3c0;  1 drivers
v0x7fc746d862e0_0 .net *"_ivl_12", 0 0, L_0x7fc7465109c0;  1 drivers
v0x7fc746d86390_0 .net *"_ivl_13", 0 0, L_0x7fc746510ae0;  1 drivers
v0x7fc746d86480_0 .net *"_ivl_14", 0 0, L_0x7fc7460f1d90;  1 drivers
v0x7fc746d86530_0 .net *"_ivl_2", 0 0, L_0x7fc7460ffed0;  1 drivers
v0x7fc746d865e0_0 .net *"_ivl_4", 0 0, L_0x7fc7465b8210;  1 drivers
v0x7fc746d86690_0 .net *"_ivl_5", 0 0, L_0x7fc7465b82f0;  1 drivers
v0x7fc746d867a0_0 .net *"_ivl_6", 0 0, L_0x7fc74650b2d0;  1 drivers
v0x7fc746d86850_0 .net *"_ivl_8", 0 0, L_0x7fc746541cd0;  1 drivers
v0x7fc746d86900_0 .net *"_ivl_9", 0 0, L_0x7fc746541d70;  1 drivers
S_0x7fc746d856e0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d85510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460f1e40 .functor XOR 1, L_0x7fc7460e5fd0, L_0x7fc7460da130, C4<0>, C4<0>;
L_0x7fc7460e5f20 .functor AND 1, L_0x7fc7460e5fd0, L_0x7fc7460da130, C4<1>, C4<1>;
v0x7fc746d85930_0 .net "a", 0 0, L_0x7fc7460e5fd0;  1 drivers
v0x7fc746d859e0_0 .net "b", 0 0, L_0x7fc7460da130;  1 drivers
v0x7fc746d85a80_0 .net "c", 0 0, L_0x7fc7460e5f20;  1 drivers
v0x7fc746d85b10_0 .net "s", 0 0, L_0x7fc7460f1e40;  1 drivers
S_0x7fc746d85bb0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d85510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460c1c30 .functor XOR 1, L_0x7fc7460bce70, L_0x7fc7460bcf90, C4<0>, C4<0>;
L_0x7fc7460c1ca0 .functor AND 1, L_0x7fc7460bce70, L_0x7fc7460bcf90, C4<1>, C4<1>;
v0x7fc746d85de0_0 .net "a", 0 0, L_0x7fc7460bce70;  1 drivers
v0x7fc746d85e80_0 .net "b", 0 0, L_0x7fc7460bcf90;  1 drivers
v0x7fc746d85f20_0 .net "c", 0 0, L_0x7fc7460c1ca0;  1 drivers
v0x7fc746d85fd0_0 .net "s", 0 0, L_0x7fc7460c1c30;  1 drivers
S_0x7fc746d88b60 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746d67950;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x7fc746d88d30 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000001000>;
v0x7fc746da91b0_0 .net "a", 7 0, L_0x7fc746a2daf0;  1 drivers
v0x7fc746da9270_0 .net "b", 7 0, L_0x7fc746a278c0;  1 drivers
v0x7fc746da9310_0 .net "c", 15 0, L_0x7fc746a2d9a0;  alias, 1 drivers
v0x7fc746da93c0_0 .net "concat1", 7 0, L_0x7fc746a3d3f0;  1 drivers
v0x7fc746da9470_0 .net "concat2", 11 0, L_0x7fc746a3d610;  1 drivers
v0x7fc746da9560_0 .net "concat3", 11 0, L_0x7fc746a3d6b0;  1 drivers
v0x7fc746da9610_0 .net "concat4", 11 0, L_0x7fc746a37550;  1 drivers
v0x7fc746da96c0_0 .net "mul_00", 7 0, L_0x7fc7460b2020;  1 drivers
v0x7fc746da9760_0 .net "mul_01", 7 0, L_0x7fc7465e0660;  1 drivers
v0x7fc746da9890_0 .net "mul_10", 7 0, L_0x7fc746af03f0;  1 drivers
v0x7fc746da9920_0 .net "mul_11", 7 0, L_0x7fc746a432a0;  1 drivers
v0x7fc746da99b0_0 .net "sum_temp1", 7 0, L_0x7fc746a3d4d0;  1 drivers
v0x7fc746da9a50_0 .net "sum_temp2", 11 0, L_0x7fc746a37410;  1 drivers
v0x7fc746da9b00_0 .net "sum_temp3", 11 0, L_0x7fc746a37670;  1 drivers
L_0x7fc7465c0b80 .part L_0x7fc746a2daf0, 0, 4;
L_0x7fc7465c0c20 .part L_0x7fc746a278c0, 0, 4;
L_0x7fc746af0580 .part L_0x7fc746a2daf0, 4, 4;
L_0x7fc746acfff0 .part L_0x7fc746a278c0, 0, 4;
L_0x7fc7465e07f0 .part L_0x7fc746a2daf0, 0, 4;
L_0x7fc7465e0890 .part L_0x7fc746a278c0, 4, 4;
L_0x7fc746a43430 .part L_0x7fc746a2daf0, 4, 4;
L_0x7fc746a43550 .part L_0x7fc746a278c0, 4, 4;
L_0x7fc746a3d350 .part L_0x7fc7460b2020, 4, 4;
L_0x7fc746a3d4d0 .arith/sum 8, L_0x7fc746af03f0, L_0x7fc746a3d3f0;
L_0x7fc746a37410 .arith/sum 12, L_0x7fc746a3d610, L_0x7fc746a3d6b0;
L_0x7fc746a37670 .arith/sum 12, L_0x7fc746a37550, L_0x7fc746a37410;
L_0x7fc746a2d810 .part L_0x7fc7460b2020, 0, 4;
L_0x7fc746a2d9a0 .concat8 [ 4 12 0 0], L_0x7fc746a2d810, L_0x7fc746a2da40;
S_0x7fc746d88ea0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746d88b60;
 .timescale -9 -12;
L_0x7fc746a2da40 .functor BUFZ 12, L_0x7fc746a37670, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7fc746da8ca0_0 .net *"_ivl_10", 3 0, L_0x7fc746a3d350;  1 drivers
L_0x7fc746e039b0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746da8d60_0 .net/2u *"_ivl_13", 3 0, L_0x7fc746e039b0;  1 drivers
L_0x7fc746e039f8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746da8e00_0 .net/2u *"_ivl_17", 3 0, L_0x7fc746e039f8;  1 drivers
L_0x7fc746e03a40 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746da8eb0_0 .net/2u *"_ivl_21", 3 0, L_0x7fc746e03a40;  1 drivers
v0x7fc746da8f60_0 .net *"_ivl_25", 3 0, L_0x7fc746a2d810;  1 drivers
v0x7fc746da9050_0 .net *"_ivl_27", 11 0, L_0x7fc746a2da40;  1 drivers
L_0x7fc746e03968 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746da9100_0 .net/2u *"_ivl_8", 3 0, L_0x7fc746e03968;  1 drivers
L_0x7fc746a3d3f0 .concat [ 4 4 0 0], L_0x7fc746a3d350, L_0x7fc746e03968;
L_0x7fc746a3d610 .concat [ 8 4 0 0], L_0x7fc7465e0660, L_0x7fc746e039b0;
L_0x7fc746a3d6b0 .concat [ 4 8 0 0], L_0x7fc746e039f8, L_0x7fc746a432a0;
L_0x7fc746a37550 .concat [ 8 4 0 0], L_0x7fc746a3d4d0, L_0x7fc746e03a40;
S_0x7fc746d89060 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746d88ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746d89230 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746d904e0_0 .net "a", 3 0, L_0x7fc7465c0b80;  1 drivers
v0x7fc746d905a0_0 .net "b", 3 0, L_0x7fc7465c0c20;  1 drivers
v0x7fc746d90640_0 .net "c", 7 0, L_0x7fc7460b2020;  alias, 1 drivers
v0x7fc746d906f0_0 .net "concat1", 3 0, L_0x7fc7465042a0;  1 drivers
v0x7fc746d907a0_0 .net "concat2", 5 0, L_0x7fc7460ff080;  1 drivers
v0x7fc746d90890_0 .net "concat3", 5 0, L_0x7fc7460ff160;  1 drivers
v0x7fc746d90940_0 .net "concat4", 5 0, L_0x7fc7460c6b30;  1 drivers
v0x7fc746d909f0_0 .net "mul_00", 3 0, L_0x7fc746a0d670;  1 drivers
v0x7fc746d90a90_0 .net "mul_01", 3 0, L_0x7fc7465a4af0;  1 drivers
v0x7fc746d90bc0_0 .net "mul_10", 3 0, L_0x7fc746a58240;  1 drivers
v0x7fc746d90c50_0 .net "mul_11", 3 0, L_0x7fc746528e00;  1 drivers
v0x7fc746d90ce0_0 .net "sum_temp1", 3 0, L_0x7fc7460fefe0;  1 drivers
v0x7fc746d90d80_0 .net "sum_temp2", 5 0, L_0x7fc7460c6990;  1 drivers
v0x7fc746d90e30_0 .net "sum_temp3", 5 0, L_0x7fc7460c1540;  1 drivers
L_0x7fc746a0d710 .part L_0x7fc7465c0b80, 0, 2;
L_0x7fc746a0d7b0 .part L_0x7fc7465c0c20, 0, 2;
L_0x7fc746a58360 .part L_0x7fc7465c0b80, 2, 2;
L_0x7fc746a38b90 .part L_0x7fc7465c0c20, 0, 2;
L_0x7fc7465970d0 .part L_0x7fc7465c0b80, 0, 2;
L_0x7fc746597170 .part L_0x7fc7465c0c20, 2, 2;
L_0x7fc74651cf30 .part L_0x7fc7465c0b80, 2, 2;
L_0x7fc746504110 .part L_0x7fc7465c0c20, 2, 2;
L_0x7fc7465041b0 .part L_0x7fc746a0d670, 2, 2;
L_0x7fc7460fefe0 .arith/sum 4, L_0x7fc746a58240, L_0x7fc7465042a0;
L_0x7fc7460c6990 .arith/sum 6, L_0x7fc7460ff080, L_0x7fc7460ff160;
L_0x7fc7460c1540 .arith/sum 6, L_0x7fc7460c6b30, L_0x7fc7460c6990;
L_0x7fc7460c1680 .part L_0x7fc746a0d670, 0, 2;
L_0x7fc7460b2020 .concat8 [ 2 6 0 0], L_0x7fc7460c1680, L_0x7fc7460b2100;
S_0x7fc746d89340 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746d89060;
 .timescale -9 -12;
L_0x7fc7460b2100 .functor BUFZ 6, L_0x7fc7460c1540, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746d8ffd0_0 .net *"_ivl_10", 1 0, L_0x7fc7465041b0;  1 drivers
L_0x7fc746e03530 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d90090_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e03530;  1 drivers
L_0x7fc746e03578 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d90130_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e03578;  1 drivers
L_0x7fc746e035c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d901e0_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e035c0;  1 drivers
v0x7fc746d90290_0 .net *"_ivl_25", 1 0, L_0x7fc7460c1680;  1 drivers
v0x7fc746d90380_0 .net *"_ivl_27", 5 0, L_0x7fc7460b2100;  1 drivers
L_0x7fc746e034e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d90430_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e034e8;  1 drivers
L_0x7fc7465042a0 .concat [ 2 2 0 0], L_0x7fc7465041b0, L_0x7fc746e034e8;
L_0x7fc7460ff080 .concat [ 4 2 0 0], L_0x7fc7465a4af0, L_0x7fc746e03530;
L_0x7fc7460ff160 .concat [ 2 4 0 0], L_0x7fc746e03578, L_0x7fc746528e00;
L_0x7fc7460c6b30 .concat [ 4 2 0 0], L_0x7fc7460fefe0, L_0x7fc746e035c0;
S_0x7fc746d89510 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746d89340;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d896e0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d8ac90_0 .net "a", 1 0, L_0x7fc746a0d710;  1 drivers
v0x7fc746d8ad50_0 .net "b", 1 0, L_0x7fc746a0d7b0;  1 drivers
v0x7fc746d8adf0_0 .net "c", 3 0, L_0x7fc746a0d670;  alias, 1 drivers
v0x7fc746d8ae80_0 .net "temp", 3 0, L_0x7fc746a64150;  1 drivers
L_0x7fc7465c6870 .part L_0x7fc746a0d710, 0, 1;
L_0x7fc746af6920 .part L_0x7fc746a0d7b0, 0, 1;
L_0x7fc746adc190 .part L_0x7fc746a0d710, 1, 1;
L_0x7fc746adc230 .part L_0x7fc746a0d7b0, 0, 1;
L_0x7fc746ad6510 .part L_0x7fc746a0d710, 0, 1;
L_0x7fc746ad65b0 .part L_0x7fc746a0d7b0, 1, 1;
L_0x7fc746ab6f10 .part L_0x7fc746a0d710, 1, 1;
L_0x7fc746a9b4b0 .part L_0x7fc746a0d7b0, 1, 1;
L_0x7fc746a7fb80 .part L_0x7fc746a64150, 0, 1;
L_0x7fc746a640b0 .part L_0x7fc746a64150, 1, 1;
L_0x7fc746a64150 .concat8 [ 1 1 1 1], L_0x7fc746adc2d0, L_0x7fc746ad6650, L_0x7fc746a9b550, L_0x7fc746a7fad0;
L_0x7fc746a44b50 .part L_0x7fc746a64150, 2, 1;
L_0x7fc746a290d0 .part L_0x7fc746a64150, 3, 1;
L_0x7fc746a0d670 .concat8 [ 1 1 1 1], L_0x7fc746af69c0, L_0x7fc746a9b600, L_0x7fc746a44a30, L_0x7fc746a44aa0;
S_0x7fc746d897f0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d89510;
 .timescale -9 -12;
L_0x7fc746af69c0 .functor AND 1, L_0x7fc7465c6870, L_0x7fc746af6920, C4<1>, C4<1>;
L_0x7fc746adc2d0 .functor AND 1, L_0x7fc746adc190, L_0x7fc746adc230, C4<1>, C4<1>;
L_0x7fc746ad6650 .functor AND 1, L_0x7fc746ad6510, L_0x7fc746ad65b0, C4<1>, C4<1>;
L_0x7fc746a9b550 .functor AND 1, L_0x7fc746ab6f10, L_0x7fc746a9b4b0, C4<1>, C4<1>;
v0x7fc746d8a3b0_0 .net *"_ivl_0", 0 0, L_0x7fc7465c6870;  1 drivers
v0x7fc746d8a470_0 .net *"_ivl_1", 0 0, L_0x7fc746af6920;  1 drivers
v0x7fc746d8a510_0 .net *"_ivl_10", 0 0, L_0x7fc746ad6650;  1 drivers
v0x7fc746d8a5c0_0 .net *"_ivl_12", 0 0, L_0x7fc746ab6f10;  1 drivers
v0x7fc746d8a670_0 .net *"_ivl_13", 0 0, L_0x7fc746a9b4b0;  1 drivers
v0x7fc746d8a760_0 .net *"_ivl_14", 0 0, L_0x7fc746a9b550;  1 drivers
v0x7fc746d8a810_0 .net *"_ivl_2", 0 0, L_0x7fc746af69c0;  1 drivers
v0x7fc746d8a8c0_0 .net *"_ivl_4", 0 0, L_0x7fc746adc190;  1 drivers
v0x7fc746d8a970_0 .net *"_ivl_5", 0 0, L_0x7fc746adc230;  1 drivers
v0x7fc746d8aa80_0 .net *"_ivl_6", 0 0, L_0x7fc746adc2d0;  1 drivers
v0x7fc746d8ab30_0 .net *"_ivl_8", 0 0, L_0x7fc746ad6510;  1 drivers
v0x7fc746d8abe0_0 .net *"_ivl_9", 0 0, L_0x7fc746ad65b0;  1 drivers
S_0x7fc746d899c0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d897f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a9b600 .functor XOR 1, L_0x7fc746a7fb80, L_0x7fc746a640b0, C4<0>, C4<0>;
L_0x7fc746a7fad0 .functor AND 1, L_0x7fc746a7fb80, L_0x7fc746a640b0, C4<1>, C4<1>;
v0x7fc746d89c10_0 .net "a", 0 0, L_0x7fc746a7fb80;  1 drivers
v0x7fc746d89cc0_0 .net "b", 0 0, L_0x7fc746a640b0;  1 drivers
v0x7fc746d89d60_0 .net "c", 0 0, L_0x7fc746a7fad0;  1 drivers
v0x7fc746d89df0_0 .net "s", 0 0, L_0x7fc746a9b600;  1 drivers
S_0x7fc746d89e90 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d897f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a44a30 .functor XOR 1, L_0x7fc746a44b50, L_0x7fc746a290d0, C4<0>, C4<0>;
L_0x7fc746a44aa0 .functor AND 1, L_0x7fc746a44b50, L_0x7fc746a290d0, C4<1>, C4<1>;
v0x7fc746d8a0c0_0 .net "a", 0 0, L_0x7fc746a44b50;  1 drivers
v0x7fc746d8a160_0 .net "b", 0 0, L_0x7fc746a290d0;  1 drivers
v0x7fc746d8a200_0 .net "c", 0 0, L_0x7fc746a44aa0;  1 drivers
v0x7fc746d8a2b0_0 .net "s", 0 0, L_0x7fc746a44a30;  1 drivers
S_0x7fc746d8af80 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746d89340;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d8b150 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d8c750_0 .net "a", 1 0, L_0x7fc746a58360;  1 drivers
v0x7fc746d8c810_0 .net "b", 1 0, L_0x7fc746a38b90;  1 drivers
v0x7fc746d8c8b0_0 .net "c", 3 0, L_0x7fc746a58240;  alias, 1 drivers
v0x7fc746d8c940_0 .net "temp", 3 0, L_0x7fc746aab130;  1 drivers
L_0x7fc7460c57e0 .part L_0x7fc746a58360, 0, 1;
L_0x7fc7460c5880 .part L_0x7fc746a38b90, 0, 1;
L_0x7fc7465fd710 .part L_0x7fc746a58360, 1, 1;
L_0x7fc7465fd7b0 .part L_0x7fc746a38b90, 0, 1;
L_0x7fc7465e1d30 .part L_0x7fc746a58360, 0, 1;
L_0x7fc7465e1dd0 .part L_0x7fc746a38b90, 1, 1;
L_0x7fc746aea9e0 .part L_0x7fc746a58360, 1, 1;
L_0x7fc746aeab00 .part L_0x7fc746a38b90, 1, 1;
L_0x7fc746aaafb0 .part L_0x7fc746aab130, 0, 1;
L_0x7fc746aab050 .part L_0x7fc746aab130, 1, 1;
L_0x7fc746aab130 .concat8 [ 1 1 1 1], L_0x7fc7465fd890, L_0x7fc7465e1e70, L_0x7fc746aca670, L_0x7fc746aca750;
L_0x7fc746a73c30 .part L_0x7fc746aab130, 2, 1;
L_0x7fc746a73d50 .part L_0x7fc746aab130, 3, 1;
L_0x7fc746a58240 .concat8 [ 1 1 1 1], L_0x7fc7460c5920, L_0x7fc746aca6e0, L_0x7fc746a8f730, L_0x7fc746a8f7a0;
S_0x7fc746d8b2c0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d8af80;
 .timescale -9 -12;
L_0x7fc7460c5920 .functor AND 1, L_0x7fc7460c57e0, L_0x7fc7460c5880, C4<1>, C4<1>;
L_0x7fc7465fd890 .functor AND 1, L_0x7fc7465fd710, L_0x7fc7465fd7b0, C4<1>, C4<1>;
L_0x7fc7465e1e70 .functor AND 1, L_0x7fc7465e1d30, L_0x7fc7465e1dd0, C4<1>, C4<1>;
L_0x7fc746aca670 .functor AND 1, L_0x7fc746aea9e0, L_0x7fc746aeab00, C4<1>, C4<1>;
v0x7fc746d8be70_0 .net *"_ivl_0", 0 0, L_0x7fc7460c57e0;  1 drivers
v0x7fc746d8bf30_0 .net *"_ivl_1", 0 0, L_0x7fc7460c5880;  1 drivers
v0x7fc746d8bfd0_0 .net *"_ivl_10", 0 0, L_0x7fc7465e1e70;  1 drivers
v0x7fc746d8c080_0 .net *"_ivl_12", 0 0, L_0x7fc746aea9e0;  1 drivers
v0x7fc746d8c130_0 .net *"_ivl_13", 0 0, L_0x7fc746aeab00;  1 drivers
v0x7fc746d8c220_0 .net *"_ivl_14", 0 0, L_0x7fc746aca670;  1 drivers
v0x7fc746d8c2d0_0 .net *"_ivl_2", 0 0, L_0x7fc7460c5920;  1 drivers
v0x7fc746d8c380_0 .net *"_ivl_4", 0 0, L_0x7fc7465fd710;  1 drivers
v0x7fc746d8c430_0 .net *"_ivl_5", 0 0, L_0x7fc7465fd7b0;  1 drivers
v0x7fc746d8c540_0 .net *"_ivl_6", 0 0, L_0x7fc7465fd890;  1 drivers
v0x7fc746d8c5f0_0 .net *"_ivl_8", 0 0, L_0x7fc7465e1d30;  1 drivers
v0x7fc746d8c6a0_0 .net *"_ivl_9", 0 0, L_0x7fc7465e1dd0;  1 drivers
S_0x7fc746d8b480 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d8b2c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746aca6e0 .functor XOR 1, L_0x7fc746aaafb0, L_0x7fc746aab050, C4<0>, C4<0>;
L_0x7fc746aca750 .functor AND 1, L_0x7fc746aaafb0, L_0x7fc746aab050, C4<1>, C4<1>;
v0x7fc746d8b6d0_0 .net "a", 0 0, L_0x7fc746aaafb0;  1 drivers
v0x7fc746d8b780_0 .net "b", 0 0, L_0x7fc746aab050;  1 drivers
v0x7fc746d8b820_0 .net "c", 0 0, L_0x7fc746aca750;  1 drivers
v0x7fc746d8b8b0_0 .net "s", 0 0, L_0x7fc746aca6e0;  1 drivers
S_0x7fc746d8b950 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d8b2c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a8f730 .functor XOR 1, L_0x7fc746a73c30, L_0x7fc746a73d50, C4<0>, C4<0>;
L_0x7fc746a8f7a0 .functor AND 1, L_0x7fc746a73c30, L_0x7fc746a73d50, C4<1>, C4<1>;
v0x7fc746d8bb80_0 .net "a", 0 0, L_0x7fc746a73c30;  1 drivers
v0x7fc746d8bc20_0 .net "b", 0 0, L_0x7fc746a73d50;  1 drivers
v0x7fc746d8bcc0_0 .net "c", 0 0, L_0x7fc746a8f7a0;  1 drivers
v0x7fc746d8bd70_0 .net "s", 0 0, L_0x7fc746a8f730;  1 drivers
S_0x7fc746d8ca40 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746d89340;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d8cc00 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d8e220_0 .net "a", 1 0, L_0x7fc7465970d0;  1 drivers
v0x7fc746d8e2e0_0 .net "b", 1 0, L_0x7fc746597170;  1 drivers
v0x7fc746d8e380_0 .net "c", 3 0, L_0x7fc7465a4af0;  alias, 1 drivers
v0x7fc746d8e410_0 .net "temp", 3 0, L_0x7fc7460c2100;  1 drivers
L_0x7fc746a38c70 .part L_0x7fc7465970d0, 0, 1;
L_0x7fc746a1d170 .part L_0x7fc746597170, 0, 1;
L_0x7fc746a1d290 .part L_0x7fc7465970d0, 1, 1;
L_0x7fc7460ffb00 .part L_0x7fc746597170, 0, 1;
L_0x7fc7460ffc90 .part L_0x7fc7465970d0, 0, 1;
L_0x7fc7460f21f0 .part L_0x7fc746597170, 1, 1;
L_0x7fc7460f2380 .part L_0x7fc7465970d0, 1, 1;
L_0x7fc7460e6480 .part L_0x7fc746597170, 1, 1;
L_0x7fc7460da770 .part L_0x7fc7460c2100, 0, 1;
L_0x7fc7460c2060 .part L_0x7fc7460c2100, 1, 1;
L_0x7fc7460c2100 .concat8 [ 1 1 1 1], L_0x7fc7460ffba0, L_0x7fc7460f2290, L_0x7fc7460e65a0, L_0x7fc7460da680;
L_0x7fc7465b08c0 .part L_0x7fc7460c2100, 2, 1;
L_0x7fc7465a49e0 .part L_0x7fc7460c2100, 3, 1;
L_0x7fc7465a4af0 .concat8 [ 1 1 1 1], L_0x7fc746a38d10, L_0x7fc7460da610, L_0x7fc7465b0760, L_0x7fc7465b07d0;
S_0x7fc746d8cd90 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d8ca40;
 .timescale -9 -12;
L_0x7fc746a38d10 .functor AND 1, L_0x7fc746a38c70, L_0x7fc746a1d170, C4<1>, C4<1>;
L_0x7fc7460ffba0 .functor AND 1, L_0x7fc746a1d290, L_0x7fc7460ffb00, C4<1>, C4<1>;
L_0x7fc7460f2290 .functor AND 1, L_0x7fc7460ffc90, L_0x7fc7460f21f0, C4<1>, C4<1>;
L_0x7fc7460e65a0 .functor AND 1, L_0x7fc7460f2380, L_0x7fc7460e6480, C4<1>, C4<1>;
v0x7fc746d8d940_0 .net *"_ivl_0", 0 0, L_0x7fc746a38c70;  1 drivers
v0x7fc746d8da00_0 .net *"_ivl_1", 0 0, L_0x7fc746a1d170;  1 drivers
v0x7fc746d8daa0_0 .net *"_ivl_10", 0 0, L_0x7fc7460f2290;  1 drivers
v0x7fc746d8db50_0 .net *"_ivl_12", 0 0, L_0x7fc7460f2380;  1 drivers
v0x7fc746d8dc00_0 .net *"_ivl_13", 0 0, L_0x7fc7460e6480;  1 drivers
v0x7fc746d8dcf0_0 .net *"_ivl_14", 0 0, L_0x7fc7460e65a0;  1 drivers
v0x7fc746d8dda0_0 .net *"_ivl_2", 0 0, L_0x7fc746a38d10;  1 drivers
v0x7fc746d8de50_0 .net *"_ivl_4", 0 0, L_0x7fc746a1d290;  1 drivers
v0x7fc746d8df00_0 .net *"_ivl_5", 0 0, L_0x7fc7460ffb00;  1 drivers
v0x7fc746d8e010_0 .net *"_ivl_6", 0 0, L_0x7fc7460ffba0;  1 drivers
v0x7fc746d8e0c0_0 .net *"_ivl_8", 0 0, L_0x7fc7460ffc90;  1 drivers
v0x7fc746d8e170_0 .net *"_ivl_9", 0 0, L_0x7fc7460f21f0;  1 drivers
S_0x7fc746d8cf50 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d8cd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460da610 .functor XOR 1, L_0x7fc7460da770, L_0x7fc7460c2060, C4<0>, C4<0>;
L_0x7fc7460da680 .functor AND 1, L_0x7fc7460da770, L_0x7fc7460c2060, C4<1>, C4<1>;
v0x7fc746d8d1a0_0 .net "a", 0 0, L_0x7fc7460da770;  1 drivers
v0x7fc746d8d250_0 .net "b", 0 0, L_0x7fc7460c2060;  1 drivers
v0x7fc746d8d2f0_0 .net "c", 0 0, L_0x7fc7460da680;  1 drivers
v0x7fc746d8d380_0 .net "s", 0 0, L_0x7fc7460da610;  1 drivers
S_0x7fc746d8d420 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d8cd90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465b0760 .functor XOR 1, L_0x7fc7465b08c0, L_0x7fc7465a49e0, C4<0>, C4<0>;
L_0x7fc7465b07d0 .functor AND 1, L_0x7fc7465b08c0, L_0x7fc7465a49e0, C4<1>, C4<1>;
v0x7fc746d8d650_0 .net "a", 0 0, L_0x7fc7465b08c0;  1 drivers
v0x7fc746d8d6f0_0 .net "b", 0 0, L_0x7fc7465a49e0;  1 drivers
v0x7fc746d8d790_0 .net "c", 0 0, L_0x7fc7465b07d0;  1 drivers
v0x7fc746d8d840_0 .net "s", 0 0, L_0x7fc7465b0760;  1 drivers
S_0x7fc746d8e510 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746d89340;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d8e6d0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d8fce0_0 .net "a", 1 0, L_0x7fc74651cf30;  1 drivers
v0x7fc746d8fda0_0 .net "b", 1 0, L_0x7fc746504110;  1 drivers
v0x7fc746d8fe40_0 .net "c", 3 0, L_0x7fc746528e00;  alias, 1 drivers
v0x7fc746d8fed0_0 .net "temp", 3 0, L_0x7fc74654e270;  1 drivers
L_0x7fc746597210 .part L_0x7fc74651cf30, 0, 1;
L_0x7fc74658b260 .part L_0x7fc746504110, 0, 1;
L_0x7fc74658b3f0 .part L_0x7fc74651cf30, 1, 1;
L_0x7fc74657f4b0 .part L_0x7fc746504110, 0, 1;
L_0x7fc746573670 .part L_0x7fc74651cf30, 0, 1;
L_0x7fc746573710 .part L_0x7fc746504110, 1, 1;
L_0x7fc746565d60 .part L_0x7fc74651cf30, 1, 1;
L_0x7fc746565e80 .part L_0x7fc746504110, 1, 1;
L_0x7fc74655a110 .part L_0x7fc74654e270, 0, 1;
L_0x7fc74654e1d0 .part L_0x7fc74654e270, 1, 1;
L_0x7fc74654e270 .concat8 [ 1 1 1 1], L_0x7fc74657f590, L_0x7fc7465737b0, L_0x7fc746573860, L_0x7fc74655a020;
L_0x7fc746534c20 .part L_0x7fc74654e270, 2, 1;
L_0x7fc746528cf0 .part L_0x7fc74654e270, 3, 1;
L_0x7fc746528e00 .concat8 [ 1 1 1 1], L_0x7fc74658b300, L_0x7fc746559fb0, L_0x7fc746534b00, L_0x7fc746534b70;
S_0x7fc746d8e840 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d8e510;
 .timescale -9 -12;
L_0x7fc74658b300 .functor AND 1, L_0x7fc746597210, L_0x7fc74658b260, C4<1>, C4<1>;
L_0x7fc74657f590 .functor AND 1, L_0x7fc74658b3f0, L_0x7fc74657f4b0, C4<1>, C4<1>;
L_0x7fc7465737b0 .functor AND 1, L_0x7fc746573670, L_0x7fc746573710, C4<1>, C4<1>;
L_0x7fc746573860 .functor AND 1, L_0x7fc746565d60, L_0x7fc746565e80, C4<1>, C4<1>;
v0x7fc746d8f400_0 .net *"_ivl_0", 0 0, L_0x7fc746597210;  1 drivers
v0x7fc746d8f4c0_0 .net *"_ivl_1", 0 0, L_0x7fc74658b260;  1 drivers
v0x7fc746d8f560_0 .net *"_ivl_10", 0 0, L_0x7fc7465737b0;  1 drivers
v0x7fc746d8f610_0 .net *"_ivl_12", 0 0, L_0x7fc746565d60;  1 drivers
v0x7fc746d8f6c0_0 .net *"_ivl_13", 0 0, L_0x7fc746565e80;  1 drivers
v0x7fc746d8f7b0_0 .net *"_ivl_14", 0 0, L_0x7fc746573860;  1 drivers
v0x7fc746d8f860_0 .net *"_ivl_2", 0 0, L_0x7fc74658b300;  1 drivers
v0x7fc746d8f910_0 .net *"_ivl_4", 0 0, L_0x7fc74658b3f0;  1 drivers
v0x7fc746d8f9c0_0 .net *"_ivl_5", 0 0, L_0x7fc74657f4b0;  1 drivers
v0x7fc746d8fad0_0 .net *"_ivl_6", 0 0, L_0x7fc74657f590;  1 drivers
v0x7fc746d8fb80_0 .net *"_ivl_8", 0 0, L_0x7fc746573670;  1 drivers
v0x7fc746d8fc30_0 .net *"_ivl_9", 0 0, L_0x7fc746573710;  1 drivers
S_0x7fc746d8ea10 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d8e840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746559fb0 .functor XOR 1, L_0x7fc74655a110, L_0x7fc74654e1d0, C4<0>, C4<0>;
L_0x7fc74655a020 .functor AND 1, L_0x7fc74655a110, L_0x7fc74654e1d0, C4<1>, C4<1>;
v0x7fc746d8ec60_0 .net "a", 0 0, L_0x7fc74655a110;  1 drivers
v0x7fc746d8ed10_0 .net "b", 0 0, L_0x7fc74654e1d0;  1 drivers
v0x7fc746d8edb0_0 .net "c", 0 0, L_0x7fc74655a020;  1 drivers
v0x7fc746d8ee40_0 .net "s", 0 0, L_0x7fc746559fb0;  1 drivers
S_0x7fc746d8eee0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d8e840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746534b00 .functor XOR 1, L_0x7fc746534c20, L_0x7fc746528cf0, C4<0>, C4<0>;
L_0x7fc746534b70 .functor AND 1, L_0x7fc746534c20, L_0x7fc746528cf0, C4<1>, C4<1>;
v0x7fc746d8f110_0 .net "a", 0 0, L_0x7fc746534c20;  1 drivers
v0x7fc746d8f1b0_0 .net "b", 0 0, L_0x7fc746528cf0;  1 drivers
v0x7fc746d8f250_0 .net "c", 0 0, L_0x7fc746534b70;  1 drivers
v0x7fc746d8f300_0 .net "s", 0 0, L_0x7fc746534b00;  1 drivers
S_0x7fc746d90f30 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746d88ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746d91100 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746d98400_0 .net "a", 3 0, L_0x7fc746af0580;  1 drivers
v0x7fc746d984c0_0 .net "b", 3 0, L_0x7fc746acfff0;  1 drivers
v0x7fc746d98560_0 .net "c", 7 0, L_0x7fc746af03f0;  alias, 1 drivers
v0x7fc746d98610_0 .net "concat1", 3 0, L_0x7fc746528fb0;  1 drivers
v0x7fc746d986c0_0 .net "concat2", 5 0, L_0x7fc7465290f0;  1 drivers
v0x7fc746d987b0_0 .net "concat3", 5 0, L_0x7fc7465291d0;  1 drivers
v0x7fc746d98860_0 .net "concat4", 5 0, L_0x7fc74651d330;  1 drivers
v0x7fc746d98910_0 .net "mul_00", 3 0, L_0x7fc7465428b0;  1 drivers
v0x7fc746d989b0_0 .net "mul_01", 3 0, L_0x7fc7465b0b40;  1 drivers
v0x7fc746d98ae0_0 .net "mul_10", 3 0, L_0x7fc746a4a420;  1 drivers
v0x7fc746d98b70_0 .net "mul_11", 3 0, L_0x7fc74654e530;  1 drivers
v0x7fc746d98c00_0 .net "sum_temp1", 3 0, L_0x7fc746529050;  1 drivers
v0x7fc746d98ca0_0 .net "sum_temp2", 5 0, L_0x7fc74651d1f0;  1 drivers
v0x7fc746d98d50_0 .net "sum_temp3", 5 0, L_0x7fc7465e76f0;  1 drivers
L_0x7fc746542990 .part L_0x7fc746af0580, 0, 2;
L_0x7fc746542a30 .part L_0x7fc746acfff0, 0, 2;
L_0x7fc746a4a580 .part L_0x7fc746af0580, 2, 2;
L_0x7fc746a2ea40 .part L_0x7fc746acfff0, 0, 2;
L_0x7fc7465b0ca0 .part L_0x7fc746af0580, 0, 2;
L_0x7fc7465a4ca0 .part L_0x7fc746acfff0, 2, 2;
L_0x7fc74654e690 .part L_0x7fc746af0580, 2, 2;
L_0x7fc746534e20 .part L_0x7fc746acfff0, 2, 2;
L_0x7fc746534f40 .part L_0x7fc7465428b0, 2, 2;
L_0x7fc746529050 .arith/sum 4, L_0x7fc746a4a420, L_0x7fc746528fb0;
L_0x7fc74651d1f0 .arith/sum 6, L_0x7fc7465290f0, L_0x7fc7465291d0;
L_0x7fc7465e76f0 .arith/sum 6, L_0x7fc74651d330, L_0x7fc74651d1f0;
L_0x7fc7465e7830 .part L_0x7fc7465428b0, 0, 2;
L_0x7fc746af03f0 .concat8 [ 2 6 0 0], L_0x7fc7465e7830, L_0x7fc746af0490;
S_0x7fc746d91270 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746d90f30;
 .timescale -9 -12;
L_0x7fc746af0490 .functor BUFZ 6, L_0x7fc7465e76f0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746d97ef0_0 .net *"_ivl_10", 1 0, L_0x7fc746534f40;  1 drivers
L_0x7fc746e03650 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d97fb0_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e03650;  1 drivers
L_0x7fc746e03698 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d98050_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e03698;  1 drivers
L_0x7fc746e036e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d98100_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e036e0;  1 drivers
v0x7fc746d981b0_0 .net *"_ivl_25", 1 0, L_0x7fc7465e7830;  1 drivers
v0x7fc746d982a0_0 .net *"_ivl_27", 5 0, L_0x7fc746af0490;  1 drivers
L_0x7fc746e03608 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d98350_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e03608;  1 drivers
L_0x7fc746528fb0 .concat [ 2 2 0 0], L_0x7fc746534f40, L_0x7fc746e03608;
L_0x7fc7465290f0 .concat [ 4 2 0 0], L_0x7fc7465b0b40, L_0x7fc746e03650;
L_0x7fc7465291d0 .concat [ 2 4 0 0], L_0x7fc746e03698, L_0x7fc74654e530;
L_0x7fc74651d330 .concat [ 4 2 0 0], L_0x7fc746529050, L_0x7fc746e036e0;
S_0x7fc746d91430 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746d91270;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d91600 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d92bb0_0 .net "a", 1 0, L_0x7fc746542990;  1 drivers
v0x7fc746d92c70_0 .net "b", 1 0, L_0x7fc746542a30;  1 drivers
v0x7fc746d92d10_0 .net "c", 3 0, L_0x7fc7465428b0;  alias, 1 drivers
v0x7fc746d92da0_0 .net "temp", 3 0, L_0x7fc7465ccca0;  1 drivers
L_0x7fc7465c0cc0 .part L_0x7fc746542990, 0, 1;
L_0x7fc7465c0d60 .part L_0x7fc746542a30, 0, 1;
L_0x7fc7465a3ec0 .part L_0x7fc746542990, 1, 1;
L_0x7fc7465a3fa0 .part L_0x7fc746542a30, 0, 1;
L_0x7fc746572c00 .part L_0x7fc746542990, 0, 1;
L_0x7fc746572ca0 .part L_0x7fc746542a30, 1, 1;
L_0x7fc74651c3d0 .part L_0x7fc746542990, 1, 1;
L_0x7fc74651c4f0 .part L_0x7fc746542a30, 1, 1;
L_0x7fc7465ccb10 .part L_0x7fc7465ccca0, 0, 1;
L_0x7fc7465ccc00 .part L_0x7fc7465ccca0, 1, 1;
L_0x7fc7465ccca0 .concat8 [ 1 1 1 1], L_0x7fc746572b50, L_0x7fc746572d40, L_0x7fc746adcbe0, L_0x7fc746adccc0;
L_0x7fc7465c1750 .part L_0x7fc7465ccca0, 2, 1;
L_0x7fc7465c1870 .part L_0x7fc7465ccca0, 3, 1;
L_0x7fc7465428b0 .concat8 [ 1 1 1 1], L_0x7fc7460b21b0, L_0x7fc746adcc50, L_0x7fc7460baaa0, L_0x7fc7460bab10;
S_0x7fc746d91710 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d91430;
 .timescale -9 -12;
L_0x7fc7460b21b0 .functor AND 1, L_0x7fc7465c0cc0, L_0x7fc7465c0d60, C4<1>, C4<1>;
L_0x7fc746572b50 .functor AND 1, L_0x7fc7465a3ec0, L_0x7fc7465a3fa0, C4<1>, C4<1>;
L_0x7fc746572d40 .functor AND 1, L_0x7fc746572c00, L_0x7fc746572ca0, C4<1>, C4<1>;
L_0x7fc746adcbe0 .functor AND 1, L_0x7fc74651c3d0, L_0x7fc74651c4f0, C4<1>, C4<1>;
v0x7fc746d922d0_0 .net *"_ivl_0", 0 0, L_0x7fc7465c0cc0;  1 drivers
v0x7fc746d92390_0 .net *"_ivl_1", 0 0, L_0x7fc7465c0d60;  1 drivers
v0x7fc746d92430_0 .net *"_ivl_10", 0 0, L_0x7fc746572d40;  1 drivers
v0x7fc746d924e0_0 .net *"_ivl_12", 0 0, L_0x7fc74651c3d0;  1 drivers
v0x7fc746d92590_0 .net *"_ivl_13", 0 0, L_0x7fc74651c4f0;  1 drivers
v0x7fc746d92680_0 .net *"_ivl_14", 0 0, L_0x7fc746adcbe0;  1 drivers
v0x7fc746d92730_0 .net *"_ivl_2", 0 0, L_0x7fc7460b21b0;  1 drivers
v0x7fc746d927e0_0 .net *"_ivl_4", 0 0, L_0x7fc7465a3ec0;  1 drivers
v0x7fc746d92890_0 .net *"_ivl_5", 0 0, L_0x7fc7465a3fa0;  1 drivers
v0x7fc746d929a0_0 .net *"_ivl_6", 0 0, L_0x7fc746572b50;  1 drivers
v0x7fc746d92a50_0 .net *"_ivl_8", 0 0, L_0x7fc746572c00;  1 drivers
v0x7fc746d92b00_0 .net *"_ivl_9", 0 0, L_0x7fc746572ca0;  1 drivers
S_0x7fc746d918e0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d91710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746adcc50 .functor XOR 1, L_0x7fc7465ccb10, L_0x7fc7465ccc00, C4<0>, C4<0>;
L_0x7fc746adccc0 .functor AND 1, L_0x7fc7465ccb10, L_0x7fc7465ccc00, C4<1>, C4<1>;
v0x7fc746d91b30_0 .net "a", 0 0, L_0x7fc7465ccb10;  1 drivers
v0x7fc746d91be0_0 .net "b", 0 0, L_0x7fc7465ccc00;  1 drivers
v0x7fc746d91c80_0 .net "c", 0 0, L_0x7fc746adccc0;  1 drivers
v0x7fc746d91d10_0 .net "s", 0 0, L_0x7fc746adcc50;  1 drivers
S_0x7fc746d91db0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d91710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460baaa0 .functor XOR 1, L_0x7fc7465c1750, L_0x7fc7465c1870, C4<0>, C4<0>;
L_0x7fc7460bab10 .functor AND 1, L_0x7fc7465c1750, L_0x7fc7465c1870, C4<1>, C4<1>;
v0x7fc746d91fe0_0 .net "a", 0 0, L_0x7fc7465c1750;  1 drivers
v0x7fc746d92080_0 .net "b", 0 0, L_0x7fc7465c1870;  1 drivers
v0x7fc746d92120_0 .net "c", 0 0, L_0x7fc7460bab10;  1 drivers
v0x7fc746d921d0_0 .net "s", 0 0, L_0x7fc7460baaa0;  1 drivers
S_0x7fc746d92ea0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746d91270;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d93070 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d94670_0 .net "a", 1 0, L_0x7fc746a4a580;  1 drivers
v0x7fc746d94730_0 .net "b", 1 0, L_0x7fc746a2ea40;  1 drivers
v0x7fc746d947d0_0 .net "c", 3 0, L_0x7fc746a4a420;  alias, 1 drivers
v0x7fc746d94860_0 .net "temp", 3 0, L_0x7fc746a854c0;  1 drivers
L_0x7fc7465115a0 .part L_0x7fc746a4a580, 0, 1;
L_0x7fc746511640 .part L_0x7fc746a2ea40, 0, 1;
L_0x7fc746511760 .part L_0x7fc746a4a580, 1, 1;
L_0x7fc7465f35c0 .part L_0x7fc746a2ea40, 0, 1;
L_0x7fc7465f3790 .part L_0x7fc746a4a580, 0, 1;
L_0x7fc7465d00b0 .part L_0x7fc746a2ea40, 1, 1;
L_0x7fc7465d0240 .part L_0x7fc746a4a580, 1, 1;
L_0x7fc746abc900 .part L_0x7fc746a2ea40, 1, 1;
L_0x7fc746aa0f50 .part L_0x7fc746a854c0, 0, 1;
L_0x7fc746aa1040 .part L_0x7fc746a854c0, 1, 1;
L_0x7fc746a854c0 .concat8 [ 1 1 1 1], L_0x7fc7465f36a0, L_0x7fc7465d0150, L_0x7fc7465d02e0, L_0x7fc746aa0ea0;
L_0x7fc746a69ae0 .part L_0x7fc746a854c0, 2, 1;
L_0x7fc746a69c00 .part L_0x7fc746a854c0, 3, 1;
L_0x7fc746a4a420 .concat8 [ 1 1 1 1], L_0x7fc746542ad0, L_0x7fc746abca60, L_0x7fc746a85680, L_0x7fc746a856f0;
S_0x7fc746d931e0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d92ea0;
 .timescale -9 -12;
L_0x7fc746542ad0 .functor AND 1, L_0x7fc7465115a0, L_0x7fc746511640, C4<1>, C4<1>;
L_0x7fc7465f36a0 .functor AND 1, L_0x7fc746511760, L_0x7fc7465f35c0, C4<1>, C4<1>;
L_0x7fc7465d0150 .functor AND 1, L_0x7fc7465f3790, L_0x7fc7465d00b0, C4<1>, C4<1>;
L_0x7fc7465d02e0 .functor AND 1, L_0x7fc7465d0240, L_0x7fc746abc900, C4<1>, C4<1>;
v0x7fc746d93d90_0 .net *"_ivl_0", 0 0, L_0x7fc7465115a0;  1 drivers
v0x7fc746d93e50_0 .net *"_ivl_1", 0 0, L_0x7fc746511640;  1 drivers
v0x7fc746d93ef0_0 .net *"_ivl_10", 0 0, L_0x7fc7465d0150;  1 drivers
v0x7fc746d93fa0_0 .net *"_ivl_12", 0 0, L_0x7fc7465d0240;  1 drivers
v0x7fc746d94050_0 .net *"_ivl_13", 0 0, L_0x7fc746abc900;  1 drivers
v0x7fc746d94140_0 .net *"_ivl_14", 0 0, L_0x7fc7465d02e0;  1 drivers
v0x7fc746d941f0_0 .net *"_ivl_2", 0 0, L_0x7fc746542ad0;  1 drivers
v0x7fc746d942a0_0 .net *"_ivl_4", 0 0, L_0x7fc746511760;  1 drivers
v0x7fc746d94350_0 .net *"_ivl_5", 0 0, L_0x7fc7465f35c0;  1 drivers
v0x7fc746d94460_0 .net *"_ivl_6", 0 0, L_0x7fc7465f36a0;  1 drivers
v0x7fc746d94510_0 .net *"_ivl_8", 0 0, L_0x7fc7465f3790;  1 drivers
v0x7fc746d945c0_0 .net *"_ivl_9", 0 0, L_0x7fc7465d00b0;  1 drivers
S_0x7fc746d933a0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d931e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746abca60 .functor XOR 1, L_0x7fc746aa0f50, L_0x7fc746aa1040, C4<0>, C4<0>;
L_0x7fc746aa0ea0 .functor AND 1, L_0x7fc746aa0f50, L_0x7fc746aa1040, C4<1>, C4<1>;
v0x7fc746d935f0_0 .net "a", 0 0, L_0x7fc746aa0f50;  1 drivers
v0x7fc746d936a0_0 .net "b", 0 0, L_0x7fc746aa1040;  1 drivers
v0x7fc746d93740_0 .net "c", 0 0, L_0x7fc746aa0ea0;  1 drivers
v0x7fc746d937d0_0 .net "s", 0 0, L_0x7fc746abca60;  1 drivers
S_0x7fc746d93870 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d931e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a85680 .functor XOR 1, L_0x7fc746a69ae0, L_0x7fc746a69c00, C4<0>, C4<0>;
L_0x7fc746a856f0 .functor AND 1, L_0x7fc746a69ae0, L_0x7fc746a69c00, C4<1>, C4<1>;
v0x7fc746d93aa0_0 .net "a", 0 0, L_0x7fc746a69ae0;  1 drivers
v0x7fc746d93b40_0 .net "b", 0 0, L_0x7fc746a69c00;  1 drivers
v0x7fc746d93be0_0 .net "c", 0 0, L_0x7fc746a856f0;  1 drivers
v0x7fc746d93c90_0 .net "s", 0 0, L_0x7fc746a85680;  1 drivers
S_0x7fc746d94960 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746d91270;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d94b20 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d96140_0 .net "a", 1 0, L_0x7fc7465b0ca0;  1 drivers
v0x7fc746d96200_0 .net "b", 1 0, L_0x7fc7465a4ca0;  1 drivers
v0x7fc746d962a0_0 .net "c", 3 0, L_0x7fc7465b0b40;  alias, 1 drivers
v0x7fc746d96330_0 .net "temp", 3 0, L_0x7fc7460da9f0;  1 drivers
L_0x7fc746a2eae0 .part L_0x7fc7465b0ca0, 0, 1;
L_0x7fc746a2eb80 .part L_0x7fc7465a4ca0, 0, 1;
L_0x7fc746a130a0 .part L_0x7fc7465b0ca0, 1, 1;
L_0x7fc746a13180 .part L_0x7fc7465a4ca0, 0, 1;
L_0x7fc746a07240 .part L_0x7fc7465b0ca0, 0, 1;
L_0x7fc746a072e0 .part L_0x7fc7465a4ca0, 1, 1;
L_0x7fc7460f2530 .part L_0x7fc7465b0ca0, 1, 1;
L_0x7fc7460f2650 .part L_0x7fc7465a4ca0, 1, 1;
L_0x7fc7460e68e0 .part L_0x7fc7460da9f0, 0, 1;
L_0x7fc7460da950 .part L_0x7fc7460da9f0, 1, 1;
L_0x7fc7460da9f0 .concat8 [ 1 1 1 1], L_0x7fc746a13260, L_0x7fc746a07380, L_0x7fc7460f2770, L_0x7fc7460e67f0;
L_0x7fc7460c24c0 .part L_0x7fc7460da9f0, 2, 1;
L_0x7fc7465b0aa0 .part L_0x7fc7460da9f0, 3, 1;
L_0x7fc7465b0b40 .concat8 [ 1 1 1 1], L_0x7fc746a2ec20, L_0x7fc7460e6780, L_0x7fc7460c23a0, L_0x7fc7460c2410;
S_0x7fc746d94cb0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d94960;
 .timescale -9 -12;
L_0x7fc746a2ec20 .functor AND 1, L_0x7fc746a2eae0, L_0x7fc746a2eb80, C4<1>, C4<1>;
L_0x7fc746a13260 .functor AND 1, L_0x7fc746a130a0, L_0x7fc746a13180, C4<1>, C4<1>;
L_0x7fc746a07380 .functor AND 1, L_0x7fc746a07240, L_0x7fc746a072e0, C4<1>, C4<1>;
L_0x7fc7460f2770 .functor AND 1, L_0x7fc7460f2530, L_0x7fc7460f2650, C4<1>, C4<1>;
v0x7fc746d95860_0 .net *"_ivl_0", 0 0, L_0x7fc746a2eae0;  1 drivers
v0x7fc746d95920_0 .net *"_ivl_1", 0 0, L_0x7fc746a2eb80;  1 drivers
v0x7fc746d959c0_0 .net *"_ivl_10", 0 0, L_0x7fc746a07380;  1 drivers
v0x7fc746d95a70_0 .net *"_ivl_12", 0 0, L_0x7fc7460f2530;  1 drivers
v0x7fc746d95b20_0 .net *"_ivl_13", 0 0, L_0x7fc7460f2650;  1 drivers
v0x7fc746d95c10_0 .net *"_ivl_14", 0 0, L_0x7fc7460f2770;  1 drivers
v0x7fc746d95cc0_0 .net *"_ivl_2", 0 0, L_0x7fc746a2ec20;  1 drivers
v0x7fc746d95d70_0 .net *"_ivl_4", 0 0, L_0x7fc746a130a0;  1 drivers
v0x7fc746d95e20_0 .net *"_ivl_5", 0 0, L_0x7fc746a13180;  1 drivers
v0x7fc746d95f30_0 .net *"_ivl_6", 0 0, L_0x7fc746a13260;  1 drivers
v0x7fc746d95fe0_0 .net *"_ivl_8", 0 0, L_0x7fc746a07240;  1 drivers
v0x7fc746d96090_0 .net *"_ivl_9", 0 0, L_0x7fc746a072e0;  1 drivers
S_0x7fc746d94e70 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d94cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460e6780 .functor XOR 1, L_0x7fc7460e68e0, L_0x7fc7460da950, C4<0>, C4<0>;
L_0x7fc7460e67f0 .functor AND 1, L_0x7fc7460e68e0, L_0x7fc7460da950, C4<1>, C4<1>;
v0x7fc746d950c0_0 .net "a", 0 0, L_0x7fc7460e68e0;  1 drivers
v0x7fc746d95170_0 .net "b", 0 0, L_0x7fc7460da950;  1 drivers
v0x7fc746d95210_0 .net "c", 0 0, L_0x7fc7460e67f0;  1 drivers
v0x7fc746d952a0_0 .net "s", 0 0, L_0x7fc7460e6780;  1 drivers
S_0x7fc746d95340 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d94cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460c23a0 .functor XOR 1, L_0x7fc7460c24c0, L_0x7fc7465b0aa0, C4<0>, C4<0>;
L_0x7fc7460c2410 .functor AND 1, L_0x7fc7460c24c0, L_0x7fc7465b0aa0, C4<1>, C4<1>;
v0x7fc746d95570_0 .net "a", 0 0, L_0x7fc7460c24c0;  1 drivers
v0x7fc746d95610_0 .net "b", 0 0, L_0x7fc7465b0aa0;  1 drivers
v0x7fc746d956b0_0 .net "c", 0 0, L_0x7fc7460c2410;  1 drivers
v0x7fc746d95760_0 .net "s", 0 0, L_0x7fc7460c23a0;  1 drivers
S_0x7fc746d96430 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746d91270;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d965f0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d97c00_0 .net "a", 1 0, L_0x7fc74654e690;  1 drivers
v0x7fc746d97cc0_0 .net "b", 1 0, L_0x7fc746534e20;  1 drivers
v0x7fc746d97d60_0 .net "c", 3 0, L_0x7fc74654e530;  alias, 1 drivers
v0x7fc746d97df0_0 .net "temp", 3 0, L_0x7fc746566140;  1 drivers
L_0x7fc7465a4d40 .part L_0x7fc74654e690, 0, 1;
L_0x7fc7465a4de0 .part L_0x7fc746534e20, 0, 1;
L_0x7fc7465973d0 .part L_0x7fc74654e690, 1, 1;
L_0x7fc7465974b0 .part L_0x7fc746534e20, 0, 1;
L_0x7fc74658b5e0 .part L_0x7fc74654e690, 0, 1;
L_0x7fc74658b680 .part L_0x7fc746534e20, 1, 1;
L_0x7fc74657f7b0 .part L_0x7fc74654e690, 1, 1;
L_0x7fc74657f8d0 .part L_0x7fc746534e20, 1, 1;
L_0x7fc746573b10 .part L_0x7fc746566140, 0, 1;
L_0x7fc7465660a0 .part L_0x7fc746566140, 1, 1;
L_0x7fc746566140 .concat8 [ 1 1 1 1], L_0x7fc746597590, L_0x7fc74658b720, L_0x7fc74657f9f0, L_0x7fc746573a20;
L_0x7fc74655a390 .part L_0x7fc746566140, 2, 1;
L_0x7fc74655a4b0 .part L_0x7fc746566140, 3, 1;
L_0x7fc74654e530 .concat8 [ 1 1 1 1], L_0x7fc7465a4e80, L_0x7fc7465739b0, L_0x7fc74655a2b0, L_0x7fc74655a320;
S_0x7fc746d96760 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d96430;
 .timescale -9 -12;
L_0x7fc7465a4e80 .functor AND 1, L_0x7fc7465a4d40, L_0x7fc7465a4de0, C4<1>, C4<1>;
L_0x7fc746597590 .functor AND 1, L_0x7fc7465973d0, L_0x7fc7465974b0, C4<1>, C4<1>;
L_0x7fc74658b720 .functor AND 1, L_0x7fc74658b5e0, L_0x7fc74658b680, C4<1>, C4<1>;
L_0x7fc74657f9f0 .functor AND 1, L_0x7fc74657f7b0, L_0x7fc74657f8d0, C4<1>, C4<1>;
v0x7fc746d97320_0 .net *"_ivl_0", 0 0, L_0x7fc7465a4d40;  1 drivers
v0x7fc746d973e0_0 .net *"_ivl_1", 0 0, L_0x7fc7465a4de0;  1 drivers
v0x7fc746d97480_0 .net *"_ivl_10", 0 0, L_0x7fc74658b720;  1 drivers
v0x7fc746d97530_0 .net *"_ivl_12", 0 0, L_0x7fc74657f7b0;  1 drivers
v0x7fc746d975e0_0 .net *"_ivl_13", 0 0, L_0x7fc74657f8d0;  1 drivers
v0x7fc746d976d0_0 .net *"_ivl_14", 0 0, L_0x7fc74657f9f0;  1 drivers
v0x7fc746d97780_0 .net *"_ivl_2", 0 0, L_0x7fc7465a4e80;  1 drivers
v0x7fc746d97830_0 .net *"_ivl_4", 0 0, L_0x7fc7465973d0;  1 drivers
v0x7fc746d978e0_0 .net *"_ivl_5", 0 0, L_0x7fc7465974b0;  1 drivers
v0x7fc746d979f0_0 .net *"_ivl_6", 0 0, L_0x7fc746597590;  1 drivers
v0x7fc746d97aa0_0 .net *"_ivl_8", 0 0, L_0x7fc74658b5e0;  1 drivers
v0x7fc746d97b50_0 .net *"_ivl_9", 0 0, L_0x7fc74658b680;  1 drivers
S_0x7fc746d96930 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d96760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465739b0 .functor XOR 1, L_0x7fc746573b10, L_0x7fc7465660a0, C4<0>, C4<0>;
L_0x7fc746573a20 .functor AND 1, L_0x7fc746573b10, L_0x7fc7465660a0, C4<1>, C4<1>;
v0x7fc746d96b80_0 .net "a", 0 0, L_0x7fc746573b10;  1 drivers
v0x7fc746d96c30_0 .net "b", 0 0, L_0x7fc7465660a0;  1 drivers
v0x7fc746d96cd0_0 .net "c", 0 0, L_0x7fc746573a20;  1 drivers
v0x7fc746d96d60_0 .net "s", 0 0, L_0x7fc7465739b0;  1 drivers
S_0x7fc746d96e00 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d96760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc74655a2b0 .functor XOR 1, L_0x7fc74655a390, L_0x7fc74655a4b0, C4<0>, C4<0>;
L_0x7fc74655a320 .functor AND 1, L_0x7fc74655a390, L_0x7fc74655a4b0, C4<1>, C4<1>;
v0x7fc746d97030_0 .net "a", 0 0, L_0x7fc74655a390;  1 drivers
v0x7fc746d970d0_0 .net "b", 0 0, L_0x7fc74655a4b0;  1 drivers
v0x7fc746d97170_0 .net "c", 0 0, L_0x7fc74655a320;  1 drivers
v0x7fc746d97220_0 .net "s", 0 0, L_0x7fc74655a2b0;  1 drivers
S_0x7fc746d98e50 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746d88ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746d99010 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746da0330_0 .net "a", 3 0, L_0x7fc7465e07f0;  1 drivers
v0x7fc746da03f0_0 .net "b", 3 0, L_0x7fc7465e0890;  1 drivers
v0x7fc746da0490_0 .net "c", 7 0, L_0x7fc7465e0660;  alias, 1 drivers
v0x7fc746da0540_0 .net "concat1", 3 0, L_0x7fc7465ec4e0;  1 drivers
v0x7fc746da05f0_0 .net "concat2", 5 0, L_0x7fc7465ec620;  1 drivers
v0x7fc746da06e0_0 .net "concat3", 5 0, L_0x7fc7465ec700;  1 drivers
v0x7fc746da0790_0 .net "concat4", 5 0, L_0x7fc7465e6630;  1 drivers
v0x7fc746da0840_0 .net "mul_00", 3 0, L_0x7fc7460bd4a0;  1 drivers
v0x7fc746da08e0_0 .net "mul_01", 3 0, L_0x7fc7460aae50;  1 drivers
v0x7fc746da0a10_0 .net "mul_10", 3 0, L_0x7fc7460ae0f0;  1 drivers
v0x7fc746da0aa0_0 .net "mul_11", 3 0, L_0x7fc7465f2390;  1 drivers
v0x7fc746da0b30_0 .net "sum_temp1", 3 0, L_0x7fc7465ec580;  1 drivers
v0x7fc746da0bd0_0 .net "sum_temp2", 5 0, L_0x7fc7465e64f0;  1 drivers
v0x7fc746da0c80_0 .net "sum_temp3", 5 0, L_0x7fc7465e6710;  1 drivers
L_0x7fc7460bd5c0 .part L_0x7fc7465e07f0, 0, 2;
L_0x7fc7460bd660 .part L_0x7fc7465e0890, 0, 2;
L_0x7fc7460ae250 .part L_0x7fc7465e07f0, 2, 2;
L_0x7fc7460ae330 .part L_0x7fc7465e0890, 0, 2;
L_0x7fc7460aafb0 .part L_0x7fc7465e07f0, 0, 2;
L_0x7fc7460ab050 .part L_0x7fc7465e0890, 2, 2;
L_0x7fc7465f24f0 .part L_0x7fc7465e07f0, 2, 2;
L_0x7fc7465f2610 .part L_0x7fc7465e0890, 2, 2;
L_0x7fc7465ec440 .part L_0x7fc7460bd4a0, 2, 2;
L_0x7fc7465ec580 .arith/sum 4, L_0x7fc7460ae0f0, L_0x7fc7465ec4e0;
L_0x7fc7465e64f0 .arith/sum 6, L_0x7fc7465ec620, L_0x7fc7465ec700;
L_0x7fc7465e6710 .arith/sum 6, L_0x7fc7465e6630, L_0x7fc7465e64f0;
L_0x7fc7465e6850 .part L_0x7fc7460bd4a0, 0, 2;
L_0x7fc7465e0660 .concat8 [ 2 6 0 0], L_0x7fc7465e6850, L_0x7fc7465e0740;
S_0x7fc746d991a0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746d98e50;
 .timescale -9 -12;
L_0x7fc7465e0740 .functor BUFZ 6, L_0x7fc7465e6710, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746d9fe20_0 .net *"_ivl_10", 1 0, L_0x7fc7465ec440;  1 drivers
L_0x7fc746e03770 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d9fee0_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e03770;  1 drivers
L_0x7fc746e037b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746d9ff80_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e037b8;  1 drivers
L_0x7fc746e03800 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746da0030_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e03800;  1 drivers
v0x7fc746da00e0_0 .net *"_ivl_25", 1 0, L_0x7fc7465e6850;  1 drivers
v0x7fc746da01d0_0 .net *"_ivl_27", 5 0, L_0x7fc7465e0740;  1 drivers
L_0x7fc746e03728 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746da0280_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e03728;  1 drivers
L_0x7fc7465ec4e0 .concat [ 2 2 0 0], L_0x7fc7465ec440, L_0x7fc746e03728;
L_0x7fc7465ec620 .concat [ 4 2 0 0], L_0x7fc7460aae50, L_0x7fc746e03770;
L_0x7fc7465ec700 .concat [ 2 4 0 0], L_0x7fc746e037b8, L_0x7fc7465f2390;
L_0x7fc7465e6630 .concat [ 4 2 0 0], L_0x7fc7465ec580, L_0x7fc746e03800;
S_0x7fc746d99360 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746d991a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d99530 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d9aae0_0 .net "a", 1 0, L_0x7fc7460bd5c0;  1 drivers
v0x7fc746d9aba0_0 .net "b", 1 0, L_0x7fc7460bd660;  1 drivers
v0x7fc746d9ac40_0 .net "c", 3 0, L_0x7fc7460bd4a0;  alias, 1 drivers
v0x7fc746d9acd0_0 .net "temp", 3 0, L_0x7fc746a3e550;  1 drivers
L_0x7fc746ad0090 .part L_0x7fc7460bd5c0, 0, 1;
L_0x7fc746ad0130 .part L_0x7fc7460bd660, 0, 1;
L_0x7fc746ab09b0 .part L_0x7fc7460bd5c0, 1, 1;
L_0x7fc746ab0a90 .part L_0x7fc7460bd660, 0, 1;
L_0x7fc746a94fd0 .part L_0x7fc7460bd5c0, 0, 1;
L_0x7fc746a95070 .part L_0x7fc7460bd660, 1, 1;
L_0x7fc746a95200 .part L_0x7fc7460bd5c0, 1, 1;
L_0x7fc746a79670 .part L_0x7fc7460bd660, 1, 1;
L_0x7fc746a5dcc0 .part L_0x7fc746a3e550, 0, 1;
L_0x7fc746a5ddb0 .part L_0x7fc746a3e550, 1, 1;
L_0x7fc746a3e550 .concat8 [ 1 1 1 1], L_0x7fc746ab0b70, L_0x7fc746a95110, L_0x7fc746a79790, L_0x7fc746a5dbd0;
L_0x7fc746a22bb0 .part L_0x7fc746a3e550, 2, 1;
L_0x7fc746a22cd0 .part L_0x7fc746a3e550, 3, 1;
L_0x7fc7460bd4a0 .concat8 [ 1 1 1 1], L_0x7fc746ad01d0, L_0x7fc746a79840, L_0x7fc746a3e710, L_0x7fc746a3e780;
S_0x7fc746d99640 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d99360;
 .timescale -9 -12;
L_0x7fc746ad01d0 .functor AND 1, L_0x7fc746ad0090, L_0x7fc746ad0130, C4<1>, C4<1>;
L_0x7fc746ab0b70 .functor AND 1, L_0x7fc746ab09b0, L_0x7fc746ab0a90, C4<1>, C4<1>;
L_0x7fc746a95110 .functor AND 1, L_0x7fc746a94fd0, L_0x7fc746a95070, C4<1>, C4<1>;
L_0x7fc746a79790 .functor AND 1, L_0x7fc746a95200, L_0x7fc746a79670, C4<1>, C4<1>;
v0x7fc746d9a200_0 .net *"_ivl_0", 0 0, L_0x7fc746ad0090;  1 drivers
v0x7fc746d9a2c0_0 .net *"_ivl_1", 0 0, L_0x7fc746ad0130;  1 drivers
v0x7fc746d9a360_0 .net *"_ivl_10", 0 0, L_0x7fc746a95110;  1 drivers
v0x7fc746d9a410_0 .net *"_ivl_12", 0 0, L_0x7fc746a95200;  1 drivers
v0x7fc746d9a4c0_0 .net *"_ivl_13", 0 0, L_0x7fc746a79670;  1 drivers
v0x7fc746d9a5b0_0 .net *"_ivl_14", 0 0, L_0x7fc746a79790;  1 drivers
v0x7fc746d9a660_0 .net *"_ivl_2", 0 0, L_0x7fc746ad01d0;  1 drivers
v0x7fc746d9a710_0 .net *"_ivl_4", 0 0, L_0x7fc746ab09b0;  1 drivers
v0x7fc746d9a7c0_0 .net *"_ivl_5", 0 0, L_0x7fc746ab0a90;  1 drivers
v0x7fc746d9a8d0_0 .net *"_ivl_6", 0 0, L_0x7fc746ab0b70;  1 drivers
v0x7fc746d9a980_0 .net *"_ivl_8", 0 0, L_0x7fc746a94fd0;  1 drivers
v0x7fc746d9aa30_0 .net *"_ivl_9", 0 0, L_0x7fc746a95070;  1 drivers
S_0x7fc746d99810 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d99640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a79840 .functor XOR 1, L_0x7fc746a5dcc0, L_0x7fc746a5ddb0, C4<0>, C4<0>;
L_0x7fc746a5dbd0 .functor AND 1, L_0x7fc746a5dcc0, L_0x7fc746a5ddb0, C4<1>, C4<1>;
v0x7fc746d99a60_0 .net "a", 0 0, L_0x7fc746a5dcc0;  1 drivers
v0x7fc746d99b10_0 .net "b", 0 0, L_0x7fc746a5ddb0;  1 drivers
v0x7fc746d99bb0_0 .net "c", 0 0, L_0x7fc746a5dbd0;  1 drivers
v0x7fc746d99c40_0 .net "s", 0 0, L_0x7fc746a79840;  1 drivers
S_0x7fc746d99ce0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d99640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a3e710 .functor XOR 1, L_0x7fc746a22bb0, L_0x7fc746a22cd0, C4<0>, C4<0>;
L_0x7fc746a3e780 .functor AND 1, L_0x7fc746a22bb0, L_0x7fc746a22cd0, C4<1>, C4<1>;
v0x7fc746d99f10_0 .net "a", 0 0, L_0x7fc746a22bb0;  1 drivers
v0x7fc746d99fb0_0 .net "b", 0 0, L_0x7fc746a22cd0;  1 drivers
v0x7fc746d9a050_0 .net "c", 0 0, L_0x7fc746a3e780;  1 drivers
v0x7fc746d9a100_0 .net "s", 0 0, L_0x7fc746a3e710;  1 drivers
S_0x7fc746d9add0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746d991a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d9afa0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d9c5a0_0 .net "a", 1 0, L_0x7fc7460ae250;  1 drivers
v0x7fc746d9c660_0 .net "b", 1 0, L_0x7fc7460ae330;  1 drivers
v0x7fc746d9c700_0 .net "c", 3 0, L_0x7fc7460ae0f0;  alias, 1 drivers
v0x7fc746d9c790_0 .net "temp", 3 0, L_0x7fc7460adba0;  1 drivers
L_0x7fc7465ba230 .part L_0x7fc7460ae250, 0, 1;
L_0x7fc7465ba2d0 .part L_0x7fc7460ae330, 0, 1;
L_0x7fc7465ba3f0 .part L_0x7fc7460ae250, 1, 1;
L_0x7fc7460ff630 .part L_0x7fc7460ae330, 0, 1;
L_0x7fc7460ff7c0 .part L_0x7fc7460ae250, 0, 1;
L_0x7fc7460ff860 .part L_0x7fc7460ae330, 1, 1;
L_0x7fc7460b13d0 .part L_0x7fc7460ae250, 1, 1;
L_0x7fc7460b14f0 .part L_0x7fc7460ae330, 1, 1;
L_0x7fc7460ada10 .part L_0x7fc7460adba0, 0, 1;
L_0x7fc7460adb00 .part L_0x7fc7460adba0, 1, 1;
L_0x7fc7460adba0 .concat8 [ 1 1 1 1], L_0x7fc7460ff6d0, L_0x7fc7460ff900, L_0x7fc7460b1610, L_0x7fc7460ad960;
L_0x7fc7460adec0 .part L_0x7fc7460adba0, 2, 1;
L_0x7fc7460adfe0 .part L_0x7fc7460adba0, 3, 1;
L_0x7fc7460ae0f0 .concat8 [ 1 1 1 1], L_0x7fc7460bd700, L_0x7fc7460ad8f0, L_0x7fc7460adda0, L_0x7fc7460ade10;
S_0x7fc746d9b110 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d9add0;
 .timescale -9 -12;
L_0x7fc7460bd700 .functor AND 1, L_0x7fc7465ba230, L_0x7fc7465ba2d0, C4<1>, C4<1>;
L_0x7fc7460ff6d0 .functor AND 1, L_0x7fc7465ba3f0, L_0x7fc7460ff630, C4<1>, C4<1>;
L_0x7fc7460ff900 .functor AND 1, L_0x7fc7460ff7c0, L_0x7fc7460ff860, C4<1>, C4<1>;
L_0x7fc7460b1610 .functor AND 1, L_0x7fc7460b13d0, L_0x7fc7460b14f0, C4<1>, C4<1>;
v0x7fc746d9bcc0_0 .net *"_ivl_0", 0 0, L_0x7fc7465ba230;  1 drivers
v0x7fc746d9bd80_0 .net *"_ivl_1", 0 0, L_0x7fc7465ba2d0;  1 drivers
v0x7fc746d9be20_0 .net *"_ivl_10", 0 0, L_0x7fc7460ff900;  1 drivers
v0x7fc746d9bed0_0 .net *"_ivl_12", 0 0, L_0x7fc7460b13d0;  1 drivers
v0x7fc746d9bf80_0 .net *"_ivl_13", 0 0, L_0x7fc7460b14f0;  1 drivers
v0x7fc746d9c070_0 .net *"_ivl_14", 0 0, L_0x7fc7460b1610;  1 drivers
v0x7fc746d9c120_0 .net *"_ivl_2", 0 0, L_0x7fc7460bd700;  1 drivers
v0x7fc746d9c1d0_0 .net *"_ivl_4", 0 0, L_0x7fc7465ba3f0;  1 drivers
v0x7fc746d9c280_0 .net *"_ivl_5", 0 0, L_0x7fc7460ff630;  1 drivers
v0x7fc746d9c390_0 .net *"_ivl_6", 0 0, L_0x7fc7460ff6d0;  1 drivers
v0x7fc746d9c440_0 .net *"_ivl_8", 0 0, L_0x7fc7460ff7c0;  1 drivers
v0x7fc746d9c4f0_0 .net *"_ivl_9", 0 0, L_0x7fc7460ff860;  1 drivers
S_0x7fc746d9b2d0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d9b110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460ad8f0 .functor XOR 1, L_0x7fc7460ada10, L_0x7fc7460adb00, C4<0>, C4<0>;
L_0x7fc7460ad960 .functor AND 1, L_0x7fc7460ada10, L_0x7fc7460adb00, C4<1>, C4<1>;
v0x7fc746d9b520_0 .net "a", 0 0, L_0x7fc7460ada10;  1 drivers
v0x7fc746d9b5d0_0 .net "b", 0 0, L_0x7fc7460adb00;  1 drivers
v0x7fc746d9b670_0 .net "c", 0 0, L_0x7fc7460ad960;  1 drivers
v0x7fc746d9b700_0 .net "s", 0 0, L_0x7fc7460ad8f0;  1 drivers
S_0x7fc746d9b7a0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d9b110;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460adda0 .functor XOR 1, L_0x7fc7460adec0, L_0x7fc7460adfe0, C4<0>, C4<0>;
L_0x7fc7460ade10 .functor AND 1, L_0x7fc7460adec0, L_0x7fc7460adfe0, C4<1>, C4<1>;
v0x7fc746d9b9d0_0 .net "a", 0 0, L_0x7fc7460adec0;  1 drivers
v0x7fc746d9ba70_0 .net "b", 0 0, L_0x7fc7460adfe0;  1 drivers
v0x7fc746d9bb10_0 .net "c", 0 0, L_0x7fc7460ade10;  1 drivers
v0x7fc746d9bbc0_0 .net "s", 0 0, L_0x7fc7460adda0;  1 drivers
S_0x7fc746d9c890 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746d991a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d9ca50 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d9e070_0 .net "a", 1 0, L_0x7fc7460aafb0;  1 drivers
v0x7fc746d9e130_0 .net "b", 1 0, L_0x7fc7460ab050;  1 drivers
v0x7fc746d9e1d0_0 .net "c", 3 0, L_0x7fc7460aae50;  alias, 1 drivers
v0x7fc746d9e260_0 .net "temp", 3 0, L_0x7fc7460aa900;  1 drivers
L_0x7fc7460ac080 .part L_0x7fc7460aafb0, 0, 1;
L_0x7fc7460ac120 .part L_0x7fc7460ab050, 0, 1;
L_0x7fc7460ac240 .part L_0x7fc7460aafb0, 1, 1;
L_0x7fc7460ac320 .part L_0x7fc7460ab050, 0, 1;
L_0x7fc7460ac4f0 .part L_0x7fc7460aafb0, 0, 1;
L_0x7fc7460ac590 .part L_0x7fc7460ab050, 1, 1;
L_0x7fc7460ac720 .part L_0x7fc7460aafb0, 1, 1;
L_0x7fc7460ac840 .part L_0x7fc7460ab050, 1, 1;
L_0x7fc7460acb70 .part L_0x7fc7460aa900, 0, 1;
L_0x7fc7460aa860 .part L_0x7fc7460aa900, 1, 1;
L_0x7fc7460aa900 .concat8 [ 1 1 1 1], L_0x7fc7460ac400, L_0x7fc7460ac630, L_0x7fc7460ac960, L_0x7fc7460aca80;
L_0x7fc7460aac20 .part L_0x7fc7460aa900, 2, 1;
L_0x7fc7460aad40 .part L_0x7fc7460aa900, 3, 1;
L_0x7fc7460aae50 .concat8 [ 1 1 1 1], L_0x7fc7460ae410, L_0x7fc7460aca10, L_0x7fc7460aab00, L_0x7fc7460aab70;
S_0x7fc746d9cbe0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d9c890;
 .timescale -9 -12;
L_0x7fc7460ae410 .functor AND 1, L_0x7fc7460ac080, L_0x7fc7460ac120, C4<1>, C4<1>;
L_0x7fc7460ac400 .functor AND 1, L_0x7fc7460ac240, L_0x7fc7460ac320, C4<1>, C4<1>;
L_0x7fc7460ac630 .functor AND 1, L_0x7fc7460ac4f0, L_0x7fc7460ac590, C4<1>, C4<1>;
L_0x7fc7460ac960 .functor AND 1, L_0x7fc7460ac720, L_0x7fc7460ac840, C4<1>, C4<1>;
v0x7fc746d9d790_0 .net *"_ivl_0", 0 0, L_0x7fc7460ac080;  1 drivers
v0x7fc746d9d850_0 .net *"_ivl_1", 0 0, L_0x7fc7460ac120;  1 drivers
v0x7fc746d9d8f0_0 .net *"_ivl_10", 0 0, L_0x7fc7460ac630;  1 drivers
v0x7fc746d9d9a0_0 .net *"_ivl_12", 0 0, L_0x7fc7460ac720;  1 drivers
v0x7fc746d9da50_0 .net *"_ivl_13", 0 0, L_0x7fc7460ac840;  1 drivers
v0x7fc746d9db40_0 .net *"_ivl_14", 0 0, L_0x7fc7460ac960;  1 drivers
v0x7fc746d9dbf0_0 .net *"_ivl_2", 0 0, L_0x7fc7460ae410;  1 drivers
v0x7fc746d9dca0_0 .net *"_ivl_4", 0 0, L_0x7fc7460ac240;  1 drivers
v0x7fc746d9dd50_0 .net *"_ivl_5", 0 0, L_0x7fc7460ac320;  1 drivers
v0x7fc746d9de60_0 .net *"_ivl_6", 0 0, L_0x7fc7460ac400;  1 drivers
v0x7fc746d9df10_0 .net *"_ivl_8", 0 0, L_0x7fc7460ac4f0;  1 drivers
v0x7fc746d9dfc0_0 .net *"_ivl_9", 0 0, L_0x7fc7460ac590;  1 drivers
S_0x7fc746d9cda0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d9cbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460aca10 .functor XOR 1, L_0x7fc7460acb70, L_0x7fc7460aa860, C4<0>, C4<0>;
L_0x7fc7460aca80 .functor AND 1, L_0x7fc7460acb70, L_0x7fc7460aa860, C4<1>, C4<1>;
v0x7fc746d9cff0_0 .net "a", 0 0, L_0x7fc7460acb70;  1 drivers
v0x7fc746d9d0a0_0 .net "b", 0 0, L_0x7fc7460aa860;  1 drivers
v0x7fc746d9d140_0 .net "c", 0 0, L_0x7fc7460aca80;  1 drivers
v0x7fc746d9d1d0_0 .net "s", 0 0, L_0x7fc7460aca10;  1 drivers
S_0x7fc746d9d270 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d9cbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460aab00 .functor XOR 1, L_0x7fc7460aac20, L_0x7fc7460aad40, C4<0>, C4<0>;
L_0x7fc7460aab70 .functor AND 1, L_0x7fc7460aac20, L_0x7fc7460aad40, C4<1>, C4<1>;
v0x7fc746d9d4a0_0 .net "a", 0 0, L_0x7fc7460aac20;  1 drivers
v0x7fc746d9d540_0 .net "b", 0 0, L_0x7fc7460aad40;  1 drivers
v0x7fc746d9d5e0_0 .net "c", 0 0, L_0x7fc7460aab70;  1 drivers
v0x7fc746d9d690_0 .net "s", 0 0, L_0x7fc7460aab00;  1 drivers
S_0x7fc746d9e360 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746d991a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746d9e520 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746d9fb30_0 .net "a", 1 0, L_0x7fc7465f24f0;  1 drivers
v0x7fc746d9fbf0_0 .net "b", 1 0, L_0x7fc7465f2610;  1 drivers
v0x7fc746d9fc90_0 .net "c", 3 0, L_0x7fc7465f2390;  alias, 1 drivers
v0x7fc746d9fd20_0 .net "temp", 3 0, L_0x7fc7460a9920;  1 drivers
L_0x7fc7460ab0f0 .part L_0x7fc7465f24f0, 0, 1;
L_0x7fc7460ab190 .part L_0x7fc7465f2610, 0, 1;
L_0x7fc7460ab320 .part L_0x7fc7465f24f0, 1, 1;
L_0x7fc7460a8f40 .part L_0x7fc7465f2610, 0, 1;
L_0x7fc7460a9110 .part L_0x7fc7465f24f0, 0, 1;
L_0x7fc7460a91b0 .part L_0x7fc7465f2610, 1, 1;
L_0x7fc7460a9340 .part L_0x7fc7465f24f0, 1, 1;
L_0x7fc7460a9460 .part L_0x7fc7465f2610, 1, 1;
L_0x7fc7460a9790 .part L_0x7fc7460a9920, 0, 1;
L_0x7fc7460a9880 .part L_0x7fc7460a9920, 1, 1;
L_0x7fc7460a9920 .concat8 [ 1 1 1 1], L_0x7fc7460a9020, L_0x7fc7460a9250, L_0x7fc7460a9580, L_0x7fc7460a96a0;
L_0x7fc7465fc150 .part L_0x7fc7460a9920, 2, 1;
L_0x7fc7465fc270 .part L_0x7fc7460a9920, 3, 1;
L_0x7fc7465f2390 .concat8 [ 1 1 1 1], L_0x7fc7460ab230, L_0x7fc7460a9630, L_0x7fc7465fc030, L_0x7fc7465fc0a0;
S_0x7fc746d9e690 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746d9e360;
 .timescale -9 -12;
L_0x7fc7460ab230 .functor AND 1, L_0x7fc7460ab0f0, L_0x7fc7460ab190, C4<1>, C4<1>;
L_0x7fc7460a9020 .functor AND 1, L_0x7fc7460ab320, L_0x7fc7460a8f40, C4<1>, C4<1>;
L_0x7fc7460a9250 .functor AND 1, L_0x7fc7460a9110, L_0x7fc7460a91b0, C4<1>, C4<1>;
L_0x7fc7460a9580 .functor AND 1, L_0x7fc7460a9340, L_0x7fc7460a9460, C4<1>, C4<1>;
v0x7fc746d9f250_0 .net *"_ivl_0", 0 0, L_0x7fc7460ab0f0;  1 drivers
v0x7fc746d9f310_0 .net *"_ivl_1", 0 0, L_0x7fc7460ab190;  1 drivers
v0x7fc746d9f3b0_0 .net *"_ivl_10", 0 0, L_0x7fc7460a9250;  1 drivers
v0x7fc746d9f460_0 .net *"_ivl_12", 0 0, L_0x7fc7460a9340;  1 drivers
v0x7fc746d9f510_0 .net *"_ivl_13", 0 0, L_0x7fc7460a9460;  1 drivers
v0x7fc746d9f600_0 .net *"_ivl_14", 0 0, L_0x7fc7460a9580;  1 drivers
v0x7fc746d9f6b0_0 .net *"_ivl_2", 0 0, L_0x7fc7460ab230;  1 drivers
v0x7fc746d9f760_0 .net *"_ivl_4", 0 0, L_0x7fc7460ab320;  1 drivers
v0x7fc746d9f810_0 .net *"_ivl_5", 0 0, L_0x7fc7460a8f40;  1 drivers
v0x7fc746d9f920_0 .net *"_ivl_6", 0 0, L_0x7fc7460a9020;  1 drivers
v0x7fc746d9f9d0_0 .net *"_ivl_8", 0 0, L_0x7fc7460a9110;  1 drivers
v0x7fc746d9fa80_0 .net *"_ivl_9", 0 0, L_0x7fc7460a91b0;  1 drivers
S_0x7fc746d9e860 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746d9e690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7460a9630 .functor XOR 1, L_0x7fc7460a9790, L_0x7fc7460a9880, C4<0>, C4<0>;
L_0x7fc7460a96a0 .functor AND 1, L_0x7fc7460a9790, L_0x7fc7460a9880, C4<1>, C4<1>;
v0x7fc746d9eab0_0 .net "a", 0 0, L_0x7fc7460a9790;  1 drivers
v0x7fc746d9eb60_0 .net "b", 0 0, L_0x7fc7460a9880;  1 drivers
v0x7fc746d9ec00_0 .net "c", 0 0, L_0x7fc7460a96a0;  1 drivers
v0x7fc746d9ec90_0 .net "s", 0 0, L_0x7fc7460a9630;  1 drivers
S_0x7fc746d9ed30 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746d9e690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc7465fc030 .functor XOR 1, L_0x7fc7465fc150, L_0x7fc7465fc270, C4<0>, C4<0>;
L_0x7fc7465fc0a0 .functor AND 1, L_0x7fc7465fc150, L_0x7fc7465fc270, C4<1>, C4<1>;
v0x7fc746d9ef60_0 .net "a", 0 0, L_0x7fc7465fc150;  1 drivers
v0x7fc746d9f000_0 .net "b", 0 0, L_0x7fc7465fc270;  1 drivers
v0x7fc746d9f0a0_0 .net "c", 0 0, L_0x7fc7465fc0a0;  1 drivers
v0x7fc746d9f150_0 .net "s", 0 0, L_0x7fc7465fc030;  1 drivers
S_0x7fc746da0d80 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746d88ea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746da0f40 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746da8250_0 .net "a", 3 0, L_0x7fc746a43430;  1 drivers
v0x7fc746da8310_0 .net "b", 3 0, L_0x7fc746a43550;  1 drivers
v0x7fc746da83b0_0 .net "c", 7 0, L_0x7fc746a432a0;  alias, 1 drivers
v0x7fc746da8460_0 .net "concat1", 3 0, L_0x7fc746a5cd40;  1 drivers
v0x7fc746da8510_0 .net "concat2", 5 0, L_0x7fc746a56b90;  1 drivers
v0x7fc746da8600_0 .net "concat3", 5 0, L_0x7fc746a56c30;  1 drivers
v0x7fc746da86b0_0 .net "concat4", 5 0, L_0x7fc746a49250;  1 drivers
v0x7fc746da8760_0 .net "mul_00", 3 0, L_0x7fc746acef80;  1 drivers
v0x7fc746da8800_0 .net "mul_01", 3 0, L_0x7fc746a84500;  1 drivers
v0x7fc746da8930_0 .net "mul_10", 3 0, L_0x7fc746aa99f0;  1 drivers
v0x7fc746da89c0_0 .net "mul_11", 3 0, L_0x7fc746a62c30;  1 drivers
v0x7fc746da8a50_0 .net "sum_temp1", 3 0, L_0x7fc746a56a50;  1 drivers
v0x7fc746da8af0_0 .net "sum_temp2", 5 0, L_0x7fc746a56d10;  1 drivers
v0x7fc746da8ba0_0 .net "sum_temp3", 5 0, L_0x7fc746a49330;  1 drivers
L_0x7fc746acf0e0 .part L_0x7fc746a43430, 0, 2;
L_0x7fc746acf180 .part L_0x7fc746a43550, 0, 2;
L_0x7fc746aa9b50 .part L_0x7fc746a43430, 2, 2;
L_0x7fc746a9fc70 .part L_0x7fc746a43550, 0, 2;
L_0x7fc746a7e340 .part L_0x7fc746a43430, 0, 2;
L_0x7fc746a7e3e0 .part L_0x7fc746a43550, 2, 2;
L_0x7fc746a5ca10 .part L_0x7fc746a43430, 2, 2;
L_0x7fc746a5cb30 .part L_0x7fc746a43550, 2, 2;
L_0x7fc746a5cc50 .part L_0x7fc746acef80, 2, 2;
L_0x7fc746a56a50 .arith/sum 4, L_0x7fc746aa99f0, L_0x7fc746a5cd40;
L_0x7fc746a56d10 .arith/sum 6, L_0x7fc746a56b90, L_0x7fc746a56c30;
L_0x7fc746a49330 .arith/sum 6, L_0x7fc746a49250, L_0x7fc746a56d10;
L_0x7fc746a49470 .part L_0x7fc746acef80, 0, 2;
L_0x7fc746a432a0 .concat8 [ 2 6 0 0], L_0x7fc746a49470, L_0x7fc746a43380;
S_0x7fc746da10b0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746da0d80;
 .timescale -9 -12;
L_0x7fc746a43380 .functor BUFZ 6, L_0x7fc746a49330, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746da7d40_0 .net *"_ivl_10", 1 0, L_0x7fc746a5cc50;  1 drivers
L_0x7fc746e03890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746da7e00_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e03890;  1 drivers
L_0x7fc746e038d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746da7ea0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e038d8;  1 drivers
L_0x7fc746e03920 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746da7f50_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e03920;  1 drivers
v0x7fc746da8000_0 .net *"_ivl_25", 1 0, L_0x7fc746a49470;  1 drivers
v0x7fc746da80f0_0 .net *"_ivl_27", 5 0, L_0x7fc746a43380;  1 drivers
L_0x7fc746e03848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746da81a0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e03848;  1 drivers
L_0x7fc746a5cd40 .concat [ 2 2 0 0], L_0x7fc746a5cc50, L_0x7fc746e03848;
L_0x7fc746a56b90 .concat [ 4 2 0 0], L_0x7fc746a84500, L_0x7fc746e03890;
L_0x7fc746a56c30 .concat [ 2 4 0 0], L_0x7fc746e038d8, L_0x7fc746a62c30;
L_0x7fc746a49250 .concat [ 4 2 0 0], L_0x7fc746a56a50, L_0x7fc746e03920;
S_0x7fc746da1280 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746da10b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746da1450 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746da2a00_0 .net "a", 1 0, L_0x7fc746acf0e0;  1 drivers
v0x7fc746da2ac0_0 .net "b", 1 0, L_0x7fc746acf180;  1 drivers
v0x7fc746da2b60_0 .net "c", 3 0, L_0x7fc746acef80;  alias, 1 drivers
v0x7fc746da2bf0_0 .net "temp", 3 0, L_0x7fc746ad4de0;  1 drivers
L_0x7fc746af5190 .part L_0x7fc746acf0e0, 0, 1;
L_0x7fc746af5230 .part L_0x7fc746acf180, 0, 1;
L_0x7fc746af5380 .part L_0x7fc746acf0e0, 1, 1;
L_0x7fc746af5460 .part L_0x7fc746acf180, 0, 1;
L_0x7fc746aef270 .part L_0x7fc746acf0e0, 0, 1;
L_0x7fc746aef310 .part L_0x7fc746acf180, 1, 1;
L_0x7fc746aef4a0 .part L_0x7fc746acf0e0, 1, 1;
L_0x7fc746ae9220 .part L_0x7fc746acf180, 1, 1;
L_0x7fc746ae9510 .part L_0x7fc746ad4de0, 0, 1;
L_0x7fc746ad4d40 .part L_0x7fc746ad4de0, 1, 1;
L_0x7fc746ad4de0 .concat8 [ 1 1 1 1], L_0x7fc746af5540, L_0x7fc746aef3b0, L_0x7fc746ae9340, L_0x7fc746ae9420;
L_0x7fc746ad50c0 .part L_0x7fc746ad4de0, 2, 1;
L_0x7fc746acee70 .part L_0x7fc746ad4de0, 3, 1;
L_0x7fc746acef80 .concat8 [ 1 1 1 1], L_0x7fc746af52d0, L_0x7fc746ae93b0, L_0x7fc746ad4fa0, L_0x7fc746ad5010;
S_0x7fc746da1560 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746da1280;
 .timescale -9 -12;
L_0x7fc746af52d0 .functor AND 1, L_0x7fc746af5190, L_0x7fc746af5230, C4<1>, C4<1>;
L_0x7fc746af5540 .functor AND 1, L_0x7fc746af5380, L_0x7fc746af5460, C4<1>, C4<1>;
L_0x7fc746aef3b0 .functor AND 1, L_0x7fc746aef270, L_0x7fc746aef310, C4<1>, C4<1>;
L_0x7fc746ae9340 .functor AND 1, L_0x7fc746aef4a0, L_0x7fc746ae9220, C4<1>, C4<1>;
v0x7fc746da2120_0 .net *"_ivl_0", 0 0, L_0x7fc746af5190;  1 drivers
v0x7fc746da21e0_0 .net *"_ivl_1", 0 0, L_0x7fc746af5230;  1 drivers
v0x7fc746da2280_0 .net *"_ivl_10", 0 0, L_0x7fc746aef3b0;  1 drivers
v0x7fc746da2330_0 .net *"_ivl_12", 0 0, L_0x7fc746aef4a0;  1 drivers
v0x7fc746da23e0_0 .net *"_ivl_13", 0 0, L_0x7fc746ae9220;  1 drivers
v0x7fc746da24d0_0 .net *"_ivl_14", 0 0, L_0x7fc746ae9340;  1 drivers
v0x7fc746da2580_0 .net *"_ivl_2", 0 0, L_0x7fc746af52d0;  1 drivers
v0x7fc746da2630_0 .net *"_ivl_4", 0 0, L_0x7fc746af5380;  1 drivers
v0x7fc746da26e0_0 .net *"_ivl_5", 0 0, L_0x7fc746af5460;  1 drivers
v0x7fc746da27f0_0 .net *"_ivl_6", 0 0, L_0x7fc746af5540;  1 drivers
v0x7fc746da28a0_0 .net *"_ivl_8", 0 0, L_0x7fc746aef270;  1 drivers
v0x7fc746da2950_0 .net *"_ivl_9", 0 0, L_0x7fc746aef310;  1 drivers
S_0x7fc746da1730 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746da1560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746ae93b0 .functor XOR 1, L_0x7fc746ae9510, L_0x7fc746ad4d40, C4<0>, C4<0>;
L_0x7fc746ae9420 .functor AND 1, L_0x7fc746ae9510, L_0x7fc746ad4d40, C4<1>, C4<1>;
v0x7fc746da1980_0 .net "a", 0 0, L_0x7fc746ae9510;  1 drivers
v0x7fc746da1a30_0 .net "b", 0 0, L_0x7fc746ad4d40;  1 drivers
v0x7fc746da1ad0_0 .net "c", 0 0, L_0x7fc746ae9420;  1 drivers
v0x7fc746da1b60_0 .net "s", 0 0, L_0x7fc746ae93b0;  1 drivers
S_0x7fc746da1c00 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746da1560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746ad4fa0 .functor XOR 1, L_0x7fc746ad50c0, L_0x7fc746acee70, C4<0>, C4<0>;
L_0x7fc746ad5010 .functor AND 1, L_0x7fc746ad50c0, L_0x7fc746acee70, C4<1>, C4<1>;
v0x7fc746da1e30_0 .net "a", 0 0, L_0x7fc746ad50c0;  1 drivers
v0x7fc746da1ed0_0 .net "b", 0 0, L_0x7fc746acee70;  1 drivers
v0x7fc746da1f70_0 .net "c", 0 0, L_0x7fc746ad5010;  1 drivers
v0x7fc746da2020_0 .net "s", 0 0, L_0x7fc746ad4fa0;  1 drivers
S_0x7fc746da2cf0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746da10b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746da2ec0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746da44c0_0 .net "a", 1 0, L_0x7fc746aa9b50;  1 drivers
v0x7fc746da4580_0 .net "b", 1 0, L_0x7fc746a9fc70;  1 drivers
v0x7fc746da4620_0 .net "c", 3 0, L_0x7fc746aa99f0;  alias, 1 drivers
v0x7fc746da46b0_0 .net "temp", 3 0, L_0x7fc746aaf850;  1 drivers
L_0x7fc746ac8e70 .part L_0x7fc746aa9b50, 0, 1;
L_0x7fc746ac8f10 .part L_0x7fc746a9fc70, 0, 1;
L_0x7fc746ac90a0 .part L_0x7fc746aa9b50, 1, 1;
L_0x7fc746ac9180 .part L_0x7fc746a9fc70, 0, 1;
L_0x7fc746abb740 .part L_0x7fc746aa9b50, 0, 1;
L_0x7fc746abb7e0 .part L_0x7fc746a9fc70, 1, 1;
L_0x7fc746abb970 .part L_0x7fc746aa9b50, 1, 1;
L_0x7fc746ab5780 .part L_0x7fc746a9fc70, 1, 1;
L_0x7fc746ab5a40 .part L_0x7fc746aaf850, 0, 1;
L_0x7fc746aaf7b0 .part L_0x7fc746aaf850, 1, 1;
L_0x7fc746aaf850 .concat8 [ 1 1 1 1], L_0x7fc746abb650, L_0x7fc746abb880, L_0x7fc746abba10, L_0x7fc746ab5950;
L_0x7fc746aa9830 .part L_0x7fc746aaf850, 2, 1;
L_0x7fc746aa9950 .part L_0x7fc746aaf850, 3, 1;
L_0x7fc746aa99f0 .concat8 [ 1 1 1 1], L_0x7fc746ac8fb0, L_0x7fc746ab58e0, L_0x7fc746aafa50, L_0x7fc746aafac0;
S_0x7fc746da3030 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746da2cf0;
 .timescale -9 -12;
L_0x7fc746ac8fb0 .functor AND 1, L_0x7fc746ac8e70, L_0x7fc746ac8f10, C4<1>, C4<1>;
L_0x7fc746abb650 .functor AND 1, L_0x7fc746ac90a0, L_0x7fc746ac9180, C4<1>, C4<1>;
L_0x7fc746abb880 .functor AND 1, L_0x7fc746abb740, L_0x7fc746abb7e0, C4<1>, C4<1>;
L_0x7fc746abba10 .functor AND 1, L_0x7fc746abb970, L_0x7fc746ab5780, C4<1>, C4<1>;
v0x7fc746da3be0_0 .net *"_ivl_0", 0 0, L_0x7fc746ac8e70;  1 drivers
v0x7fc746da3ca0_0 .net *"_ivl_1", 0 0, L_0x7fc746ac8f10;  1 drivers
v0x7fc746da3d40_0 .net *"_ivl_10", 0 0, L_0x7fc746abb880;  1 drivers
v0x7fc746da3df0_0 .net *"_ivl_12", 0 0, L_0x7fc746abb970;  1 drivers
v0x7fc746da3ea0_0 .net *"_ivl_13", 0 0, L_0x7fc746ab5780;  1 drivers
v0x7fc746da3f90_0 .net *"_ivl_14", 0 0, L_0x7fc746abba10;  1 drivers
v0x7fc746da4040_0 .net *"_ivl_2", 0 0, L_0x7fc746ac8fb0;  1 drivers
v0x7fc746da40f0_0 .net *"_ivl_4", 0 0, L_0x7fc746ac90a0;  1 drivers
v0x7fc746da41a0_0 .net *"_ivl_5", 0 0, L_0x7fc746ac9180;  1 drivers
v0x7fc746da42b0_0 .net *"_ivl_6", 0 0, L_0x7fc746abb650;  1 drivers
v0x7fc746da4360_0 .net *"_ivl_8", 0 0, L_0x7fc746abb740;  1 drivers
v0x7fc746da4410_0 .net *"_ivl_9", 0 0, L_0x7fc746abb7e0;  1 drivers
S_0x7fc746da31f0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746da3030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746ab58e0 .functor XOR 1, L_0x7fc746ab5a40, L_0x7fc746aaf7b0, C4<0>, C4<0>;
L_0x7fc746ab5950 .functor AND 1, L_0x7fc746ab5a40, L_0x7fc746aaf7b0, C4<1>, C4<1>;
v0x7fc746da3440_0 .net "a", 0 0, L_0x7fc746ab5a40;  1 drivers
v0x7fc746da34f0_0 .net "b", 0 0, L_0x7fc746aaf7b0;  1 drivers
v0x7fc746da3590_0 .net "c", 0 0, L_0x7fc746ab5950;  1 drivers
v0x7fc746da3620_0 .net "s", 0 0, L_0x7fc746ab58e0;  1 drivers
S_0x7fc746da36c0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746da3030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746aafa50 .functor XOR 1, L_0x7fc746aa9830, L_0x7fc746aa9950, C4<0>, C4<0>;
L_0x7fc746aafac0 .functor AND 1, L_0x7fc746aa9830, L_0x7fc746aa9950, C4<1>, C4<1>;
v0x7fc746da38f0_0 .net "a", 0 0, L_0x7fc746aa9830;  1 drivers
v0x7fc746da3990_0 .net "b", 0 0, L_0x7fc746aa9950;  1 drivers
v0x7fc746da3a30_0 .net "c", 0 0, L_0x7fc746aafac0;  1 drivers
v0x7fc746da3ae0_0 .net "s", 0 0, L_0x7fc746aafa50;  1 drivers
S_0x7fc746da47b0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746da10b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746da4970 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746da5f90_0 .net "a", 1 0, L_0x7fc746a7e340;  1 drivers
v0x7fc746da6050_0 .net "b", 1 0, L_0x7fc746a7e3e0;  1 drivers
v0x7fc746da60f0_0 .net "c", 3 0, L_0x7fc746a84500;  alias, 1 drivers
v0x7fc746da6180_0 .net "temp", 3 0, L_0x7fc746a8df90;  1 drivers
L_0x7fc746a9fd50 .part L_0x7fc746a7e340, 0, 1;
L_0x7fc746a9fdf0 .part L_0x7fc746a7e3e0, 0, 1;
L_0x7fc746a9ff80 .part L_0x7fc746a7e340, 1, 1;
L_0x7fc746a99d20 .part L_0x7fc746a7e3e0, 0, 1;
L_0x7fc746a99eb0 .part L_0x7fc746a7e340, 0, 1;
L_0x7fc746a99f50 .part L_0x7fc746a7e3e0, 1, 1;
L_0x7fc746a93dd0 .part L_0x7fc746a7e340, 1, 1;
L_0x7fc746a93ef0 .part L_0x7fc746a7e3e0, 1, 1;
L_0x7fc746a8de50 .part L_0x7fc746a8df90, 0, 1;
L_0x7fc746a8def0 .part L_0x7fc746a8df90, 1, 1;
L_0x7fc746a8df90 .concat8 [ 1 1 1 1], L_0x7fc746a99dc0, L_0x7fc746a99ff0, L_0x7fc746a9a0e0, L_0x7fc746a940c0;
L_0x7fc746a842d0 .part L_0x7fc746a8df90, 2, 1;
L_0x7fc746a843f0 .part L_0x7fc746a8df90, 3, 1;
L_0x7fc746a84500 .concat8 [ 1 1 1 1], L_0x7fc746a9fe90, L_0x7fc746a94050, L_0x7fc746a8e190, L_0x7fc746a8e200;
S_0x7fc746da4b00 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746da47b0;
 .timescale -9 -12;
L_0x7fc746a9fe90 .functor AND 1, L_0x7fc746a9fd50, L_0x7fc746a9fdf0, C4<1>, C4<1>;
L_0x7fc746a99dc0 .functor AND 1, L_0x7fc746a9ff80, L_0x7fc746a99d20, C4<1>, C4<1>;
L_0x7fc746a99ff0 .functor AND 1, L_0x7fc746a99eb0, L_0x7fc746a99f50, C4<1>, C4<1>;
L_0x7fc746a9a0e0 .functor AND 1, L_0x7fc746a93dd0, L_0x7fc746a93ef0, C4<1>, C4<1>;
v0x7fc746da56b0_0 .net *"_ivl_0", 0 0, L_0x7fc746a9fd50;  1 drivers
v0x7fc746da5770_0 .net *"_ivl_1", 0 0, L_0x7fc746a9fdf0;  1 drivers
v0x7fc746da5810_0 .net *"_ivl_10", 0 0, L_0x7fc746a99ff0;  1 drivers
v0x7fc746da58c0_0 .net *"_ivl_12", 0 0, L_0x7fc746a93dd0;  1 drivers
v0x7fc746da5970_0 .net *"_ivl_13", 0 0, L_0x7fc746a93ef0;  1 drivers
v0x7fc746da5a60_0 .net *"_ivl_14", 0 0, L_0x7fc746a9a0e0;  1 drivers
v0x7fc746da5b10_0 .net *"_ivl_2", 0 0, L_0x7fc746a9fe90;  1 drivers
v0x7fc746da5bc0_0 .net *"_ivl_4", 0 0, L_0x7fc746a9ff80;  1 drivers
v0x7fc746da5c70_0 .net *"_ivl_5", 0 0, L_0x7fc746a99d20;  1 drivers
v0x7fc746da5d80_0 .net *"_ivl_6", 0 0, L_0x7fc746a99dc0;  1 drivers
v0x7fc746da5e30_0 .net *"_ivl_8", 0 0, L_0x7fc746a99eb0;  1 drivers
v0x7fc746da5ee0_0 .net *"_ivl_9", 0 0, L_0x7fc746a99f50;  1 drivers
S_0x7fc746da4cc0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746da4b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a94050 .functor XOR 1, L_0x7fc746a8de50, L_0x7fc746a8def0, C4<0>, C4<0>;
L_0x7fc746a940c0 .functor AND 1, L_0x7fc746a8de50, L_0x7fc746a8def0, C4<1>, C4<1>;
v0x7fc746da4f10_0 .net "a", 0 0, L_0x7fc746a8de50;  1 drivers
v0x7fc746da4fc0_0 .net "b", 0 0, L_0x7fc746a8def0;  1 drivers
v0x7fc746da5060_0 .net "c", 0 0, L_0x7fc746a940c0;  1 drivers
v0x7fc746da50f0_0 .net "s", 0 0, L_0x7fc746a94050;  1 drivers
S_0x7fc746da5190 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746da4b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a8e190 .functor XOR 1, L_0x7fc746a842d0, L_0x7fc746a843f0, C4<0>, C4<0>;
L_0x7fc746a8e200 .functor AND 1, L_0x7fc746a842d0, L_0x7fc746a843f0, C4<1>, C4<1>;
v0x7fc746da53c0_0 .net "a", 0 0, L_0x7fc746a842d0;  1 drivers
v0x7fc746da5460_0 .net "b", 0 0, L_0x7fc746a843f0;  1 drivers
v0x7fc746da5500_0 .net "c", 0 0, L_0x7fc746a8e200;  1 drivers
v0x7fc746da55b0_0 .net "s", 0 0, L_0x7fc746a8e190;  1 drivers
S_0x7fc746da6280 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746da10b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746da6440 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746da7a50_0 .net "a", 1 0, L_0x7fc746a5ca10;  1 drivers
v0x7fc746da7b10_0 .net "b", 1 0, L_0x7fc746a5cb30;  1 drivers
v0x7fc746da7bb0_0 .net "c", 3 0, L_0x7fc746a62c30;  alias, 1 drivers
v0x7fc746da7c40_0 .net "temp", 3 0, L_0x7fc746a68a40;  1 drivers
L_0x7fc746a7e480 .part L_0x7fc746a5ca10, 0, 1;
L_0x7fc746a7e520 .part L_0x7fc746a5cb30, 0, 1;
L_0x7fc746a7e670 .part L_0x7fc746a5ca10, 1, 1;
L_0x7fc746a783f0 .part L_0x7fc746a5cb30, 0, 1;
L_0x7fc746a785c0 .part L_0x7fc746a5ca10, 0, 1;
L_0x7fc746a78660 .part L_0x7fc746a5cb30, 1, 1;
L_0x7fc746a72470 .part L_0x7fc746a5ca10, 1, 1;
L_0x7fc746a72590 .part L_0x7fc746a5cb30, 1, 1;
L_0x7fc746a688b0 .part L_0x7fc746a68a40, 0, 1;
L_0x7fc746a689a0 .part L_0x7fc746a68a40, 1, 1;
L_0x7fc746a68a40 .concat8 [ 1 1 1 1], L_0x7fc746a784d0, L_0x7fc746a78700, L_0x7fc746a726b0, L_0x7fc746a727d0;
L_0x7fc746a62a00 .part L_0x7fc746a68a40, 2, 1;
L_0x7fc746a62b20 .part L_0x7fc746a68a40, 3, 1;
L_0x7fc746a62c30 .concat8 [ 1 1 1 1], L_0x7fc746a7e5c0, L_0x7fc746a72760, L_0x7fc746a62920, L_0x7fc746a62990;
S_0x7fc746da65b0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746da6280;
 .timescale -9 -12;
L_0x7fc746a7e5c0 .functor AND 1, L_0x7fc746a7e480, L_0x7fc746a7e520, C4<1>, C4<1>;
L_0x7fc746a784d0 .functor AND 1, L_0x7fc746a7e670, L_0x7fc746a783f0, C4<1>, C4<1>;
L_0x7fc746a78700 .functor AND 1, L_0x7fc746a785c0, L_0x7fc746a78660, C4<1>, C4<1>;
L_0x7fc746a726b0 .functor AND 1, L_0x7fc746a72470, L_0x7fc746a72590, C4<1>, C4<1>;
v0x7fc746da7170_0 .net *"_ivl_0", 0 0, L_0x7fc746a7e480;  1 drivers
v0x7fc746da7230_0 .net *"_ivl_1", 0 0, L_0x7fc746a7e520;  1 drivers
v0x7fc746da72d0_0 .net *"_ivl_10", 0 0, L_0x7fc746a78700;  1 drivers
v0x7fc746da7380_0 .net *"_ivl_12", 0 0, L_0x7fc746a72470;  1 drivers
v0x7fc746da7430_0 .net *"_ivl_13", 0 0, L_0x7fc746a72590;  1 drivers
v0x7fc746da7520_0 .net *"_ivl_14", 0 0, L_0x7fc746a726b0;  1 drivers
v0x7fc746da75d0_0 .net *"_ivl_2", 0 0, L_0x7fc746a7e5c0;  1 drivers
v0x7fc746da7680_0 .net *"_ivl_4", 0 0, L_0x7fc746a7e670;  1 drivers
v0x7fc746da7730_0 .net *"_ivl_5", 0 0, L_0x7fc746a783f0;  1 drivers
v0x7fc746da7840_0 .net *"_ivl_6", 0 0, L_0x7fc746a784d0;  1 drivers
v0x7fc746da78f0_0 .net *"_ivl_8", 0 0, L_0x7fc746a785c0;  1 drivers
v0x7fc746da79a0_0 .net *"_ivl_9", 0 0, L_0x7fc746a78660;  1 drivers
S_0x7fc746da6780 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746da65b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a72760 .functor XOR 1, L_0x7fc746a688b0, L_0x7fc746a689a0, C4<0>, C4<0>;
L_0x7fc746a727d0 .functor AND 1, L_0x7fc746a688b0, L_0x7fc746a689a0, C4<1>, C4<1>;
v0x7fc746da69d0_0 .net "a", 0 0, L_0x7fc746a688b0;  1 drivers
v0x7fc746da6a80_0 .net "b", 0 0, L_0x7fc746a689a0;  1 drivers
v0x7fc746da6b20_0 .net "c", 0 0, L_0x7fc746a727d0;  1 drivers
v0x7fc746da6bb0_0 .net "s", 0 0, L_0x7fc746a72760;  1 drivers
S_0x7fc746da6c50 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746da65b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a62920 .functor XOR 1, L_0x7fc746a62a00, L_0x7fc746a62b20, C4<0>, C4<0>;
L_0x7fc746a62990 .functor AND 1, L_0x7fc746a62a00, L_0x7fc746a62b20, C4<1>, C4<1>;
v0x7fc746da6e80_0 .net "a", 0 0, L_0x7fc746a62a00;  1 drivers
v0x7fc746da6f20_0 .net "b", 0 0, L_0x7fc746a62b20;  1 drivers
v0x7fc746da6fc0_0 .net "c", 0 0, L_0x7fc746a62990;  1 drivers
v0x7fc746da7070_0 .net "s", 0 0, L_0x7fc746a62920;  1 drivers
S_0x7fc746da9c00 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746d67950;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x7fc746da9dc0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000001000>;
v0x7fc746dca260_0 .net "a", 7 0, L_0x7fc746f1bac0;  1 drivers
v0x7fc746dca320_0 .net "b", 7 0, L_0x7fc746f1bb60;  1 drivers
v0x7fc746dca3c0_0 .net "c", 15 0, L_0x7fc746f1b930;  alias, 1 drivers
v0x7fc746dca470_0 .net "concat1", 7 0, L_0x7fc746f1b080;  1 drivers
v0x7fc746dca520_0 .net "concat2", 11 0, L_0x7fc746f1b260;  1 drivers
v0x7fc746dca610_0 .net "concat3", 11 0, L_0x7fc746f1b300;  1 drivers
v0x7fc746dca6c0_0 .net "concat4", 11 0, L_0x7fc746f1b580;  1 drivers
v0x7fc746dca770_0 .net "mul_00", 7 0, L_0x7fc746f086f0;  1 drivers
v0x7fc746dca810_0 .net "mul_01", 7 0, L_0x7fc746f14a50;  1 drivers
v0x7fc746dca940_0 .net "mul_10", 7 0, L_0x7fc746f0e860;  1 drivers
v0x7fc746dca9d0_0 .net "mul_11", 7 0, L_0x7fc746f1abc0;  1 drivers
v0x7fc746dcaa60_0 .net "sum_temp1", 7 0, L_0x7fc746f1b120;  1 drivers
v0x7fc746dcab00_0 .net "sum_temp2", 11 0, L_0x7fc746f1b3e0;  1 drivers
v0x7fc746dcabb0_0 .net "sum_temp3", 11 0, L_0x7fc746f1b660;  1 drivers
L_0x7fc746f08880 .part L_0x7fc746f1bac0, 0, 4;
L_0x7fc746f08920 .part L_0x7fc746f1bb60, 0, 4;
L_0x7fc746f0e9f0 .part L_0x7fc746f1bac0, 4, 4;
L_0x7fc746f0ead0 .part L_0x7fc746f1bb60, 0, 4;
L_0x7fc746f14be0 .part L_0x7fc746f1bac0, 0, 4;
L_0x7fc746f14c80 .part L_0x7fc746f1bb60, 4, 4;
L_0x7fc746f1ad50 .part L_0x7fc746f1bac0, 4, 4;
L_0x7fc746f1ae70 .part L_0x7fc746f1bb60, 4, 4;
L_0x7fc746f1af90 .part L_0x7fc746f086f0, 4, 4;
L_0x7fc746f1b120 .arith/sum 8, L_0x7fc746f0e860, L_0x7fc746f1b080;
L_0x7fc746f1b3e0 .arith/sum 12, L_0x7fc746f1b260, L_0x7fc746f1b300;
L_0x7fc746f1b660 .arith/sum 12, L_0x7fc746f1b580, L_0x7fc746f1b3e0;
L_0x7fc746f1b7a0 .part L_0x7fc746f086f0, 0, 4;
L_0x7fc746f1b930 .concat8 [ 4 12 0 0], L_0x7fc746f1b7a0, L_0x7fc746f1ba10;
S_0x7fc746da9f50 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746da9c00;
 .timescale -9 -12;
L_0x7fc746f1ba10 .functor BUFZ 12, L_0x7fc746f1b660, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7fc746dc9d50_0 .net *"_ivl_10", 3 0, L_0x7fc746f1af90;  1 drivers
L_0x7fc746e03f50 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746dc9e10_0 .net/2u *"_ivl_13", 3 0, L_0x7fc746e03f50;  1 drivers
L_0x7fc746e03f98 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746dc9eb0_0 .net/2u *"_ivl_17", 3 0, L_0x7fc746e03f98;  1 drivers
L_0x7fc746e03fe0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746dc9f60_0 .net/2u *"_ivl_21", 3 0, L_0x7fc746e03fe0;  1 drivers
v0x7fc746dca010_0 .net *"_ivl_25", 3 0, L_0x7fc746f1b7a0;  1 drivers
v0x7fc746dca100_0 .net *"_ivl_27", 11 0, L_0x7fc746f1ba10;  1 drivers
L_0x7fc746e03f08 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746dca1b0_0 .net/2u *"_ivl_8", 3 0, L_0x7fc746e03f08;  1 drivers
L_0x7fc746f1b080 .concat [ 4 4 0 0], L_0x7fc746f1af90, L_0x7fc746e03f08;
L_0x7fc746f1b260 .concat [ 8 4 0 0], L_0x7fc746f14a50, L_0x7fc746e03f50;
L_0x7fc746f1b300 .concat [ 4 8 0 0], L_0x7fc746e03f98, L_0x7fc746f1abc0;
L_0x7fc746f1b580 .concat [ 8 4 0 0], L_0x7fc746f1b120, L_0x7fc746e03fe0;
S_0x7fc746daa110 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746da9f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746daa2e0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746db1590_0 .net "a", 3 0, L_0x7fc746f08880;  1 drivers
v0x7fc746db1650_0 .net "b", 3 0, L_0x7fc746f08920;  1 drivers
v0x7fc746db16f0_0 .net "c", 7 0, L_0x7fc746f086f0;  alias, 1 drivers
v0x7fc746db17a0_0 .net "concat1", 3 0, L_0x7fc746f07e40;  1 drivers
v0x7fc746db1850_0 .net "concat2", 5 0, L_0x7fc746f08020;  1 drivers
v0x7fc746db1940_0 .net "concat3", 5 0, L_0x7fc746f080c0;  1 drivers
v0x7fc746db19f0_0 .net "concat4", 5 0, L_0x7fc746f08340;  1 drivers
v0x7fc746db1aa0_0 .net "mul_00", 3 0, L_0x7fc746a0c0e0;  1 drivers
v0x7fc746db1b40_0 .net "mul_01", 3 0, L_0x7fc746f064d0;  1 drivers
v0x7fc746db1c70_0 .net "mul_10", 3 0, L_0x7fc746f04f70;  1 drivers
v0x7fc746db1d00_0 .net "mul_11", 3 0, L_0x7fc746f079b0;  1 drivers
v0x7fc746db1d90_0 .net "sum_temp1", 3 0, L_0x7fc746f07ee0;  1 drivers
v0x7fc746db1e30_0 .net "sum_temp2", 5 0, L_0x7fc746f081a0;  1 drivers
v0x7fc746db1ee0_0 .net "sum_temp3", 5 0, L_0x7fc746f08420;  1 drivers
L_0x7fc746a05fa0 .part L_0x7fc746f08880, 0, 2;
L_0x7fc746a06040 .part L_0x7fc746f08920, 0, 2;
L_0x7fc746f050d0 .part L_0x7fc746f08880, 2, 2;
L_0x7fc746f051b0 .part L_0x7fc746f08920, 0, 2;
L_0x7fc746f06630 .part L_0x7fc746f08880, 0, 2;
L_0x7fc746f066d0 .part L_0x7fc746f08920, 2, 2;
L_0x7fc746f07b10 .part L_0x7fc746f08880, 2, 2;
L_0x7fc746f07c30 .part L_0x7fc746f08920, 2, 2;
L_0x7fc746f07d50 .part L_0x7fc746a0c0e0, 2, 2;
L_0x7fc746f07ee0 .arith/sum 4, L_0x7fc746f04f70, L_0x7fc746f07e40;
L_0x7fc746f081a0 .arith/sum 6, L_0x7fc746f08020, L_0x7fc746f080c0;
L_0x7fc746f08420 .arith/sum 6, L_0x7fc746f08340, L_0x7fc746f081a0;
L_0x7fc746f08560 .part L_0x7fc746a0c0e0, 0, 2;
L_0x7fc746f086f0 .concat8 [ 2 6 0 0], L_0x7fc746f08560, L_0x7fc746f087d0;
S_0x7fc746daa3f0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746daa110;
 .timescale -9 -12;
L_0x7fc746f087d0 .functor BUFZ 6, L_0x7fc746f08420, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746db1080_0 .net *"_ivl_10", 1 0, L_0x7fc746f07d50;  1 drivers
L_0x7fc746e03ad0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746db1140_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e03ad0;  1 drivers
L_0x7fc746e03b18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746db11e0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e03b18;  1 drivers
L_0x7fc746e03b60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746db1290_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e03b60;  1 drivers
v0x7fc746db1340_0 .net *"_ivl_25", 1 0, L_0x7fc746f08560;  1 drivers
v0x7fc746db1430_0 .net *"_ivl_27", 5 0, L_0x7fc746f087d0;  1 drivers
L_0x7fc746e03a88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746db14e0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e03a88;  1 drivers
L_0x7fc746f07e40 .concat [ 2 2 0 0], L_0x7fc746f07d50, L_0x7fc746e03a88;
L_0x7fc746f08020 .concat [ 4 2 0 0], L_0x7fc746f064d0, L_0x7fc746e03ad0;
L_0x7fc746f080c0 .concat [ 2 4 0 0], L_0x7fc746e03b18, L_0x7fc746f079b0;
L_0x7fc746f08340 .concat [ 4 2 0 0], L_0x7fc746f07ee0, L_0x7fc746e03b60;
S_0x7fc746daa5c0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746daa3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746daa790 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746dabd40_0 .net "a", 1 0, L_0x7fc746a05fa0;  1 drivers
v0x7fc746dabe00_0 .net "b", 1 0, L_0x7fc746a06040;  1 drivers
v0x7fc746dabea0_0 .net "c", 3 0, L_0x7fc746a0c0e0;  alias, 1 drivers
v0x7fc746dabf30_0 .net "temp", 3 0, L_0x7fc746a11f70;  1 drivers
L_0x7fc746a27960 .part L_0x7fc746a05fa0, 0, 1;
L_0x7fc746a27a00 .part L_0x7fc746a06040, 0, 1;
L_0x7fc746a27b90 .part L_0x7fc746a05fa0, 1, 1;
L_0x7fc746a21970 .part L_0x7fc746a06040, 0, 1;
L_0x7fc746a21ac0 .part L_0x7fc746a05fa0, 0, 1;
L_0x7fc746a21b60 .part L_0x7fc746a06040, 1, 1;
L_0x7fc746a21cf0 .part L_0x7fc746a05fa0, 1, 1;
L_0x7fc746a1ba70 .part L_0x7fc746a06040, 1, 1;
L_0x7fc746a11e30 .part L_0x7fc746a11f70, 0, 1;
L_0x7fc746a11ed0 .part L_0x7fc746a11f70, 1, 1;
L_0x7fc746a11f70 .concat8 [ 1 1 1 1], L_0x7fc746a21a10, L_0x7fc746a21c00, L_0x7fc746a1bb90, L_0x7fc746a1bcb0;
L_0x7fc746a0bf20 .part L_0x7fc746a11f70, 2, 1;
L_0x7fc746a0c040 .part L_0x7fc746a11f70, 3, 1;
L_0x7fc746a0c0e0 .concat8 [ 1 1 1 1], L_0x7fc746a27aa0, L_0x7fc746a1bc40, L_0x7fc746a12110, L_0x7fc746a12180;
S_0x7fc746daa8a0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746daa5c0;
 .timescale -9 -12;
L_0x7fc746a27aa0 .functor AND 1, L_0x7fc746a27960, L_0x7fc746a27a00, C4<1>, C4<1>;
L_0x7fc746a21a10 .functor AND 1, L_0x7fc746a27b90, L_0x7fc746a21970, C4<1>, C4<1>;
L_0x7fc746a21c00 .functor AND 1, L_0x7fc746a21ac0, L_0x7fc746a21b60, C4<1>, C4<1>;
L_0x7fc746a1bb90 .functor AND 1, L_0x7fc746a21cf0, L_0x7fc746a1ba70, C4<1>, C4<1>;
v0x7fc746dab460_0 .net *"_ivl_0", 0 0, L_0x7fc746a27960;  1 drivers
v0x7fc746dab520_0 .net *"_ivl_1", 0 0, L_0x7fc746a27a00;  1 drivers
v0x7fc746dab5c0_0 .net *"_ivl_10", 0 0, L_0x7fc746a21c00;  1 drivers
v0x7fc746dab670_0 .net *"_ivl_12", 0 0, L_0x7fc746a21cf0;  1 drivers
v0x7fc746dab720_0 .net *"_ivl_13", 0 0, L_0x7fc746a1ba70;  1 drivers
v0x7fc746dab810_0 .net *"_ivl_14", 0 0, L_0x7fc746a1bb90;  1 drivers
v0x7fc746dab8c0_0 .net *"_ivl_2", 0 0, L_0x7fc746a27aa0;  1 drivers
v0x7fc746dab970_0 .net *"_ivl_4", 0 0, L_0x7fc746a27b90;  1 drivers
v0x7fc746daba20_0 .net *"_ivl_5", 0 0, L_0x7fc746a21970;  1 drivers
v0x7fc746dabb30_0 .net *"_ivl_6", 0 0, L_0x7fc746a21a10;  1 drivers
v0x7fc746dabbe0_0 .net *"_ivl_8", 0 0, L_0x7fc746a21ac0;  1 drivers
v0x7fc746dabc90_0 .net *"_ivl_9", 0 0, L_0x7fc746a21b60;  1 drivers
S_0x7fc746daaa70 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746daa8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a1bc40 .functor XOR 1, L_0x7fc746a11e30, L_0x7fc746a11ed0, C4<0>, C4<0>;
L_0x7fc746a1bcb0 .functor AND 1, L_0x7fc746a11e30, L_0x7fc746a11ed0, C4<1>, C4<1>;
v0x7fc746daacc0_0 .net "a", 0 0, L_0x7fc746a11e30;  1 drivers
v0x7fc746daad70_0 .net "b", 0 0, L_0x7fc746a11ed0;  1 drivers
v0x7fc746daae10_0 .net "c", 0 0, L_0x7fc746a1bcb0;  1 drivers
v0x7fc746daaea0_0 .net "s", 0 0, L_0x7fc746a1bc40;  1 drivers
S_0x7fc746daaf40 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746daa8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746a12110 .functor XOR 1, L_0x7fc746a0bf20, L_0x7fc746a0c040, C4<0>, C4<0>;
L_0x7fc746a12180 .functor AND 1, L_0x7fc746a0bf20, L_0x7fc746a0c040, C4<1>, C4<1>;
v0x7fc746dab170_0 .net "a", 0 0, L_0x7fc746a0bf20;  1 drivers
v0x7fc746dab210_0 .net "b", 0 0, L_0x7fc746a0c040;  1 drivers
v0x7fc746dab2b0_0 .net "c", 0 0, L_0x7fc746a12180;  1 drivers
v0x7fc746dab360_0 .net "s", 0 0, L_0x7fc746a12110;  1 drivers
S_0x7fc746dac030 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746daa3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746dac200 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746dad800_0 .net "a", 1 0, L_0x7fc746f050d0;  1 drivers
v0x7fc746dad8c0_0 .net "b", 1 0, L_0x7fc746f051b0;  1 drivers
v0x7fc746dad960_0 .net "c", 3 0, L_0x7fc746f04f70;  alias, 1 drivers
v0x7fc746dad9f0_0 .net "temp", 3 0, L_0x7fc746f04a20;  1 drivers
L_0x7fc746a060e0 .part L_0x7fc746f050d0, 0, 1;
L_0x7fc746a06180 .part L_0x7fc746f051b0, 0, 1;
L_0x7fc746a062a0 .part L_0x7fc746f050d0, 1, 1;
L_0x7fc746f04080 .part L_0x7fc746f051b0, 0, 1;
L_0x7fc746f04210 .part L_0x7fc746f050d0, 0, 1;
L_0x7fc746f042b0 .part L_0x7fc746f051b0, 1, 1;
L_0x7fc746f04440 .part L_0x7fc746f050d0, 1, 1;
L_0x7fc746f04560 .part L_0x7fc746f051b0, 1, 1;
L_0x7fc746f04890 .part L_0x7fc746f04a20, 0, 1;
L_0x7fc746f04980 .part L_0x7fc746f04a20, 1, 1;
L_0x7fc746f04a20 .concat8 [ 1 1 1 1], L_0x7fc746f04120, L_0x7fc746f04350, L_0x7fc746f04680, L_0x7fc746f047a0;
L_0x7fc746f04d40 .part L_0x7fc746f04a20, 2, 1;
L_0x7fc746f04e60 .part L_0x7fc746f04a20, 3, 1;
L_0x7fc746f04f70 .concat8 [ 1 1 1 1], L_0x7fc746a0c280, L_0x7fc746f04730, L_0x7fc746f04c20, L_0x7fc746f04c90;
S_0x7fc746dac370 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746dac030;
 .timescale -9 -12;
L_0x7fc746a0c280 .functor AND 1, L_0x7fc746a060e0, L_0x7fc746a06180, C4<1>, C4<1>;
L_0x7fc746f04120 .functor AND 1, L_0x7fc746a062a0, L_0x7fc746f04080, C4<1>, C4<1>;
L_0x7fc746f04350 .functor AND 1, L_0x7fc746f04210, L_0x7fc746f042b0, C4<1>, C4<1>;
L_0x7fc746f04680 .functor AND 1, L_0x7fc746f04440, L_0x7fc746f04560, C4<1>, C4<1>;
v0x7fc746dacf20_0 .net *"_ivl_0", 0 0, L_0x7fc746a060e0;  1 drivers
v0x7fc746dacfe0_0 .net *"_ivl_1", 0 0, L_0x7fc746a06180;  1 drivers
v0x7fc746dad080_0 .net *"_ivl_10", 0 0, L_0x7fc746f04350;  1 drivers
v0x7fc746dad130_0 .net *"_ivl_12", 0 0, L_0x7fc746f04440;  1 drivers
v0x7fc746dad1e0_0 .net *"_ivl_13", 0 0, L_0x7fc746f04560;  1 drivers
v0x7fc746dad2d0_0 .net *"_ivl_14", 0 0, L_0x7fc746f04680;  1 drivers
v0x7fc746dad380_0 .net *"_ivl_2", 0 0, L_0x7fc746a0c280;  1 drivers
v0x7fc746dad430_0 .net *"_ivl_4", 0 0, L_0x7fc746a062a0;  1 drivers
v0x7fc746dad4e0_0 .net *"_ivl_5", 0 0, L_0x7fc746f04080;  1 drivers
v0x7fc746dad5f0_0 .net *"_ivl_6", 0 0, L_0x7fc746f04120;  1 drivers
v0x7fc746dad6a0_0 .net *"_ivl_8", 0 0, L_0x7fc746f04210;  1 drivers
v0x7fc746dad750_0 .net *"_ivl_9", 0 0, L_0x7fc746f042b0;  1 drivers
S_0x7fc746dac530 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746dac370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f04730 .functor XOR 1, L_0x7fc746f04890, L_0x7fc746f04980, C4<0>, C4<0>;
L_0x7fc746f047a0 .functor AND 1, L_0x7fc746f04890, L_0x7fc746f04980, C4<1>, C4<1>;
v0x7fc746dac780_0 .net "a", 0 0, L_0x7fc746f04890;  1 drivers
v0x7fc746dac830_0 .net "b", 0 0, L_0x7fc746f04980;  1 drivers
v0x7fc746dac8d0_0 .net "c", 0 0, L_0x7fc746f047a0;  1 drivers
v0x7fc746dac960_0 .net "s", 0 0, L_0x7fc746f04730;  1 drivers
S_0x7fc746daca00 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746dac370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f04c20 .functor XOR 1, L_0x7fc746f04d40, L_0x7fc746f04e60, C4<0>, C4<0>;
L_0x7fc746f04c90 .functor AND 1, L_0x7fc746f04d40, L_0x7fc746f04e60, C4<1>, C4<1>;
v0x7fc746dacc30_0 .net "a", 0 0, L_0x7fc746f04d40;  1 drivers
v0x7fc746daccd0_0 .net "b", 0 0, L_0x7fc746f04e60;  1 drivers
v0x7fc746dacd70_0 .net "c", 0 0, L_0x7fc746f04c90;  1 drivers
v0x7fc746dace20_0 .net "s", 0 0, L_0x7fc746f04c20;  1 drivers
S_0x7fc746dadaf0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746daa3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746dadcb0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746daf2d0_0 .net "a", 1 0, L_0x7fc746f06630;  1 drivers
v0x7fc746daf390_0 .net "b", 1 0, L_0x7fc746f066d0;  1 drivers
v0x7fc746daf430_0 .net "c", 3 0, L_0x7fc746f064d0;  alias, 1 drivers
v0x7fc746daf4c0_0 .net "temp", 3 0, L_0x7fc746f05f80;  1 drivers
L_0x7fc746f05290 .part L_0x7fc746f06630, 0, 1;
L_0x7fc746f05330 .part L_0x7fc746f066d0, 0, 1;
L_0x7fc746f054c0 .part L_0x7fc746f06630, 1, 1;
L_0x7fc746f055a0 .part L_0x7fc746f066d0, 0, 1;
L_0x7fc746f05770 .part L_0x7fc746f06630, 0, 1;
L_0x7fc746f05810 .part L_0x7fc746f066d0, 1, 1;
L_0x7fc746f059a0 .part L_0x7fc746f06630, 1, 1;
L_0x7fc746f05ac0 .part L_0x7fc746f066d0, 1, 1;
L_0x7fc746f05df0 .part L_0x7fc746f05f80, 0, 1;
L_0x7fc746f05ee0 .part L_0x7fc746f05f80, 1, 1;
L_0x7fc746f05f80 .concat8 [ 1 1 1 1], L_0x7fc746f05680, L_0x7fc746f058b0, L_0x7fc746f05be0, L_0x7fc746f05d00;
L_0x7fc746f062a0 .part L_0x7fc746f05f80, 2, 1;
L_0x7fc746f063c0 .part L_0x7fc746f05f80, 3, 1;
L_0x7fc746f064d0 .concat8 [ 1 1 1 1], L_0x7fc746f053d0, L_0x7fc746f05c90, L_0x7fc746f06180, L_0x7fc746f061f0;
S_0x7fc746dade40 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746dadaf0;
 .timescale -9 -12;
L_0x7fc746f053d0 .functor AND 1, L_0x7fc746f05290, L_0x7fc746f05330, C4<1>, C4<1>;
L_0x7fc746f05680 .functor AND 1, L_0x7fc746f054c0, L_0x7fc746f055a0, C4<1>, C4<1>;
L_0x7fc746f058b0 .functor AND 1, L_0x7fc746f05770, L_0x7fc746f05810, C4<1>, C4<1>;
L_0x7fc746f05be0 .functor AND 1, L_0x7fc746f059a0, L_0x7fc746f05ac0, C4<1>, C4<1>;
v0x7fc746dae9f0_0 .net *"_ivl_0", 0 0, L_0x7fc746f05290;  1 drivers
v0x7fc746daeab0_0 .net *"_ivl_1", 0 0, L_0x7fc746f05330;  1 drivers
v0x7fc746daeb50_0 .net *"_ivl_10", 0 0, L_0x7fc746f058b0;  1 drivers
v0x7fc746daec00_0 .net *"_ivl_12", 0 0, L_0x7fc746f059a0;  1 drivers
v0x7fc746daecb0_0 .net *"_ivl_13", 0 0, L_0x7fc746f05ac0;  1 drivers
v0x7fc746daeda0_0 .net *"_ivl_14", 0 0, L_0x7fc746f05be0;  1 drivers
v0x7fc746daee50_0 .net *"_ivl_2", 0 0, L_0x7fc746f053d0;  1 drivers
v0x7fc746daef00_0 .net *"_ivl_4", 0 0, L_0x7fc746f054c0;  1 drivers
v0x7fc746daefb0_0 .net *"_ivl_5", 0 0, L_0x7fc746f055a0;  1 drivers
v0x7fc746daf0c0_0 .net *"_ivl_6", 0 0, L_0x7fc746f05680;  1 drivers
v0x7fc746daf170_0 .net *"_ivl_8", 0 0, L_0x7fc746f05770;  1 drivers
v0x7fc746daf220_0 .net *"_ivl_9", 0 0, L_0x7fc746f05810;  1 drivers
S_0x7fc746dae000 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746dade40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f05c90 .functor XOR 1, L_0x7fc746f05df0, L_0x7fc746f05ee0, C4<0>, C4<0>;
L_0x7fc746f05d00 .functor AND 1, L_0x7fc746f05df0, L_0x7fc746f05ee0, C4<1>, C4<1>;
v0x7fc746dae250_0 .net "a", 0 0, L_0x7fc746f05df0;  1 drivers
v0x7fc746dae300_0 .net "b", 0 0, L_0x7fc746f05ee0;  1 drivers
v0x7fc746dae3a0_0 .net "c", 0 0, L_0x7fc746f05d00;  1 drivers
v0x7fc746dae430_0 .net "s", 0 0, L_0x7fc746f05c90;  1 drivers
S_0x7fc746dae4d0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746dade40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f06180 .functor XOR 1, L_0x7fc746f062a0, L_0x7fc746f063c0, C4<0>, C4<0>;
L_0x7fc746f061f0 .functor AND 1, L_0x7fc746f062a0, L_0x7fc746f063c0, C4<1>, C4<1>;
v0x7fc746dae700_0 .net "a", 0 0, L_0x7fc746f062a0;  1 drivers
v0x7fc746dae7a0_0 .net "b", 0 0, L_0x7fc746f063c0;  1 drivers
v0x7fc746dae840_0 .net "c", 0 0, L_0x7fc746f061f0;  1 drivers
v0x7fc746dae8f0_0 .net "s", 0 0, L_0x7fc746f06180;  1 drivers
S_0x7fc746daf5c0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746daa3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746daf780 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746db0d90_0 .net "a", 1 0, L_0x7fc746f07b10;  1 drivers
v0x7fc746db0e50_0 .net "b", 1 0, L_0x7fc746f07c30;  1 drivers
v0x7fc746db0ef0_0 .net "c", 3 0, L_0x7fc746f079b0;  alias, 1 drivers
v0x7fc746db0f80_0 .net "temp", 3 0, L_0x7fc746f07460;  1 drivers
L_0x7fc746f06770 .part L_0x7fc746f07b10, 0, 1;
L_0x7fc746f06810 .part L_0x7fc746f07c30, 0, 1;
L_0x7fc746f069a0 .part L_0x7fc746f07b10, 1, 1;
L_0x7fc746f06a80 .part L_0x7fc746f07c30, 0, 1;
L_0x7fc746f06c50 .part L_0x7fc746f07b10, 0, 1;
L_0x7fc746f06cf0 .part L_0x7fc746f07c30, 1, 1;
L_0x7fc746f06e80 .part L_0x7fc746f07b10, 1, 1;
L_0x7fc746f06fa0 .part L_0x7fc746f07c30, 1, 1;
L_0x7fc746f072d0 .part L_0x7fc746f07460, 0, 1;
L_0x7fc746f073c0 .part L_0x7fc746f07460, 1, 1;
L_0x7fc746f07460 .concat8 [ 1 1 1 1], L_0x7fc746f06b60, L_0x7fc746f06d90, L_0x7fc746f070c0, L_0x7fc746f071e0;
L_0x7fc746f07780 .part L_0x7fc746f07460, 2, 1;
L_0x7fc746f078a0 .part L_0x7fc746f07460, 3, 1;
L_0x7fc746f079b0 .concat8 [ 1 1 1 1], L_0x7fc746f068b0, L_0x7fc746f07170, L_0x7fc746f07660, L_0x7fc746f076d0;
S_0x7fc746daf8f0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746daf5c0;
 .timescale -9 -12;
L_0x7fc746f068b0 .functor AND 1, L_0x7fc746f06770, L_0x7fc746f06810, C4<1>, C4<1>;
L_0x7fc746f06b60 .functor AND 1, L_0x7fc746f069a0, L_0x7fc746f06a80, C4<1>, C4<1>;
L_0x7fc746f06d90 .functor AND 1, L_0x7fc746f06c50, L_0x7fc746f06cf0, C4<1>, C4<1>;
L_0x7fc746f070c0 .functor AND 1, L_0x7fc746f06e80, L_0x7fc746f06fa0, C4<1>, C4<1>;
v0x7fc746db04b0_0 .net *"_ivl_0", 0 0, L_0x7fc746f06770;  1 drivers
v0x7fc746db0570_0 .net *"_ivl_1", 0 0, L_0x7fc746f06810;  1 drivers
v0x7fc746db0610_0 .net *"_ivl_10", 0 0, L_0x7fc746f06d90;  1 drivers
v0x7fc746db06c0_0 .net *"_ivl_12", 0 0, L_0x7fc746f06e80;  1 drivers
v0x7fc746db0770_0 .net *"_ivl_13", 0 0, L_0x7fc746f06fa0;  1 drivers
v0x7fc746db0860_0 .net *"_ivl_14", 0 0, L_0x7fc746f070c0;  1 drivers
v0x7fc746db0910_0 .net *"_ivl_2", 0 0, L_0x7fc746f068b0;  1 drivers
v0x7fc746db09c0_0 .net *"_ivl_4", 0 0, L_0x7fc746f069a0;  1 drivers
v0x7fc746db0a70_0 .net *"_ivl_5", 0 0, L_0x7fc746f06a80;  1 drivers
v0x7fc746db0b80_0 .net *"_ivl_6", 0 0, L_0x7fc746f06b60;  1 drivers
v0x7fc746db0c30_0 .net *"_ivl_8", 0 0, L_0x7fc746f06c50;  1 drivers
v0x7fc746db0ce0_0 .net *"_ivl_9", 0 0, L_0x7fc746f06cf0;  1 drivers
S_0x7fc746dafac0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746daf8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f07170 .functor XOR 1, L_0x7fc746f072d0, L_0x7fc746f073c0, C4<0>, C4<0>;
L_0x7fc746f071e0 .functor AND 1, L_0x7fc746f072d0, L_0x7fc746f073c0, C4<1>, C4<1>;
v0x7fc746dafd10_0 .net "a", 0 0, L_0x7fc746f072d0;  1 drivers
v0x7fc746dafdc0_0 .net "b", 0 0, L_0x7fc746f073c0;  1 drivers
v0x7fc746dafe60_0 .net "c", 0 0, L_0x7fc746f071e0;  1 drivers
v0x7fc746dafef0_0 .net "s", 0 0, L_0x7fc746f07170;  1 drivers
S_0x7fc746daff90 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746daf8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f07660 .functor XOR 1, L_0x7fc746f07780, L_0x7fc746f078a0, C4<0>, C4<0>;
L_0x7fc746f076d0 .functor AND 1, L_0x7fc746f07780, L_0x7fc746f078a0, C4<1>, C4<1>;
v0x7fc746db01c0_0 .net "a", 0 0, L_0x7fc746f07780;  1 drivers
v0x7fc746db0260_0 .net "b", 0 0, L_0x7fc746f078a0;  1 drivers
v0x7fc746db0300_0 .net "c", 0 0, L_0x7fc746f076d0;  1 drivers
v0x7fc746db03b0_0 .net "s", 0 0, L_0x7fc746f07660;  1 drivers
S_0x7fc746db1fe0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746da9f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746db21b0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746db94b0_0 .net "a", 3 0, L_0x7fc746f0e9f0;  1 drivers
v0x7fc746db9570_0 .net "b", 3 0, L_0x7fc746f0ead0;  1 drivers
v0x7fc746db9610_0 .net "c", 7 0, L_0x7fc746f0e860;  alias, 1 drivers
v0x7fc746db96c0_0 .net "concat1", 3 0, L_0x7fc746f0dfb0;  1 drivers
v0x7fc746db9770_0 .net "concat2", 5 0, L_0x7fc746f0e190;  1 drivers
v0x7fc746db9860_0 .net "concat3", 5 0, L_0x7fc746f0e230;  1 drivers
v0x7fc746db9910_0 .net "concat4", 5 0, L_0x7fc746f0e4b0;  1 drivers
v0x7fc746db99c0_0 .net "mul_00", 3 0, L_0x7fc746f09c00;  1 drivers
v0x7fc746db9a60_0 .net "mul_01", 3 0, L_0x7fc746f0c640;  1 drivers
v0x7fc746db9b90_0 .net "mul_10", 3 0, L_0x7fc746f0b0e0;  1 drivers
v0x7fc746db9c20_0 .net "mul_11", 3 0, L_0x7fc746f0db20;  1 drivers
v0x7fc746db9cb0_0 .net "sum_temp1", 3 0, L_0x7fc746f0e050;  1 drivers
v0x7fc746db9d50_0 .net "sum_temp2", 5 0, L_0x7fc746f0e310;  1 drivers
v0x7fc746db9e00_0 .net "sum_temp3", 5 0, L_0x7fc746f0e590;  1 drivers
L_0x7fc746f09d60 .part L_0x7fc746f0e9f0, 0, 2;
L_0x7fc746f09e00 .part L_0x7fc746f0ead0, 0, 2;
L_0x7fc746f0b240 .part L_0x7fc746f0e9f0, 2, 2;
L_0x7fc746f0b320 .part L_0x7fc746f0ead0, 0, 2;
L_0x7fc746f0c7a0 .part L_0x7fc746f0e9f0, 0, 2;
L_0x7fc746f0c840 .part L_0x7fc746f0ead0, 2, 2;
L_0x7fc746f0dc80 .part L_0x7fc746f0e9f0, 2, 2;
L_0x7fc746f0dda0 .part L_0x7fc746f0ead0, 2, 2;
L_0x7fc746f0dec0 .part L_0x7fc746f09c00, 2, 2;
L_0x7fc746f0e050 .arith/sum 4, L_0x7fc746f0b0e0, L_0x7fc746f0dfb0;
L_0x7fc746f0e310 .arith/sum 6, L_0x7fc746f0e190, L_0x7fc746f0e230;
L_0x7fc746f0e590 .arith/sum 6, L_0x7fc746f0e4b0, L_0x7fc746f0e310;
L_0x7fc746f0e6d0 .part L_0x7fc746f09c00, 0, 2;
L_0x7fc746f0e860 .concat8 [ 2 6 0 0], L_0x7fc746f0e6d0, L_0x7fc746f0e940;
S_0x7fc746db2320 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746db1fe0;
 .timescale -9 -12;
L_0x7fc746f0e940 .functor BUFZ 6, L_0x7fc746f0e590, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746db8fa0_0 .net *"_ivl_10", 1 0, L_0x7fc746f0dec0;  1 drivers
L_0x7fc746e03bf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746db9060_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e03bf0;  1 drivers
L_0x7fc746e03c38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746db9100_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e03c38;  1 drivers
L_0x7fc746e03c80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746db91b0_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e03c80;  1 drivers
v0x7fc746db9260_0 .net *"_ivl_25", 1 0, L_0x7fc746f0e6d0;  1 drivers
v0x7fc746db9350_0 .net *"_ivl_27", 5 0, L_0x7fc746f0e940;  1 drivers
L_0x7fc746e03ba8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746db9400_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e03ba8;  1 drivers
L_0x7fc746f0dfb0 .concat [ 2 2 0 0], L_0x7fc746f0dec0, L_0x7fc746e03ba8;
L_0x7fc746f0e190 .concat [ 4 2 0 0], L_0x7fc746f0c640, L_0x7fc746e03bf0;
L_0x7fc746f0e230 .concat [ 2 4 0 0], L_0x7fc746e03c38, L_0x7fc746f0db20;
L_0x7fc746f0e4b0 .concat [ 4 2 0 0], L_0x7fc746f0e050, L_0x7fc746e03c80;
S_0x7fc746db24e0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746db2320;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746db26b0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746db3c60_0 .net "a", 1 0, L_0x7fc746f09d60;  1 drivers
v0x7fc746db3d20_0 .net "b", 1 0, L_0x7fc746f09e00;  1 drivers
v0x7fc746db3dc0_0 .net "c", 3 0, L_0x7fc746f09c00;  alias, 1 drivers
v0x7fc746db3e50_0 .net "temp", 3 0, L_0x7fc746f096b0;  1 drivers
L_0x7fc746f089c0 .part L_0x7fc746f09d60, 0, 1;
L_0x7fc746f08a60 .part L_0x7fc746f09e00, 0, 1;
L_0x7fc746f08bf0 .part L_0x7fc746f09d60, 1, 1;
L_0x7fc746f08cd0 .part L_0x7fc746f09e00, 0, 1;
L_0x7fc746f08ea0 .part L_0x7fc746f09d60, 0, 1;
L_0x7fc746f08f40 .part L_0x7fc746f09e00, 1, 1;
L_0x7fc746f090d0 .part L_0x7fc746f09d60, 1, 1;
L_0x7fc746f091f0 .part L_0x7fc746f09e00, 1, 1;
L_0x7fc746f09520 .part L_0x7fc746f096b0, 0, 1;
L_0x7fc746f09610 .part L_0x7fc746f096b0, 1, 1;
L_0x7fc746f096b0 .concat8 [ 1 1 1 1], L_0x7fc746f08db0, L_0x7fc746f08fe0, L_0x7fc746f09310, L_0x7fc746f09430;
L_0x7fc746f099d0 .part L_0x7fc746f096b0, 2, 1;
L_0x7fc746f09af0 .part L_0x7fc746f096b0, 3, 1;
L_0x7fc746f09c00 .concat8 [ 1 1 1 1], L_0x7fc746f08b00, L_0x7fc746f093c0, L_0x7fc746f098b0, L_0x7fc746f09920;
S_0x7fc746db27c0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746db24e0;
 .timescale -9 -12;
L_0x7fc746f08b00 .functor AND 1, L_0x7fc746f089c0, L_0x7fc746f08a60, C4<1>, C4<1>;
L_0x7fc746f08db0 .functor AND 1, L_0x7fc746f08bf0, L_0x7fc746f08cd0, C4<1>, C4<1>;
L_0x7fc746f08fe0 .functor AND 1, L_0x7fc746f08ea0, L_0x7fc746f08f40, C4<1>, C4<1>;
L_0x7fc746f09310 .functor AND 1, L_0x7fc746f090d0, L_0x7fc746f091f0, C4<1>, C4<1>;
v0x7fc746db3380_0 .net *"_ivl_0", 0 0, L_0x7fc746f089c0;  1 drivers
v0x7fc746db3440_0 .net *"_ivl_1", 0 0, L_0x7fc746f08a60;  1 drivers
v0x7fc746db34e0_0 .net *"_ivl_10", 0 0, L_0x7fc746f08fe0;  1 drivers
v0x7fc746db3590_0 .net *"_ivl_12", 0 0, L_0x7fc746f090d0;  1 drivers
v0x7fc746db3640_0 .net *"_ivl_13", 0 0, L_0x7fc746f091f0;  1 drivers
v0x7fc746db3730_0 .net *"_ivl_14", 0 0, L_0x7fc746f09310;  1 drivers
v0x7fc746db37e0_0 .net *"_ivl_2", 0 0, L_0x7fc746f08b00;  1 drivers
v0x7fc746db3890_0 .net *"_ivl_4", 0 0, L_0x7fc746f08bf0;  1 drivers
v0x7fc746db3940_0 .net *"_ivl_5", 0 0, L_0x7fc746f08cd0;  1 drivers
v0x7fc746db3a50_0 .net *"_ivl_6", 0 0, L_0x7fc746f08db0;  1 drivers
v0x7fc746db3b00_0 .net *"_ivl_8", 0 0, L_0x7fc746f08ea0;  1 drivers
v0x7fc746db3bb0_0 .net *"_ivl_9", 0 0, L_0x7fc746f08f40;  1 drivers
S_0x7fc746db2990 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746db27c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f093c0 .functor XOR 1, L_0x7fc746f09520, L_0x7fc746f09610, C4<0>, C4<0>;
L_0x7fc746f09430 .functor AND 1, L_0x7fc746f09520, L_0x7fc746f09610, C4<1>, C4<1>;
v0x7fc746db2be0_0 .net "a", 0 0, L_0x7fc746f09520;  1 drivers
v0x7fc746db2c90_0 .net "b", 0 0, L_0x7fc746f09610;  1 drivers
v0x7fc746db2d30_0 .net "c", 0 0, L_0x7fc746f09430;  1 drivers
v0x7fc746db2dc0_0 .net "s", 0 0, L_0x7fc746f093c0;  1 drivers
S_0x7fc746db2e60 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746db27c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f098b0 .functor XOR 1, L_0x7fc746f099d0, L_0x7fc746f09af0, C4<0>, C4<0>;
L_0x7fc746f09920 .functor AND 1, L_0x7fc746f099d0, L_0x7fc746f09af0, C4<1>, C4<1>;
v0x7fc746db3090_0 .net "a", 0 0, L_0x7fc746f099d0;  1 drivers
v0x7fc746db3130_0 .net "b", 0 0, L_0x7fc746f09af0;  1 drivers
v0x7fc746db31d0_0 .net "c", 0 0, L_0x7fc746f09920;  1 drivers
v0x7fc746db3280_0 .net "s", 0 0, L_0x7fc746f098b0;  1 drivers
S_0x7fc746db3f50 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746db2320;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746db4120 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746db5720_0 .net "a", 1 0, L_0x7fc746f0b240;  1 drivers
v0x7fc746db57e0_0 .net "b", 1 0, L_0x7fc746f0b320;  1 drivers
v0x7fc746db5880_0 .net "c", 3 0, L_0x7fc746f0b0e0;  alias, 1 drivers
v0x7fc746db5910_0 .net "temp", 3 0, L_0x7fc746f0ab90;  1 drivers
L_0x7fc746f09ea0 .part L_0x7fc746f0b240, 0, 1;
L_0x7fc746f09f40 .part L_0x7fc746f0b320, 0, 1;
L_0x7fc746f0a0d0 .part L_0x7fc746f0b240, 1, 1;
L_0x7fc746f0a1b0 .part L_0x7fc746f0b320, 0, 1;
L_0x7fc746f0a380 .part L_0x7fc746f0b240, 0, 1;
L_0x7fc746f0a420 .part L_0x7fc746f0b320, 1, 1;
L_0x7fc746f0a5b0 .part L_0x7fc746f0b240, 1, 1;
L_0x7fc746f0a6d0 .part L_0x7fc746f0b320, 1, 1;
L_0x7fc746f0aa00 .part L_0x7fc746f0ab90, 0, 1;
L_0x7fc746f0aaf0 .part L_0x7fc746f0ab90, 1, 1;
L_0x7fc746f0ab90 .concat8 [ 1 1 1 1], L_0x7fc746f0a290, L_0x7fc746f0a4c0, L_0x7fc746f0a7f0, L_0x7fc746f0a910;
L_0x7fc746f0aeb0 .part L_0x7fc746f0ab90, 2, 1;
L_0x7fc746f0afd0 .part L_0x7fc746f0ab90, 3, 1;
L_0x7fc746f0b0e0 .concat8 [ 1 1 1 1], L_0x7fc746f09fe0, L_0x7fc746f0a8a0, L_0x7fc746f0ad90, L_0x7fc746f0ae00;
S_0x7fc746db4290 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746db3f50;
 .timescale -9 -12;
L_0x7fc746f09fe0 .functor AND 1, L_0x7fc746f09ea0, L_0x7fc746f09f40, C4<1>, C4<1>;
L_0x7fc746f0a290 .functor AND 1, L_0x7fc746f0a0d0, L_0x7fc746f0a1b0, C4<1>, C4<1>;
L_0x7fc746f0a4c0 .functor AND 1, L_0x7fc746f0a380, L_0x7fc746f0a420, C4<1>, C4<1>;
L_0x7fc746f0a7f0 .functor AND 1, L_0x7fc746f0a5b0, L_0x7fc746f0a6d0, C4<1>, C4<1>;
v0x7fc746db4e40_0 .net *"_ivl_0", 0 0, L_0x7fc746f09ea0;  1 drivers
v0x7fc746db4f00_0 .net *"_ivl_1", 0 0, L_0x7fc746f09f40;  1 drivers
v0x7fc746db4fa0_0 .net *"_ivl_10", 0 0, L_0x7fc746f0a4c0;  1 drivers
v0x7fc746db5050_0 .net *"_ivl_12", 0 0, L_0x7fc746f0a5b0;  1 drivers
v0x7fc746db5100_0 .net *"_ivl_13", 0 0, L_0x7fc746f0a6d0;  1 drivers
v0x7fc746db51f0_0 .net *"_ivl_14", 0 0, L_0x7fc746f0a7f0;  1 drivers
v0x7fc746db52a0_0 .net *"_ivl_2", 0 0, L_0x7fc746f09fe0;  1 drivers
v0x7fc746db5350_0 .net *"_ivl_4", 0 0, L_0x7fc746f0a0d0;  1 drivers
v0x7fc746db5400_0 .net *"_ivl_5", 0 0, L_0x7fc746f0a1b0;  1 drivers
v0x7fc746db5510_0 .net *"_ivl_6", 0 0, L_0x7fc746f0a290;  1 drivers
v0x7fc746db55c0_0 .net *"_ivl_8", 0 0, L_0x7fc746f0a380;  1 drivers
v0x7fc746db5670_0 .net *"_ivl_9", 0 0, L_0x7fc746f0a420;  1 drivers
S_0x7fc746db4450 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746db4290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f0a8a0 .functor XOR 1, L_0x7fc746f0aa00, L_0x7fc746f0aaf0, C4<0>, C4<0>;
L_0x7fc746f0a910 .functor AND 1, L_0x7fc746f0aa00, L_0x7fc746f0aaf0, C4<1>, C4<1>;
v0x7fc746db46a0_0 .net "a", 0 0, L_0x7fc746f0aa00;  1 drivers
v0x7fc746db4750_0 .net "b", 0 0, L_0x7fc746f0aaf0;  1 drivers
v0x7fc746db47f0_0 .net "c", 0 0, L_0x7fc746f0a910;  1 drivers
v0x7fc746db4880_0 .net "s", 0 0, L_0x7fc746f0a8a0;  1 drivers
S_0x7fc746db4920 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746db4290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f0ad90 .functor XOR 1, L_0x7fc746f0aeb0, L_0x7fc746f0afd0, C4<0>, C4<0>;
L_0x7fc746f0ae00 .functor AND 1, L_0x7fc746f0aeb0, L_0x7fc746f0afd0, C4<1>, C4<1>;
v0x7fc746db4b50_0 .net "a", 0 0, L_0x7fc746f0aeb0;  1 drivers
v0x7fc746db4bf0_0 .net "b", 0 0, L_0x7fc746f0afd0;  1 drivers
v0x7fc746db4c90_0 .net "c", 0 0, L_0x7fc746f0ae00;  1 drivers
v0x7fc746db4d40_0 .net "s", 0 0, L_0x7fc746f0ad90;  1 drivers
S_0x7fc746db5a10 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746db2320;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746db5bd0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746db71f0_0 .net "a", 1 0, L_0x7fc746f0c7a0;  1 drivers
v0x7fc746db72b0_0 .net "b", 1 0, L_0x7fc746f0c840;  1 drivers
v0x7fc746db7350_0 .net "c", 3 0, L_0x7fc746f0c640;  alias, 1 drivers
v0x7fc746db73e0_0 .net "temp", 3 0, L_0x7fc746f0c0f0;  1 drivers
L_0x7fc746f0b400 .part L_0x7fc746f0c7a0, 0, 1;
L_0x7fc746f0b4a0 .part L_0x7fc746f0c840, 0, 1;
L_0x7fc746f0b630 .part L_0x7fc746f0c7a0, 1, 1;
L_0x7fc746f0b710 .part L_0x7fc746f0c840, 0, 1;
L_0x7fc746f0b8e0 .part L_0x7fc746f0c7a0, 0, 1;
L_0x7fc746f0b980 .part L_0x7fc746f0c840, 1, 1;
L_0x7fc746f0bb10 .part L_0x7fc746f0c7a0, 1, 1;
L_0x7fc746f0bc30 .part L_0x7fc746f0c840, 1, 1;
L_0x7fc746f0bf60 .part L_0x7fc746f0c0f0, 0, 1;
L_0x7fc746f0c050 .part L_0x7fc746f0c0f0, 1, 1;
L_0x7fc746f0c0f0 .concat8 [ 1 1 1 1], L_0x7fc746f0b7f0, L_0x7fc746f0ba20, L_0x7fc746f0bd50, L_0x7fc746f0be70;
L_0x7fc746f0c410 .part L_0x7fc746f0c0f0, 2, 1;
L_0x7fc746f0c530 .part L_0x7fc746f0c0f0, 3, 1;
L_0x7fc746f0c640 .concat8 [ 1 1 1 1], L_0x7fc746f0b540, L_0x7fc746f0be00, L_0x7fc746f0c2f0, L_0x7fc746f0c360;
S_0x7fc746db5d60 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746db5a10;
 .timescale -9 -12;
L_0x7fc746f0b540 .functor AND 1, L_0x7fc746f0b400, L_0x7fc746f0b4a0, C4<1>, C4<1>;
L_0x7fc746f0b7f0 .functor AND 1, L_0x7fc746f0b630, L_0x7fc746f0b710, C4<1>, C4<1>;
L_0x7fc746f0ba20 .functor AND 1, L_0x7fc746f0b8e0, L_0x7fc746f0b980, C4<1>, C4<1>;
L_0x7fc746f0bd50 .functor AND 1, L_0x7fc746f0bb10, L_0x7fc746f0bc30, C4<1>, C4<1>;
v0x7fc746db6910_0 .net *"_ivl_0", 0 0, L_0x7fc746f0b400;  1 drivers
v0x7fc746db69d0_0 .net *"_ivl_1", 0 0, L_0x7fc746f0b4a0;  1 drivers
v0x7fc746db6a70_0 .net *"_ivl_10", 0 0, L_0x7fc746f0ba20;  1 drivers
v0x7fc746db6b20_0 .net *"_ivl_12", 0 0, L_0x7fc746f0bb10;  1 drivers
v0x7fc746db6bd0_0 .net *"_ivl_13", 0 0, L_0x7fc746f0bc30;  1 drivers
v0x7fc746db6cc0_0 .net *"_ivl_14", 0 0, L_0x7fc746f0bd50;  1 drivers
v0x7fc746db6d70_0 .net *"_ivl_2", 0 0, L_0x7fc746f0b540;  1 drivers
v0x7fc746db6e20_0 .net *"_ivl_4", 0 0, L_0x7fc746f0b630;  1 drivers
v0x7fc746db6ed0_0 .net *"_ivl_5", 0 0, L_0x7fc746f0b710;  1 drivers
v0x7fc746db6fe0_0 .net *"_ivl_6", 0 0, L_0x7fc746f0b7f0;  1 drivers
v0x7fc746db7090_0 .net *"_ivl_8", 0 0, L_0x7fc746f0b8e0;  1 drivers
v0x7fc746db7140_0 .net *"_ivl_9", 0 0, L_0x7fc746f0b980;  1 drivers
S_0x7fc746db5f20 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746db5d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f0be00 .functor XOR 1, L_0x7fc746f0bf60, L_0x7fc746f0c050, C4<0>, C4<0>;
L_0x7fc746f0be70 .functor AND 1, L_0x7fc746f0bf60, L_0x7fc746f0c050, C4<1>, C4<1>;
v0x7fc746db6170_0 .net "a", 0 0, L_0x7fc746f0bf60;  1 drivers
v0x7fc746db6220_0 .net "b", 0 0, L_0x7fc746f0c050;  1 drivers
v0x7fc746db62c0_0 .net "c", 0 0, L_0x7fc746f0be70;  1 drivers
v0x7fc746db6350_0 .net "s", 0 0, L_0x7fc746f0be00;  1 drivers
S_0x7fc746db63f0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746db5d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f0c2f0 .functor XOR 1, L_0x7fc746f0c410, L_0x7fc746f0c530, C4<0>, C4<0>;
L_0x7fc746f0c360 .functor AND 1, L_0x7fc746f0c410, L_0x7fc746f0c530, C4<1>, C4<1>;
v0x7fc746db6620_0 .net "a", 0 0, L_0x7fc746f0c410;  1 drivers
v0x7fc746db66c0_0 .net "b", 0 0, L_0x7fc746f0c530;  1 drivers
v0x7fc746db6760_0 .net "c", 0 0, L_0x7fc746f0c360;  1 drivers
v0x7fc746db6810_0 .net "s", 0 0, L_0x7fc746f0c2f0;  1 drivers
S_0x7fc746db74e0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746db2320;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746db76a0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746db8cb0_0 .net "a", 1 0, L_0x7fc746f0dc80;  1 drivers
v0x7fc746db8d70_0 .net "b", 1 0, L_0x7fc746f0dda0;  1 drivers
v0x7fc746db8e10_0 .net "c", 3 0, L_0x7fc746f0db20;  alias, 1 drivers
v0x7fc746db8ea0_0 .net "temp", 3 0, L_0x7fc746f0d5d0;  1 drivers
L_0x7fc746f0c8e0 .part L_0x7fc746f0dc80, 0, 1;
L_0x7fc746f0c980 .part L_0x7fc746f0dda0, 0, 1;
L_0x7fc746f0cb10 .part L_0x7fc746f0dc80, 1, 1;
L_0x7fc746f0cbf0 .part L_0x7fc746f0dda0, 0, 1;
L_0x7fc746f0cdc0 .part L_0x7fc746f0dc80, 0, 1;
L_0x7fc746f0ce60 .part L_0x7fc746f0dda0, 1, 1;
L_0x7fc746f0cff0 .part L_0x7fc746f0dc80, 1, 1;
L_0x7fc746f0d110 .part L_0x7fc746f0dda0, 1, 1;
L_0x7fc746f0d440 .part L_0x7fc746f0d5d0, 0, 1;
L_0x7fc746f0d530 .part L_0x7fc746f0d5d0, 1, 1;
L_0x7fc746f0d5d0 .concat8 [ 1 1 1 1], L_0x7fc746f0ccd0, L_0x7fc746f0cf00, L_0x7fc746f0d230, L_0x7fc746f0d350;
L_0x7fc746f0d8f0 .part L_0x7fc746f0d5d0, 2, 1;
L_0x7fc746f0da10 .part L_0x7fc746f0d5d0, 3, 1;
L_0x7fc746f0db20 .concat8 [ 1 1 1 1], L_0x7fc746f0ca20, L_0x7fc746f0d2e0, L_0x7fc746f0d7d0, L_0x7fc746f0d840;
S_0x7fc746db7810 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746db74e0;
 .timescale -9 -12;
L_0x7fc746f0ca20 .functor AND 1, L_0x7fc746f0c8e0, L_0x7fc746f0c980, C4<1>, C4<1>;
L_0x7fc746f0ccd0 .functor AND 1, L_0x7fc746f0cb10, L_0x7fc746f0cbf0, C4<1>, C4<1>;
L_0x7fc746f0cf00 .functor AND 1, L_0x7fc746f0cdc0, L_0x7fc746f0ce60, C4<1>, C4<1>;
L_0x7fc746f0d230 .functor AND 1, L_0x7fc746f0cff0, L_0x7fc746f0d110, C4<1>, C4<1>;
v0x7fc746db83d0_0 .net *"_ivl_0", 0 0, L_0x7fc746f0c8e0;  1 drivers
v0x7fc746db8490_0 .net *"_ivl_1", 0 0, L_0x7fc746f0c980;  1 drivers
v0x7fc746db8530_0 .net *"_ivl_10", 0 0, L_0x7fc746f0cf00;  1 drivers
v0x7fc746db85e0_0 .net *"_ivl_12", 0 0, L_0x7fc746f0cff0;  1 drivers
v0x7fc746db8690_0 .net *"_ivl_13", 0 0, L_0x7fc746f0d110;  1 drivers
v0x7fc746db8780_0 .net *"_ivl_14", 0 0, L_0x7fc746f0d230;  1 drivers
v0x7fc746db8830_0 .net *"_ivl_2", 0 0, L_0x7fc746f0ca20;  1 drivers
v0x7fc746db88e0_0 .net *"_ivl_4", 0 0, L_0x7fc746f0cb10;  1 drivers
v0x7fc746db8990_0 .net *"_ivl_5", 0 0, L_0x7fc746f0cbf0;  1 drivers
v0x7fc746db8aa0_0 .net *"_ivl_6", 0 0, L_0x7fc746f0ccd0;  1 drivers
v0x7fc746db8b50_0 .net *"_ivl_8", 0 0, L_0x7fc746f0cdc0;  1 drivers
v0x7fc746db8c00_0 .net *"_ivl_9", 0 0, L_0x7fc746f0ce60;  1 drivers
S_0x7fc746db79e0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746db7810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f0d2e0 .functor XOR 1, L_0x7fc746f0d440, L_0x7fc746f0d530, C4<0>, C4<0>;
L_0x7fc746f0d350 .functor AND 1, L_0x7fc746f0d440, L_0x7fc746f0d530, C4<1>, C4<1>;
v0x7fc746db7c30_0 .net "a", 0 0, L_0x7fc746f0d440;  1 drivers
v0x7fc746db7ce0_0 .net "b", 0 0, L_0x7fc746f0d530;  1 drivers
v0x7fc746db7d80_0 .net "c", 0 0, L_0x7fc746f0d350;  1 drivers
v0x7fc746db7e10_0 .net "s", 0 0, L_0x7fc746f0d2e0;  1 drivers
S_0x7fc746db7eb0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746db7810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f0d7d0 .functor XOR 1, L_0x7fc746f0d8f0, L_0x7fc746f0da10, C4<0>, C4<0>;
L_0x7fc746f0d840 .functor AND 1, L_0x7fc746f0d8f0, L_0x7fc746f0da10, C4<1>, C4<1>;
v0x7fc746db80e0_0 .net "a", 0 0, L_0x7fc746f0d8f0;  1 drivers
v0x7fc746db8180_0 .net "b", 0 0, L_0x7fc746f0da10;  1 drivers
v0x7fc746db8220_0 .net "c", 0 0, L_0x7fc746f0d840;  1 drivers
v0x7fc746db82d0_0 .net "s", 0 0, L_0x7fc746f0d7d0;  1 drivers
S_0x7fc746db9f00 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746da9f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746dba0c0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746dc13e0_0 .net "a", 3 0, L_0x7fc746f14be0;  1 drivers
v0x7fc746dc14a0_0 .net "b", 3 0, L_0x7fc746f14c80;  1 drivers
v0x7fc746dc1540_0 .net "c", 7 0, L_0x7fc746f14a50;  alias, 1 drivers
v0x7fc746dc15f0_0 .net "concat1", 3 0, L_0x7fc746f141a0;  1 drivers
v0x7fc746dc16a0_0 .net "concat2", 5 0, L_0x7fc746f14380;  1 drivers
v0x7fc746dc1790_0 .net "concat3", 5 0, L_0x7fc746f14420;  1 drivers
v0x7fc746dc1840_0 .net "concat4", 5 0, L_0x7fc746f146a0;  1 drivers
v0x7fc746dc18f0_0 .net "mul_00", 3 0, L_0x7fc746f0fdf0;  1 drivers
v0x7fc746dc1990_0 .net "mul_01", 3 0, L_0x7fc746f12830;  1 drivers
v0x7fc746dc1ac0_0 .net "mul_10", 3 0, L_0x7fc746f112d0;  1 drivers
v0x7fc746dc1b50_0 .net "mul_11", 3 0, L_0x7fc746f13d10;  1 drivers
v0x7fc746dc1be0_0 .net "sum_temp1", 3 0, L_0x7fc746f14240;  1 drivers
v0x7fc746dc1c80_0 .net "sum_temp2", 5 0, L_0x7fc746f14500;  1 drivers
v0x7fc746dc1d30_0 .net "sum_temp3", 5 0, L_0x7fc746f14780;  1 drivers
L_0x7fc746f0ff50 .part L_0x7fc746f14be0, 0, 2;
L_0x7fc746f0fff0 .part L_0x7fc746f14c80, 0, 2;
L_0x7fc746f11430 .part L_0x7fc746f14be0, 2, 2;
L_0x7fc746f11510 .part L_0x7fc746f14c80, 0, 2;
L_0x7fc746f12990 .part L_0x7fc746f14be0, 0, 2;
L_0x7fc746f12a30 .part L_0x7fc746f14c80, 2, 2;
L_0x7fc746f13e70 .part L_0x7fc746f14be0, 2, 2;
L_0x7fc746f13f90 .part L_0x7fc746f14c80, 2, 2;
L_0x7fc746f140b0 .part L_0x7fc746f0fdf0, 2, 2;
L_0x7fc746f14240 .arith/sum 4, L_0x7fc746f112d0, L_0x7fc746f141a0;
L_0x7fc746f14500 .arith/sum 6, L_0x7fc746f14380, L_0x7fc746f14420;
L_0x7fc746f14780 .arith/sum 6, L_0x7fc746f146a0, L_0x7fc746f14500;
L_0x7fc746f148c0 .part L_0x7fc746f0fdf0, 0, 2;
L_0x7fc746f14a50 .concat8 [ 2 6 0 0], L_0x7fc746f148c0, L_0x7fc746f14b30;
S_0x7fc746dba250 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746db9f00;
 .timescale -9 -12;
L_0x7fc746f14b30 .functor BUFZ 6, L_0x7fc746f14780, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746dc0ed0_0 .net *"_ivl_10", 1 0, L_0x7fc746f140b0;  1 drivers
L_0x7fc746e03d10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746dc0f90_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e03d10;  1 drivers
L_0x7fc746e03d58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746dc1030_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e03d58;  1 drivers
L_0x7fc746e03da0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746dc10e0_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e03da0;  1 drivers
v0x7fc746dc1190_0 .net *"_ivl_25", 1 0, L_0x7fc746f148c0;  1 drivers
v0x7fc746dc1280_0 .net *"_ivl_27", 5 0, L_0x7fc746f14b30;  1 drivers
L_0x7fc746e03cc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746dc1330_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e03cc8;  1 drivers
L_0x7fc746f141a0 .concat [ 2 2 0 0], L_0x7fc746f140b0, L_0x7fc746e03cc8;
L_0x7fc746f14380 .concat [ 4 2 0 0], L_0x7fc746f12830, L_0x7fc746e03d10;
L_0x7fc746f14420 .concat [ 2 4 0 0], L_0x7fc746e03d58, L_0x7fc746f13d10;
L_0x7fc746f146a0 .concat [ 4 2 0 0], L_0x7fc746f14240, L_0x7fc746e03da0;
S_0x7fc746dba410 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746dba250;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746dba5e0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746dbbb90_0 .net "a", 1 0, L_0x7fc746f0ff50;  1 drivers
v0x7fc746dbbc50_0 .net "b", 1 0, L_0x7fc746f0fff0;  1 drivers
v0x7fc746dbbcf0_0 .net "c", 3 0, L_0x7fc746f0fdf0;  alias, 1 drivers
v0x7fc746dbbd80_0 .net "temp", 3 0, L_0x7fc746f0f8a0;  1 drivers
L_0x7fc746f0ebb0 .part L_0x7fc746f0ff50, 0, 1;
L_0x7fc746f0ec50 .part L_0x7fc746f0fff0, 0, 1;
L_0x7fc746f0ede0 .part L_0x7fc746f0ff50, 1, 1;
L_0x7fc746f0eec0 .part L_0x7fc746f0fff0, 0, 1;
L_0x7fc746f0f090 .part L_0x7fc746f0ff50, 0, 1;
L_0x7fc746f0f130 .part L_0x7fc746f0fff0, 1, 1;
L_0x7fc746f0f2c0 .part L_0x7fc746f0ff50, 1, 1;
L_0x7fc746f0f3e0 .part L_0x7fc746f0fff0, 1, 1;
L_0x7fc746f0f710 .part L_0x7fc746f0f8a0, 0, 1;
L_0x7fc746f0f800 .part L_0x7fc746f0f8a0, 1, 1;
L_0x7fc746f0f8a0 .concat8 [ 1 1 1 1], L_0x7fc746f0efa0, L_0x7fc746f0f1d0, L_0x7fc746f0f500, L_0x7fc746f0f620;
L_0x7fc746f0fbc0 .part L_0x7fc746f0f8a0, 2, 1;
L_0x7fc746f0fce0 .part L_0x7fc746f0f8a0, 3, 1;
L_0x7fc746f0fdf0 .concat8 [ 1 1 1 1], L_0x7fc746f0ecf0, L_0x7fc746f0f5b0, L_0x7fc746f0faa0, L_0x7fc746f0fb10;
S_0x7fc746dba6f0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746dba410;
 .timescale -9 -12;
L_0x7fc746f0ecf0 .functor AND 1, L_0x7fc746f0ebb0, L_0x7fc746f0ec50, C4<1>, C4<1>;
L_0x7fc746f0efa0 .functor AND 1, L_0x7fc746f0ede0, L_0x7fc746f0eec0, C4<1>, C4<1>;
L_0x7fc746f0f1d0 .functor AND 1, L_0x7fc746f0f090, L_0x7fc746f0f130, C4<1>, C4<1>;
L_0x7fc746f0f500 .functor AND 1, L_0x7fc746f0f2c0, L_0x7fc746f0f3e0, C4<1>, C4<1>;
v0x7fc746dbb2b0_0 .net *"_ivl_0", 0 0, L_0x7fc746f0ebb0;  1 drivers
v0x7fc746dbb370_0 .net *"_ivl_1", 0 0, L_0x7fc746f0ec50;  1 drivers
v0x7fc746dbb410_0 .net *"_ivl_10", 0 0, L_0x7fc746f0f1d0;  1 drivers
v0x7fc746dbb4c0_0 .net *"_ivl_12", 0 0, L_0x7fc746f0f2c0;  1 drivers
v0x7fc746dbb570_0 .net *"_ivl_13", 0 0, L_0x7fc746f0f3e0;  1 drivers
v0x7fc746dbb660_0 .net *"_ivl_14", 0 0, L_0x7fc746f0f500;  1 drivers
v0x7fc746dbb710_0 .net *"_ivl_2", 0 0, L_0x7fc746f0ecf0;  1 drivers
v0x7fc746dbb7c0_0 .net *"_ivl_4", 0 0, L_0x7fc746f0ede0;  1 drivers
v0x7fc746dbb870_0 .net *"_ivl_5", 0 0, L_0x7fc746f0eec0;  1 drivers
v0x7fc746dbb980_0 .net *"_ivl_6", 0 0, L_0x7fc746f0efa0;  1 drivers
v0x7fc746dbba30_0 .net *"_ivl_8", 0 0, L_0x7fc746f0f090;  1 drivers
v0x7fc746dbbae0_0 .net *"_ivl_9", 0 0, L_0x7fc746f0f130;  1 drivers
S_0x7fc746dba8c0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746dba6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f0f5b0 .functor XOR 1, L_0x7fc746f0f710, L_0x7fc746f0f800, C4<0>, C4<0>;
L_0x7fc746f0f620 .functor AND 1, L_0x7fc746f0f710, L_0x7fc746f0f800, C4<1>, C4<1>;
v0x7fc746dbab10_0 .net "a", 0 0, L_0x7fc746f0f710;  1 drivers
v0x7fc746dbabc0_0 .net "b", 0 0, L_0x7fc746f0f800;  1 drivers
v0x7fc746dbac60_0 .net "c", 0 0, L_0x7fc746f0f620;  1 drivers
v0x7fc746dbacf0_0 .net "s", 0 0, L_0x7fc746f0f5b0;  1 drivers
S_0x7fc746dbad90 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746dba6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f0faa0 .functor XOR 1, L_0x7fc746f0fbc0, L_0x7fc746f0fce0, C4<0>, C4<0>;
L_0x7fc746f0fb10 .functor AND 1, L_0x7fc746f0fbc0, L_0x7fc746f0fce0, C4<1>, C4<1>;
v0x7fc746dbafc0_0 .net "a", 0 0, L_0x7fc746f0fbc0;  1 drivers
v0x7fc746dbb060_0 .net "b", 0 0, L_0x7fc746f0fce0;  1 drivers
v0x7fc746dbb100_0 .net "c", 0 0, L_0x7fc746f0fb10;  1 drivers
v0x7fc746dbb1b0_0 .net "s", 0 0, L_0x7fc746f0faa0;  1 drivers
S_0x7fc746dbbe80 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746dba250;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746dbc050 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746dbd650_0 .net "a", 1 0, L_0x7fc746f11430;  1 drivers
v0x7fc746dbd710_0 .net "b", 1 0, L_0x7fc746f11510;  1 drivers
v0x7fc746dbd7b0_0 .net "c", 3 0, L_0x7fc746f112d0;  alias, 1 drivers
v0x7fc746dbd840_0 .net "temp", 3 0, L_0x7fc746f10d80;  1 drivers
L_0x7fc746f10090 .part L_0x7fc746f11430, 0, 1;
L_0x7fc746f10130 .part L_0x7fc746f11510, 0, 1;
L_0x7fc746f102c0 .part L_0x7fc746f11430, 1, 1;
L_0x7fc746f103a0 .part L_0x7fc746f11510, 0, 1;
L_0x7fc746f10570 .part L_0x7fc746f11430, 0, 1;
L_0x7fc746f10610 .part L_0x7fc746f11510, 1, 1;
L_0x7fc746f107a0 .part L_0x7fc746f11430, 1, 1;
L_0x7fc746f108c0 .part L_0x7fc746f11510, 1, 1;
L_0x7fc746f10bf0 .part L_0x7fc746f10d80, 0, 1;
L_0x7fc746f10ce0 .part L_0x7fc746f10d80, 1, 1;
L_0x7fc746f10d80 .concat8 [ 1 1 1 1], L_0x7fc746f10480, L_0x7fc746f106b0, L_0x7fc746f109e0, L_0x7fc746f10b00;
L_0x7fc746f110a0 .part L_0x7fc746f10d80, 2, 1;
L_0x7fc746f111c0 .part L_0x7fc746f10d80, 3, 1;
L_0x7fc746f112d0 .concat8 [ 1 1 1 1], L_0x7fc746f101d0, L_0x7fc746f10a90, L_0x7fc746f10f80, L_0x7fc746f10ff0;
S_0x7fc746dbc1c0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746dbbe80;
 .timescale -9 -12;
L_0x7fc746f101d0 .functor AND 1, L_0x7fc746f10090, L_0x7fc746f10130, C4<1>, C4<1>;
L_0x7fc746f10480 .functor AND 1, L_0x7fc746f102c0, L_0x7fc746f103a0, C4<1>, C4<1>;
L_0x7fc746f106b0 .functor AND 1, L_0x7fc746f10570, L_0x7fc746f10610, C4<1>, C4<1>;
L_0x7fc746f109e0 .functor AND 1, L_0x7fc746f107a0, L_0x7fc746f108c0, C4<1>, C4<1>;
v0x7fc746dbcd70_0 .net *"_ivl_0", 0 0, L_0x7fc746f10090;  1 drivers
v0x7fc746dbce30_0 .net *"_ivl_1", 0 0, L_0x7fc746f10130;  1 drivers
v0x7fc746dbced0_0 .net *"_ivl_10", 0 0, L_0x7fc746f106b0;  1 drivers
v0x7fc746dbcf80_0 .net *"_ivl_12", 0 0, L_0x7fc746f107a0;  1 drivers
v0x7fc746dbd030_0 .net *"_ivl_13", 0 0, L_0x7fc746f108c0;  1 drivers
v0x7fc746dbd120_0 .net *"_ivl_14", 0 0, L_0x7fc746f109e0;  1 drivers
v0x7fc746dbd1d0_0 .net *"_ivl_2", 0 0, L_0x7fc746f101d0;  1 drivers
v0x7fc746dbd280_0 .net *"_ivl_4", 0 0, L_0x7fc746f102c0;  1 drivers
v0x7fc746dbd330_0 .net *"_ivl_5", 0 0, L_0x7fc746f103a0;  1 drivers
v0x7fc746dbd440_0 .net *"_ivl_6", 0 0, L_0x7fc746f10480;  1 drivers
v0x7fc746dbd4f0_0 .net *"_ivl_8", 0 0, L_0x7fc746f10570;  1 drivers
v0x7fc746dbd5a0_0 .net *"_ivl_9", 0 0, L_0x7fc746f10610;  1 drivers
S_0x7fc746dbc380 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746dbc1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f10a90 .functor XOR 1, L_0x7fc746f10bf0, L_0x7fc746f10ce0, C4<0>, C4<0>;
L_0x7fc746f10b00 .functor AND 1, L_0x7fc746f10bf0, L_0x7fc746f10ce0, C4<1>, C4<1>;
v0x7fc746dbc5d0_0 .net "a", 0 0, L_0x7fc746f10bf0;  1 drivers
v0x7fc746dbc680_0 .net "b", 0 0, L_0x7fc746f10ce0;  1 drivers
v0x7fc746dbc720_0 .net "c", 0 0, L_0x7fc746f10b00;  1 drivers
v0x7fc746dbc7b0_0 .net "s", 0 0, L_0x7fc746f10a90;  1 drivers
S_0x7fc746dbc850 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746dbc1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f10f80 .functor XOR 1, L_0x7fc746f110a0, L_0x7fc746f111c0, C4<0>, C4<0>;
L_0x7fc746f10ff0 .functor AND 1, L_0x7fc746f110a0, L_0x7fc746f111c0, C4<1>, C4<1>;
v0x7fc746dbca80_0 .net "a", 0 0, L_0x7fc746f110a0;  1 drivers
v0x7fc746dbcb20_0 .net "b", 0 0, L_0x7fc746f111c0;  1 drivers
v0x7fc746dbcbc0_0 .net "c", 0 0, L_0x7fc746f10ff0;  1 drivers
v0x7fc746dbcc70_0 .net "s", 0 0, L_0x7fc746f10f80;  1 drivers
S_0x7fc746dbd940 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746dba250;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746dbdb00 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746dbf120_0 .net "a", 1 0, L_0x7fc746f12990;  1 drivers
v0x7fc746dbf1e0_0 .net "b", 1 0, L_0x7fc746f12a30;  1 drivers
v0x7fc746dbf280_0 .net "c", 3 0, L_0x7fc746f12830;  alias, 1 drivers
v0x7fc746dbf310_0 .net "temp", 3 0, L_0x7fc746f122e0;  1 drivers
L_0x7fc746f115f0 .part L_0x7fc746f12990, 0, 1;
L_0x7fc746f11690 .part L_0x7fc746f12a30, 0, 1;
L_0x7fc746f11820 .part L_0x7fc746f12990, 1, 1;
L_0x7fc746f11900 .part L_0x7fc746f12a30, 0, 1;
L_0x7fc746f11ad0 .part L_0x7fc746f12990, 0, 1;
L_0x7fc746f11b70 .part L_0x7fc746f12a30, 1, 1;
L_0x7fc746f11d00 .part L_0x7fc746f12990, 1, 1;
L_0x7fc746f11e20 .part L_0x7fc746f12a30, 1, 1;
L_0x7fc746f12150 .part L_0x7fc746f122e0, 0, 1;
L_0x7fc746f12240 .part L_0x7fc746f122e0, 1, 1;
L_0x7fc746f122e0 .concat8 [ 1 1 1 1], L_0x7fc746f119e0, L_0x7fc746f11c10, L_0x7fc746f11f40, L_0x7fc746f12060;
L_0x7fc746f12600 .part L_0x7fc746f122e0, 2, 1;
L_0x7fc746f12720 .part L_0x7fc746f122e0, 3, 1;
L_0x7fc746f12830 .concat8 [ 1 1 1 1], L_0x7fc746f11730, L_0x7fc746f11ff0, L_0x7fc746f124e0, L_0x7fc746f12550;
S_0x7fc746dbdc90 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746dbd940;
 .timescale -9 -12;
L_0x7fc746f11730 .functor AND 1, L_0x7fc746f115f0, L_0x7fc746f11690, C4<1>, C4<1>;
L_0x7fc746f119e0 .functor AND 1, L_0x7fc746f11820, L_0x7fc746f11900, C4<1>, C4<1>;
L_0x7fc746f11c10 .functor AND 1, L_0x7fc746f11ad0, L_0x7fc746f11b70, C4<1>, C4<1>;
L_0x7fc746f11f40 .functor AND 1, L_0x7fc746f11d00, L_0x7fc746f11e20, C4<1>, C4<1>;
v0x7fc746dbe840_0 .net *"_ivl_0", 0 0, L_0x7fc746f115f0;  1 drivers
v0x7fc746dbe900_0 .net *"_ivl_1", 0 0, L_0x7fc746f11690;  1 drivers
v0x7fc746dbe9a0_0 .net *"_ivl_10", 0 0, L_0x7fc746f11c10;  1 drivers
v0x7fc746dbea50_0 .net *"_ivl_12", 0 0, L_0x7fc746f11d00;  1 drivers
v0x7fc746dbeb00_0 .net *"_ivl_13", 0 0, L_0x7fc746f11e20;  1 drivers
v0x7fc746dbebf0_0 .net *"_ivl_14", 0 0, L_0x7fc746f11f40;  1 drivers
v0x7fc746dbeca0_0 .net *"_ivl_2", 0 0, L_0x7fc746f11730;  1 drivers
v0x7fc746dbed50_0 .net *"_ivl_4", 0 0, L_0x7fc746f11820;  1 drivers
v0x7fc746dbee00_0 .net *"_ivl_5", 0 0, L_0x7fc746f11900;  1 drivers
v0x7fc746dbef10_0 .net *"_ivl_6", 0 0, L_0x7fc746f119e0;  1 drivers
v0x7fc746dbefc0_0 .net *"_ivl_8", 0 0, L_0x7fc746f11ad0;  1 drivers
v0x7fc746dbf070_0 .net *"_ivl_9", 0 0, L_0x7fc746f11b70;  1 drivers
S_0x7fc746dbde50 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746dbdc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f11ff0 .functor XOR 1, L_0x7fc746f12150, L_0x7fc746f12240, C4<0>, C4<0>;
L_0x7fc746f12060 .functor AND 1, L_0x7fc746f12150, L_0x7fc746f12240, C4<1>, C4<1>;
v0x7fc746dbe0a0_0 .net "a", 0 0, L_0x7fc746f12150;  1 drivers
v0x7fc746dbe150_0 .net "b", 0 0, L_0x7fc746f12240;  1 drivers
v0x7fc746dbe1f0_0 .net "c", 0 0, L_0x7fc746f12060;  1 drivers
v0x7fc746dbe280_0 .net "s", 0 0, L_0x7fc746f11ff0;  1 drivers
S_0x7fc746dbe320 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746dbdc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f124e0 .functor XOR 1, L_0x7fc746f12600, L_0x7fc746f12720, C4<0>, C4<0>;
L_0x7fc746f12550 .functor AND 1, L_0x7fc746f12600, L_0x7fc746f12720, C4<1>, C4<1>;
v0x7fc746dbe550_0 .net "a", 0 0, L_0x7fc746f12600;  1 drivers
v0x7fc746dbe5f0_0 .net "b", 0 0, L_0x7fc746f12720;  1 drivers
v0x7fc746dbe690_0 .net "c", 0 0, L_0x7fc746f12550;  1 drivers
v0x7fc746dbe740_0 .net "s", 0 0, L_0x7fc746f124e0;  1 drivers
S_0x7fc746dbf410 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746dba250;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746dbf5d0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746dc0be0_0 .net "a", 1 0, L_0x7fc746f13e70;  1 drivers
v0x7fc746dc0ca0_0 .net "b", 1 0, L_0x7fc746f13f90;  1 drivers
v0x7fc746dc0d40_0 .net "c", 3 0, L_0x7fc746f13d10;  alias, 1 drivers
v0x7fc746dc0dd0_0 .net "temp", 3 0, L_0x7fc746f137c0;  1 drivers
L_0x7fc746f12ad0 .part L_0x7fc746f13e70, 0, 1;
L_0x7fc746f12b70 .part L_0x7fc746f13f90, 0, 1;
L_0x7fc746f12d00 .part L_0x7fc746f13e70, 1, 1;
L_0x7fc746f12de0 .part L_0x7fc746f13f90, 0, 1;
L_0x7fc746f12fb0 .part L_0x7fc746f13e70, 0, 1;
L_0x7fc746f13050 .part L_0x7fc746f13f90, 1, 1;
L_0x7fc746f131e0 .part L_0x7fc746f13e70, 1, 1;
L_0x7fc746f13300 .part L_0x7fc746f13f90, 1, 1;
L_0x7fc746f13630 .part L_0x7fc746f137c0, 0, 1;
L_0x7fc746f13720 .part L_0x7fc746f137c0, 1, 1;
L_0x7fc746f137c0 .concat8 [ 1 1 1 1], L_0x7fc746f12ec0, L_0x7fc746f130f0, L_0x7fc746f13420, L_0x7fc746f13540;
L_0x7fc746f13ae0 .part L_0x7fc746f137c0, 2, 1;
L_0x7fc746f13c00 .part L_0x7fc746f137c0, 3, 1;
L_0x7fc746f13d10 .concat8 [ 1 1 1 1], L_0x7fc746f12c10, L_0x7fc746f134d0, L_0x7fc746f139c0, L_0x7fc746f13a30;
S_0x7fc746dbf740 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746dbf410;
 .timescale -9 -12;
L_0x7fc746f12c10 .functor AND 1, L_0x7fc746f12ad0, L_0x7fc746f12b70, C4<1>, C4<1>;
L_0x7fc746f12ec0 .functor AND 1, L_0x7fc746f12d00, L_0x7fc746f12de0, C4<1>, C4<1>;
L_0x7fc746f130f0 .functor AND 1, L_0x7fc746f12fb0, L_0x7fc746f13050, C4<1>, C4<1>;
L_0x7fc746f13420 .functor AND 1, L_0x7fc746f131e0, L_0x7fc746f13300, C4<1>, C4<1>;
v0x7fc746dc0300_0 .net *"_ivl_0", 0 0, L_0x7fc746f12ad0;  1 drivers
v0x7fc746dc03c0_0 .net *"_ivl_1", 0 0, L_0x7fc746f12b70;  1 drivers
v0x7fc746dc0460_0 .net *"_ivl_10", 0 0, L_0x7fc746f130f0;  1 drivers
v0x7fc746dc0510_0 .net *"_ivl_12", 0 0, L_0x7fc746f131e0;  1 drivers
v0x7fc746dc05c0_0 .net *"_ivl_13", 0 0, L_0x7fc746f13300;  1 drivers
v0x7fc746dc06b0_0 .net *"_ivl_14", 0 0, L_0x7fc746f13420;  1 drivers
v0x7fc746dc0760_0 .net *"_ivl_2", 0 0, L_0x7fc746f12c10;  1 drivers
v0x7fc746dc0810_0 .net *"_ivl_4", 0 0, L_0x7fc746f12d00;  1 drivers
v0x7fc746dc08c0_0 .net *"_ivl_5", 0 0, L_0x7fc746f12de0;  1 drivers
v0x7fc746dc09d0_0 .net *"_ivl_6", 0 0, L_0x7fc746f12ec0;  1 drivers
v0x7fc746dc0a80_0 .net *"_ivl_8", 0 0, L_0x7fc746f12fb0;  1 drivers
v0x7fc746dc0b30_0 .net *"_ivl_9", 0 0, L_0x7fc746f13050;  1 drivers
S_0x7fc746dbf910 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746dbf740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f134d0 .functor XOR 1, L_0x7fc746f13630, L_0x7fc746f13720, C4<0>, C4<0>;
L_0x7fc746f13540 .functor AND 1, L_0x7fc746f13630, L_0x7fc746f13720, C4<1>, C4<1>;
v0x7fc746dbfb60_0 .net "a", 0 0, L_0x7fc746f13630;  1 drivers
v0x7fc746dbfc10_0 .net "b", 0 0, L_0x7fc746f13720;  1 drivers
v0x7fc746dbfcb0_0 .net "c", 0 0, L_0x7fc746f13540;  1 drivers
v0x7fc746dbfd40_0 .net "s", 0 0, L_0x7fc746f134d0;  1 drivers
S_0x7fc746dbfde0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746dbf740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f139c0 .functor XOR 1, L_0x7fc746f13ae0, L_0x7fc746f13c00, C4<0>, C4<0>;
L_0x7fc746f13a30 .functor AND 1, L_0x7fc746f13ae0, L_0x7fc746f13c00, C4<1>, C4<1>;
v0x7fc746dc0010_0 .net "a", 0 0, L_0x7fc746f13ae0;  1 drivers
v0x7fc746dc00b0_0 .net "b", 0 0, L_0x7fc746f13c00;  1 drivers
v0x7fc746dc0150_0 .net "c", 0 0, L_0x7fc746f13a30;  1 drivers
v0x7fc746dc0200_0 .net "s", 0 0, L_0x7fc746f139c0;  1 drivers
S_0x7fc746dc1e30 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746da9f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746dc1ff0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746dc9300_0 .net "a", 3 0, L_0x7fc746f1ad50;  1 drivers
v0x7fc746dc93c0_0 .net "b", 3 0, L_0x7fc746f1ae70;  1 drivers
v0x7fc746dc9460_0 .net "c", 7 0, L_0x7fc746f1abc0;  alias, 1 drivers
v0x7fc746dc9510_0 .net "concat1", 3 0, L_0x7fc746f1a310;  1 drivers
v0x7fc746dc95c0_0 .net "concat2", 5 0, L_0x7fc746f1a4f0;  1 drivers
v0x7fc746dc96b0_0 .net "concat3", 5 0, L_0x7fc746f1a590;  1 drivers
v0x7fc746dc9760_0 .net "concat4", 5 0, L_0x7fc746f1a810;  1 drivers
v0x7fc746dc9810_0 .net "mul_00", 3 0, L_0x7fc746f15f60;  1 drivers
v0x7fc746dc98b0_0 .net "mul_01", 3 0, L_0x7fc746f189a0;  1 drivers
v0x7fc746dc99e0_0 .net "mul_10", 3 0, L_0x7fc746f17440;  1 drivers
v0x7fc746dc9a70_0 .net "mul_11", 3 0, L_0x7fc746f19e80;  1 drivers
v0x7fc746dc9b00_0 .net "sum_temp1", 3 0, L_0x7fc746f1a3b0;  1 drivers
v0x7fc746dc9ba0_0 .net "sum_temp2", 5 0, L_0x7fc746f1a670;  1 drivers
v0x7fc746dc9c50_0 .net "sum_temp3", 5 0, L_0x7fc746f1a8f0;  1 drivers
L_0x7fc746f160c0 .part L_0x7fc746f1ad50, 0, 2;
L_0x7fc746f16160 .part L_0x7fc746f1ae70, 0, 2;
L_0x7fc746f175a0 .part L_0x7fc746f1ad50, 2, 2;
L_0x7fc746f17680 .part L_0x7fc746f1ae70, 0, 2;
L_0x7fc746f18b00 .part L_0x7fc746f1ad50, 0, 2;
L_0x7fc746f18ba0 .part L_0x7fc746f1ae70, 2, 2;
L_0x7fc746f19fe0 .part L_0x7fc746f1ad50, 2, 2;
L_0x7fc746f1a100 .part L_0x7fc746f1ae70, 2, 2;
L_0x7fc746f1a220 .part L_0x7fc746f15f60, 2, 2;
L_0x7fc746f1a3b0 .arith/sum 4, L_0x7fc746f17440, L_0x7fc746f1a310;
L_0x7fc746f1a670 .arith/sum 6, L_0x7fc746f1a4f0, L_0x7fc746f1a590;
L_0x7fc746f1a8f0 .arith/sum 6, L_0x7fc746f1a810, L_0x7fc746f1a670;
L_0x7fc746f1aa30 .part L_0x7fc746f15f60, 0, 2;
L_0x7fc746f1abc0 .concat8 [ 2 6 0 0], L_0x7fc746f1aa30, L_0x7fc746f1aca0;
S_0x7fc746dc2160 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746dc1e30;
 .timescale -9 -12;
L_0x7fc746f1aca0 .functor BUFZ 6, L_0x7fc746f1a8f0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746dc8df0_0 .net *"_ivl_10", 1 0, L_0x7fc746f1a220;  1 drivers
L_0x7fc746e03e30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746dc8eb0_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e03e30;  1 drivers
L_0x7fc746e03e78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746dc8f50_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e03e78;  1 drivers
L_0x7fc746e03ec0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746dc9000_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e03ec0;  1 drivers
v0x7fc746dc90b0_0 .net *"_ivl_25", 1 0, L_0x7fc746f1aa30;  1 drivers
v0x7fc746dc91a0_0 .net *"_ivl_27", 5 0, L_0x7fc746f1aca0;  1 drivers
L_0x7fc746e03de8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746dc9250_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e03de8;  1 drivers
L_0x7fc746f1a310 .concat [ 2 2 0 0], L_0x7fc746f1a220, L_0x7fc746e03de8;
L_0x7fc746f1a4f0 .concat [ 4 2 0 0], L_0x7fc746f189a0, L_0x7fc746e03e30;
L_0x7fc746f1a590 .concat [ 2 4 0 0], L_0x7fc746e03e78, L_0x7fc746f19e80;
L_0x7fc746f1a810 .concat [ 4 2 0 0], L_0x7fc746f1a3b0, L_0x7fc746e03ec0;
S_0x7fc746dc2330 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746dc2160;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746dc2500 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746dc3ab0_0 .net "a", 1 0, L_0x7fc746f160c0;  1 drivers
v0x7fc746dc3b70_0 .net "b", 1 0, L_0x7fc746f16160;  1 drivers
v0x7fc746dc3c10_0 .net "c", 3 0, L_0x7fc746f15f60;  alias, 1 drivers
v0x7fc746dc3ca0_0 .net "temp", 3 0, L_0x7fc746f15a10;  1 drivers
L_0x7fc746f14d20 .part L_0x7fc746f160c0, 0, 1;
L_0x7fc746f14dc0 .part L_0x7fc746f16160, 0, 1;
L_0x7fc746f14f50 .part L_0x7fc746f160c0, 1, 1;
L_0x7fc746f15030 .part L_0x7fc746f16160, 0, 1;
L_0x7fc746f15200 .part L_0x7fc746f160c0, 0, 1;
L_0x7fc746f152a0 .part L_0x7fc746f16160, 1, 1;
L_0x7fc746f15430 .part L_0x7fc746f160c0, 1, 1;
L_0x7fc746f15550 .part L_0x7fc746f16160, 1, 1;
L_0x7fc746f15880 .part L_0x7fc746f15a10, 0, 1;
L_0x7fc746f15970 .part L_0x7fc746f15a10, 1, 1;
L_0x7fc746f15a10 .concat8 [ 1 1 1 1], L_0x7fc746f15110, L_0x7fc746f15340, L_0x7fc746f15670, L_0x7fc746f15790;
L_0x7fc746f15d30 .part L_0x7fc746f15a10, 2, 1;
L_0x7fc746f15e50 .part L_0x7fc746f15a10, 3, 1;
L_0x7fc746f15f60 .concat8 [ 1 1 1 1], L_0x7fc746f14e60, L_0x7fc746f15720, L_0x7fc746f15c10, L_0x7fc746f15c80;
S_0x7fc746dc2610 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746dc2330;
 .timescale -9 -12;
L_0x7fc746f14e60 .functor AND 1, L_0x7fc746f14d20, L_0x7fc746f14dc0, C4<1>, C4<1>;
L_0x7fc746f15110 .functor AND 1, L_0x7fc746f14f50, L_0x7fc746f15030, C4<1>, C4<1>;
L_0x7fc746f15340 .functor AND 1, L_0x7fc746f15200, L_0x7fc746f152a0, C4<1>, C4<1>;
L_0x7fc746f15670 .functor AND 1, L_0x7fc746f15430, L_0x7fc746f15550, C4<1>, C4<1>;
v0x7fc746dc31d0_0 .net *"_ivl_0", 0 0, L_0x7fc746f14d20;  1 drivers
v0x7fc746dc3290_0 .net *"_ivl_1", 0 0, L_0x7fc746f14dc0;  1 drivers
v0x7fc746dc3330_0 .net *"_ivl_10", 0 0, L_0x7fc746f15340;  1 drivers
v0x7fc746dc33e0_0 .net *"_ivl_12", 0 0, L_0x7fc746f15430;  1 drivers
v0x7fc746dc3490_0 .net *"_ivl_13", 0 0, L_0x7fc746f15550;  1 drivers
v0x7fc746dc3580_0 .net *"_ivl_14", 0 0, L_0x7fc746f15670;  1 drivers
v0x7fc746dc3630_0 .net *"_ivl_2", 0 0, L_0x7fc746f14e60;  1 drivers
v0x7fc746dc36e0_0 .net *"_ivl_4", 0 0, L_0x7fc746f14f50;  1 drivers
v0x7fc746dc3790_0 .net *"_ivl_5", 0 0, L_0x7fc746f15030;  1 drivers
v0x7fc746dc38a0_0 .net *"_ivl_6", 0 0, L_0x7fc746f15110;  1 drivers
v0x7fc746dc3950_0 .net *"_ivl_8", 0 0, L_0x7fc746f15200;  1 drivers
v0x7fc746dc3a00_0 .net *"_ivl_9", 0 0, L_0x7fc746f152a0;  1 drivers
S_0x7fc746dc27e0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746dc2610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f15720 .functor XOR 1, L_0x7fc746f15880, L_0x7fc746f15970, C4<0>, C4<0>;
L_0x7fc746f15790 .functor AND 1, L_0x7fc746f15880, L_0x7fc746f15970, C4<1>, C4<1>;
v0x7fc746dc2a30_0 .net "a", 0 0, L_0x7fc746f15880;  1 drivers
v0x7fc746dc2ae0_0 .net "b", 0 0, L_0x7fc746f15970;  1 drivers
v0x7fc746dc2b80_0 .net "c", 0 0, L_0x7fc746f15790;  1 drivers
v0x7fc746dc2c10_0 .net "s", 0 0, L_0x7fc746f15720;  1 drivers
S_0x7fc746dc2cb0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746dc2610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f15c10 .functor XOR 1, L_0x7fc746f15d30, L_0x7fc746f15e50, C4<0>, C4<0>;
L_0x7fc746f15c80 .functor AND 1, L_0x7fc746f15d30, L_0x7fc746f15e50, C4<1>, C4<1>;
v0x7fc746dc2ee0_0 .net "a", 0 0, L_0x7fc746f15d30;  1 drivers
v0x7fc746dc2f80_0 .net "b", 0 0, L_0x7fc746f15e50;  1 drivers
v0x7fc746dc3020_0 .net "c", 0 0, L_0x7fc746f15c80;  1 drivers
v0x7fc746dc30d0_0 .net "s", 0 0, L_0x7fc746f15c10;  1 drivers
S_0x7fc746dc3da0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746dc2160;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746dc3f70 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746dc5570_0 .net "a", 1 0, L_0x7fc746f175a0;  1 drivers
v0x7fc746dc5630_0 .net "b", 1 0, L_0x7fc746f17680;  1 drivers
v0x7fc746dc56d0_0 .net "c", 3 0, L_0x7fc746f17440;  alias, 1 drivers
v0x7fc746dc5760_0 .net "temp", 3 0, L_0x7fc746f16ef0;  1 drivers
L_0x7fc746f16200 .part L_0x7fc746f175a0, 0, 1;
L_0x7fc746f162a0 .part L_0x7fc746f17680, 0, 1;
L_0x7fc746f16430 .part L_0x7fc746f175a0, 1, 1;
L_0x7fc746f16510 .part L_0x7fc746f17680, 0, 1;
L_0x7fc746f166e0 .part L_0x7fc746f175a0, 0, 1;
L_0x7fc746f16780 .part L_0x7fc746f17680, 1, 1;
L_0x7fc746f16910 .part L_0x7fc746f175a0, 1, 1;
L_0x7fc746f16a30 .part L_0x7fc746f17680, 1, 1;
L_0x7fc746f16d60 .part L_0x7fc746f16ef0, 0, 1;
L_0x7fc746f16e50 .part L_0x7fc746f16ef0, 1, 1;
L_0x7fc746f16ef0 .concat8 [ 1 1 1 1], L_0x7fc746f165f0, L_0x7fc746f16820, L_0x7fc746f16b50, L_0x7fc746f16c70;
L_0x7fc746f17210 .part L_0x7fc746f16ef0, 2, 1;
L_0x7fc746f17330 .part L_0x7fc746f16ef0, 3, 1;
L_0x7fc746f17440 .concat8 [ 1 1 1 1], L_0x7fc746f16340, L_0x7fc746f16c00, L_0x7fc746f170f0, L_0x7fc746f17160;
S_0x7fc746dc40e0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746dc3da0;
 .timescale -9 -12;
L_0x7fc746f16340 .functor AND 1, L_0x7fc746f16200, L_0x7fc746f162a0, C4<1>, C4<1>;
L_0x7fc746f165f0 .functor AND 1, L_0x7fc746f16430, L_0x7fc746f16510, C4<1>, C4<1>;
L_0x7fc746f16820 .functor AND 1, L_0x7fc746f166e0, L_0x7fc746f16780, C4<1>, C4<1>;
L_0x7fc746f16b50 .functor AND 1, L_0x7fc746f16910, L_0x7fc746f16a30, C4<1>, C4<1>;
v0x7fc746dc4c90_0 .net *"_ivl_0", 0 0, L_0x7fc746f16200;  1 drivers
v0x7fc746dc4d50_0 .net *"_ivl_1", 0 0, L_0x7fc746f162a0;  1 drivers
v0x7fc746dc4df0_0 .net *"_ivl_10", 0 0, L_0x7fc746f16820;  1 drivers
v0x7fc746dc4ea0_0 .net *"_ivl_12", 0 0, L_0x7fc746f16910;  1 drivers
v0x7fc746dc4f50_0 .net *"_ivl_13", 0 0, L_0x7fc746f16a30;  1 drivers
v0x7fc746dc5040_0 .net *"_ivl_14", 0 0, L_0x7fc746f16b50;  1 drivers
v0x7fc746dc50f0_0 .net *"_ivl_2", 0 0, L_0x7fc746f16340;  1 drivers
v0x7fc746dc51a0_0 .net *"_ivl_4", 0 0, L_0x7fc746f16430;  1 drivers
v0x7fc746dc5250_0 .net *"_ivl_5", 0 0, L_0x7fc746f16510;  1 drivers
v0x7fc746dc5360_0 .net *"_ivl_6", 0 0, L_0x7fc746f165f0;  1 drivers
v0x7fc746dc5410_0 .net *"_ivl_8", 0 0, L_0x7fc746f166e0;  1 drivers
v0x7fc746dc54c0_0 .net *"_ivl_9", 0 0, L_0x7fc746f16780;  1 drivers
S_0x7fc746dc42a0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746dc40e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f16c00 .functor XOR 1, L_0x7fc746f16d60, L_0x7fc746f16e50, C4<0>, C4<0>;
L_0x7fc746f16c70 .functor AND 1, L_0x7fc746f16d60, L_0x7fc746f16e50, C4<1>, C4<1>;
v0x7fc746dc44f0_0 .net "a", 0 0, L_0x7fc746f16d60;  1 drivers
v0x7fc746dc45a0_0 .net "b", 0 0, L_0x7fc746f16e50;  1 drivers
v0x7fc746dc4640_0 .net "c", 0 0, L_0x7fc746f16c70;  1 drivers
v0x7fc746dc46d0_0 .net "s", 0 0, L_0x7fc746f16c00;  1 drivers
S_0x7fc746dc4770 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746dc40e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f170f0 .functor XOR 1, L_0x7fc746f17210, L_0x7fc746f17330, C4<0>, C4<0>;
L_0x7fc746f17160 .functor AND 1, L_0x7fc746f17210, L_0x7fc746f17330, C4<1>, C4<1>;
v0x7fc746dc49a0_0 .net "a", 0 0, L_0x7fc746f17210;  1 drivers
v0x7fc746dc4a40_0 .net "b", 0 0, L_0x7fc746f17330;  1 drivers
v0x7fc746dc4ae0_0 .net "c", 0 0, L_0x7fc746f17160;  1 drivers
v0x7fc746dc4b90_0 .net "s", 0 0, L_0x7fc746f170f0;  1 drivers
S_0x7fc746dc5860 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746dc2160;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746dc5a20 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746dc7040_0 .net "a", 1 0, L_0x7fc746f18b00;  1 drivers
v0x7fc746dc7100_0 .net "b", 1 0, L_0x7fc746f18ba0;  1 drivers
v0x7fc746dc71a0_0 .net "c", 3 0, L_0x7fc746f189a0;  alias, 1 drivers
v0x7fc746dc7230_0 .net "temp", 3 0, L_0x7fc746f18450;  1 drivers
L_0x7fc746f17760 .part L_0x7fc746f18b00, 0, 1;
L_0x7fc746f17800 .part L_0x7fc746f18ba0, 0, 1;
L_0x7fc746f17990 .part L_0x7fc746f18b00, 1, 1;
L_0x7fc746f17a70 .part L_0x7fc746f18ba0, 0, 1;
L_0x7fc746f17c40 .part L_0x7fc746f18b00, 0, 1;
L_0x7fc746f17ce0 .part L_0x7fc746f18ba0, 1, 1;
L_0x7fc746f17e70 .part L_0x7fc746f18b00, 1, 1;
L_0x7fc746f17f90 .part L_0x7fc746f18ba0, 1, 1;
L_0x7fc746f182c0 .part L_0x7fc746f18450, 0, 1;
L_0x7fc746f183b0 .part L_0x7fc746f18450, 1, 1;
L_0x7fc746f18450 .concat8 [ 1 1 1 1], L_0x7fc746f17b50, L_0x7fc746f17d80, L_0x7fc746f180b0, L_0x7fc746f181d0;
L_0x7fc746f18770 .part L_0x7fc746f18450, 2, 1;
L_0x7fc746f18890 .part L_0x7fc746f18450, 3, 1;
L_0x7fc746f189a0 .concat8 [ 1 1 1 1], L_0x7fc746f178a0, L_0x7fc746f18160, L_0x7fc746f18650, L_0x7fc746f186c0;
S_0x7fc746dc5bb0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746dc5860;
 .timescale -9 -12;
L_0x7fc746f178a0 .functor AND 1, L_0x7fc746f17760, L_0x7fc746f17800, C4<1>, C4<1>;
L_0x7fc746f17b50 .functor AND 1, L_0x7fc746f17990, L_0x7fc746f17a70, C4<1>, C4<1>;
L_0x7fc746f17d80 .functor AND 1, L_0x7fc746f17c40, L_0x7fc746f17ce0, C4<1>, C4<1>;
L_0x7fc746f180b0 .functor AND 1, L_0x7fc746f17e70, L_0x7fc746f17f90, C4<1>, C4<1>;
v0x7fc746dc6760_0 .net *"_ivl_0", 0 0, L_0x7fc746f17760;  1 drivers
v0x7fc746dc6820_0 .net *"_ivl_1", 0 0, L_0x7fc746f17800;  1 drivers
v0x7fc746dc68c0_0 .net *"_ivl_10", 0 0, L_0x7fc746f17d80;  1 drivers
v0x7fc746dc6970_0 .net *"_ivl_12", 0 0, L_0x7fc746f17e70;  1 drivers
v0x7fc746dc6a20_0 .net *"_ivl_13", 0 0, L_0x7fc746f17f90;  1 drivers
v0x7fc746dc6b10_0 .net *"_ivl_14", 0 0, L_0x7fc746f180b0;  1 drivers
v0x7fc746dc6bc0_0 .net *"_ivl_2", 0 0, L_0x7fc746f178a0;  1 drivers
v0x7fc746dc6c70_0 .net *"_ivl_4", 0 0, L_0x7fc746f17990;  1 drivers
v0x7fc746dc6d20_0 .net *"_ivl_5", 0 0, L_0x7fc746f17a70;  1 drivers
v0x7fc746dc6e30_0 .net *"_ivl_6", 0 0, L_0x7fc746f17b50;  1 drivers
v0x7fc746dc6ee0_0 .net *"_ivl_8", 0 0, L_0x7fc746f17c40;  1 drivers
v0x7fc746dc6f90_0 .net *"_ivl_9", 0 0, L_0x7fc746f17ce0;  1 drivers
S_0x7fc746dc5d70 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746dc5bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f18160 .functor XOR 1, L_0x7fc746f182c0, L_0x7fc746f183b0, C4<0>, C4<0>;
L_0x7fc746f181d0 .functor AND 1, L_0x7fc746f182c0, L_0x7fc746f183b0, C4<1>, C4<1>;
v0x7fc746dc5fc0_0 .net "a", 0 0, L_0x7fc746f182c0;  1 drivers
v0x7fc746dc6070_0 .net "b", 0 0, L_0x7fc746f183b0;  1 drivers
v0x7fc746dc6110_0 .net "c", 0 0, L_0x7fc746f181d0;  1 drivers
v0x7fc746dc61a0_0 .net "s", 0 0, L_0x7fc746f18160;  1 drivers
S_0x7fc746dc6240 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746dc5bb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f18650 .functor XOR 1, L_0x7fc746f18770, L_0x7fc746f18890, C4<0>, C4<0>;
L_0x7fc746f186c0 .functor AND 1, L_0x7fc746f18770, L_0x7fc746f18890, C4<1>, C4<1>;
v0x7fc746dc6470_0 .net "a", 0 0, L_0x7fc746f18770;  1 drivers
v0x7fc746dc6510_0 .net "b", 0 0, L_0x7fc746f18890;  1 drivers
v0x7fc746dc65b0_0 .net "c", 0 0, L_0x7fc746f186c0;  1 drivers
v0x7fc746dc6660_0 .net "s", 0 0, L_0x7fc746f18650;  1 drivers
S_0x7fc746dc7330 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746dc2160;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746dc74f0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746dc8b00_0 .net "a", 1 0, L_0x7fc746f19fe0;  1 drivers
v0x7fc746dc8bc0_0 .net "b", 1 0, L_0x7fc746f1a100;  1 drivers
v0x7fc746dc8c60_0 .net "c", 3 0, L_0x7fc746f19e80;  alias, 1 drivers
v0x7fc746dc8cf0_0 .net "temp", 3 0, L_0x7fc746f19930;  1 drivers
L_0x7fc746f18c40 .part L_0x7fc746f19fe0, 0, 1;
L_0x7fc746f18ce0 .part L_0x7fc746f1a100, 0, 1;
L_0x7fc746f18e70 .part L_0x7fc746f19fe0, 1, 1;
L_0x7fc746f18f50 .part L_0x7fc746f1a100, 0, 1;
L_0x7fc746f19120 .part L_0x7fc746f19fe0, 0, 1;
L_0x7fc746f191c0 .part L_0x7fc746f1a100, 1, 1;
L_0x7fc746f19350 .part L_0x7fc746f19fe0, 1, 1;
L_0x7fc746f19470 .part L_0x7fc746f1a100, 1, 1;
L_0x7fc746f197a0 .part L_0x7fc746f19930, 0, 1;
L_0x7fc746f19890 .part L_0x7fc746f19930, 1, 1;
L_0x7fc746f19930 .concat8 [ 1 1 1 1], L_0x7fc746f19030, L_0x7fc746f19260, L_0x7fc746f19590, L_0x7fc746f196b0;
L_0x7fc746f19c50 .part L_0x7fc746f19930, 2, 1;
L_0x7fc746f19d70 .part L_0x7fc746f19930, 3, 1;
L_0x7fc746f19e80 .concat8 [ 1 1 1 1], L_0x7fc746f18d80, L_0x7fc746f19640, L_0x7fc746f19b30, L_0x7fc746f19ba0;
S_0x7fc746dc7660 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746dc7330;
 .timescale -9 -12;
L_0x7fc746f18d80 .functor AND 1, L_0x7fc746f18c40, L_0x7fc746f18ce0, C4<1>, C4<1>;
L_0x7fc746f19030 .functor AND 1, L_0x7fc746f18e70, L_0x7fc746f18f50, C4<1>, C4<1>;
L_0x7fc746f19260 .functor AND 1, L_0x7fc746f19120, L_0x7fc746f191c0, C4<1>, C4<1>;
L_0x7fc746f19590 .functor AND 1, L_0x7fc746f19350, L_0x7fc746f19470, C4<1>, C4<1>;
v0x7fc746dc8220_0 .net *"_ivl_0", 0 0, L_0x7fc746f18c40;  1 drivers
v0x7fc746dc82e0_0 .net *"_ivl_1", 0 0, L_0x7fc746f18ce0;  1 drivers
v0x7fc746dc8380_0 .net *"_ivl_10", 0 0, L_0x7fc746f19260;  1 drivers
v0x7fc746dc8430_0 .net *"_ivl_12", 0 0, L_0x7fc746f19350;  1 drivers
v0x7fc746dc84e0_0 .net *"_ivl_13", 0 0, L_0x7fc746f19470;  1 drivers
v0x7fc746dc85d0_0 .net *"_ivl_14", 0 0, L_0x7fc746f19590;  1 drivers
v0x7fc746dc8680_0 .net *"_ivl_2", 0 0, L_0x7fc746f18d80;  1 drivers
v0x7fc746dc8730_0 .net *"_ivl_4", 0 0, L_0x7fc746f18e70;  1 drivers
v0x7fc746dc87e0_0 .net *"_ivl_5", 0 0, L_0x7fc746f18f50;  1 drivers
v0x7fc746dc88f0_0 .net *"_ivl_6", 0 0, L_0x7fc746f19030;  1 drivers
v0x7fc746dc89a0_0 .net *"_ivl_8", 0 0, L_0x7fc746f19120;  1 drivers
v0x7fc746dc8a50_0 .net *"_ivl_9", 0 0, L_0x7fc746f191c0;  1 drivers
S_0x7fc746dc7830 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746dc7660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f19640 .functor XOR 1, L_0x7fc746f197a0, L_0x7fc746f19890, C4<0>, C4<0>;
L_0x7fc746f196b0 .functor AND 1, L_0x7fc746f197a0, L_0x7fc746f19890, C4<1>, C4<1>;
v0x7fc746dc7a80_0 .net "a", 0 0, L_0x7fc746f197a0;  1 drivers
v0x7fc746dc7b30_0 .net "b", 0 0, L_0x7fc746f19890;  1 drivers
v0x7fc746dc7bd0_0 .net "c", 0 0, L_0x7fc746f196b0;  1 drivers
v0x7fc746dc7c60_0 .net "s", 0 0, L_0x7fc746f19640;  1 drivers
S_0x7fc746dc7d00 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746dc7660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f19b30 .functor XOR 1, L_0x7fc746f19c50, L_0x7fc746f19d70, C4<0>, C4<0>;
L_0x7fc746f19ba0 .functor AND 1, L_0x7fc746f19c50, L_0x7fc746f19d70, C4<1>, C4<1>;
v0x7fc746dc7f30_0 .net "a", 0 0, L_0x7fc746f19c50;  1 drivers
v0x7fc746dc7fd0_0 .net "b", 0 0, L_0x7fc746f19d70;  1 drivers
v0x7fc746dc8070_0 .net "c", 0 0, L_0x7fc746f19ba0;  1 drivers
v0x7fc746dc8120_0 .net "s", 0 0, L_0x7fc746f19b30;  1 drivers
S_0x7fc746dcacb0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746d67950;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x7fc746dcae70 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000001000>;
v0x7fc746deb300_0 .net "a", 7 0, L_0x7fc746f34e70;  1 drivers
v0x7fc746deb3c0_0 .net "b", 7 0, L_0x7fc746f34f90;  1 drivers
v0x7fc746deb460_0 .net "c", 15 0, L_0x7fc746f34ce0;  alias, 1 drivers
v0x7fc746deb510_0 .net "concat1", 7 0, L_0x7fc746f34430;  1 drivers
v0x7fc746deb5c0_0 .net "concat2", 11 0, L_0x7fc746f34610;  1 drivers
v0x7fc746deb6b0_0 .net "concat3", 11 0, L_0x7fc746f346b0;  1 drivers
v0x7fc746deb760_0 .net "concat4", 11 0, L_0x7fc746f34930;  1 drivers
v0x7fc746deb810_0 .net "mul_00", 7 0, L_0x7fc746f21aa0;  1 drivers
v0x7fc746deb8b0_0 .net "mul_01", 7 0, L_0x7fc746f2de00;  1 drivers
v0x7fc746deb9e0_0 .net "mul_10", 7 0, L_0x7fc746f27c10;  1 drivers
v0x7fc746deba70_0 .net "mul_11", 7 0, L_0x7fc746f33f70;  1 drivers
v0x7fc746debb00_0 .net "sum_temp1", 7 0, L_0x7fc746f344d0;  1 drivers
v0x7fc746debba0_0 .net "sum_temp2", 11 0, L_0x7fc746f34790;  1 drivers
v0x7fc746debc50_0 .net "sum_temp3", 11 0, L_0x7fc746f34a10;  1 drivers
L_0x7fc746f21c30 .part L_0x7fc746f34e70, 0, 4;
L_0x7fc746f21cd0 .part L_0x7fc746f34f90, 0, 4;
L_0x7fc746f27da0 .part L_0x7fc746f34e70, 4, 4;
L_0x7fc746f27e80 .part L_0x7fc746f34f90, 0, 4;
L_0x7fc746f2df90 .part L_0x7fc746f34e70, 0, 4;
L_0x7fc746f2e030 .part L_0x7fc746f34f90, 4, 4;
L_0x7fc746f34100 .part L_0x7fc746f34e70, 4, 4;
L_0x7fc746f34220 .part L_0x7fc746f34f90, 4, 4;
L_0x7fc746f34340 .part L_0x7fc746f21aa0, 4, 4;
L_0x7fc746f344d0 .arith/sum 8, L_0x7fc746f27c10, L_0x7fc746f34430;
L_0x7fc746f34790 .arith/sum 12, L_0x7fc746f34610, L_0x7fc746f346b0;
L_0x7fc746f34a10 .arith/sum 12, L_0x7fc746f34930, L_0x7fc746f34790;
L_0x7fc746f34b50 .part L_0x7fc746f21aa0, 0, 4;
L_0x7fc746f34ce0 .concat8 [ 4 12 0 0], L_0x7fc746f34b50, L_0x7fc746f34dc0;
S_0x7fc746dcafe0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746dcacb0;
 .timescale -9 -12;
L_0x7fc746f34dc0 .functor BUFZ 12, L_0x7fc746f34a10, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7fc746deadf0_0 .net *"_ivl_10", 3 0, L_0x7fc746f34340;  1 drivers
L_0x7fc746e044f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746deaeb0_0 .net/2u *"_ivl_13", 3 0, L_0x7fc746e044f0;  1 drivers
L_0x7fc746e04538 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746deaf50_0 .net/2u *"_ivl_17", 3 0, L_0x7fc746e04538;  1 drivers
L_0x7fc746e04580 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746deb000_0 .net/2u *"_ivl_21", 3 0, L_0x7fc746e04580;  1 drivers
v0x7fc746deb0b0_0 .net *"_ivl_25", 3 0, L_0x7fc746f34b50;  1 drivers
v0x7fc746deb1a0_0 .net *"_ivl_27", 11 0, L_0x7fc746f34dc0;  1 drivers
L_0x7fc746e044a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746deb250_0 .net/2u *"_ivl_8", 3 0, L_0x7fc746e044a8;  1 drivers
L_0x7fc746f34430 .concat [ 4 4 0 0], L_0x7fc746f34340, L_0x7fc746e044a8;
L_0x7fc746f34610 .concat [ 8 4 0 0], L_0x7fc746f2de00, L_0x7fc746e044f0;
L_0x7fc746f346b0 .concat [ 4 8 0 0], L_0x7fc746e04538, L_0x7fc746f33f70;
L_0x7fc746f34930 .concat [ 8 4 0 0], L_0x7fc746f344d0, L_0x7fc746e04580;
S_0x7fc746dcb1b0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746dcafe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746dcb380 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746dd2630_0 .net "a", 3 0, L_0x7fc746f21c30;  1 drivers
v0x7fc746dd26f0_0 .net "b", 3 0, L_0x7fc746f21cd0;  1 drivers
v0x7fc746dd2790_0 .net "c", 7 0, L_0x7fc746f21aa0;  alias, 1 drivers
v0x7fc746dd2840_0 .net "concat1", 3 0, L_0x7fc746f211f0;  1 drivers
v0x7fc746dd28f0_0 .net "concat2", 5 0, L_0x7fc746f213d0;  1 drivers
v0x7fc746dd29e0_0 .net "concat3", 5 0, L_0x7fc746f21470;  1 drivers
v0x7fc746dd2a90_0 .net "concat4", 5 0, L_0x7fc746f216f0;  1 drivers
v0x7fc746dd2b40_0 .net "mul_00", 3 0, L_0x7fc746f1ce40;  1 drivers
v0x7fc746dd2be0_0 .net "mul_01", 3 0, L_0x7fc746f1f880;  1 drivers
v0x7fc746dd2d10_0 .net "mul_10", 3 0, L_0x7fc746f1e320;  1 drivers
v0x7fc746dd2da0_0 .net "mul_11", 3 0, L_0x7fc746f20d60;  1 drivers
v0x7fc746dd2e30_0 .net "sum_temp1", 3 0, L_0x7fc746f21290;  1 drivers
v0x7fc746dd2ed0_0 .net "sum_temp2", 5 0, L_0x7fc746f21550;  1 drivers
v0x7fc746dd2f80_0 .net "sum_temp3", 5 0, L_0x7fc746f217d0;  1 drivers
L_0x7fc746f1cfa0 .part L_0x7fc746f21c30, 0, 2;
L_0x7fc746f1d040 .part L_0x7fc746f21cd0, 0, 2;
L_0x7fc746f1e480 .part L_0x7fc746f21c30, 2, 2;
L_0x7fc746f1e560 .part L_0x7fc746f21cd0, 0, 2;
L_0x7fc746f1f9e0 .part L_0x7fc746f21c30, 0, 2;
L_0x7fc746f1fa80 .part L_0x7fc746f21cd0, 2, 2;
L_0x7fc746f20ec0 .part L_0x7fc746f21c30, 2, 2;
L_0x7fc746f20fe0 .part L_0x7fc746f21cd0, 2, 2;
L_0x7fc746f21100 .part L_0x7fc746f1ce40, 2, 2;
L_0x7fc746f21290 .arith/sum 4, L_0x7fc746f1e320, L_0x7fc746f211f0;
L_0x7fc746f21550 .arith/sum 6, L_0x7fc746f213d0, L_0x7fc746f21470;
L_0x7fc746f217d0 .arith/sum 6, L_0x7fc746f216f0, L_0x7fc746f21550;
L_0x7fc746f21910 .part L_0x7fc746f1ce40, 0, 2;
L_0x7fc746f21aa0 .concat8 [ 2 6 0 0], L_0x7fc746f21910, L_0x7fc746f21b80;
S_0x7fc746dcb490 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746dcb1b0;
 .timescale -9 -12;
L_0x7fc746f21b80 .functor BUFZ 6, L_0x7fc746f217d0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746dd2120_0 .net *"_ivl_10", 1 0, L_0x7fc746f21100;  1 drivers
L_0x7fc746e04070 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746dd21e0_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e04070;  1 drivers
L_0x7fc746e040b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746dd2280_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e040b8;  1 drivers
L_0x7fc746e04100 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746dd2330_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e04100;  1 drivers
v0x7fc746dd23e0_0 .net *"_ivl_25", 1 0, L_0x7fc746f21910;  1 drivers
v0x7fc746dd24d0_0 .net *"_ivl_27", 5 0, L_0x7fc746f21b80;  1 drivers
L_0x7fc746e04028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746dd2580_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e04028;  1 drivers
L_0x7fc746f211f0 .concat [ 2 2 0 0], L_0x7fc746f21100, L_0x7fc746e04028;
L_0x7fc746f213d0 .concat [ 4 2 0 0], L_0x7fc746f1f880, L_0x7fc746e04070;
L_0x7fc746f21470 .concat [ 2 4 0 0], L_0x7fc746e040b8, L_0x7fc746f20d60;
L_0x7fc746f216f0 .concat [ 4 2 0 0], L_0x7fc746f21290, L_0x7fc746e04100;
S_0x7fc746dcb660 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746dcb490;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746dcb830 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746dccde0_0 .net "a", 1 0, L_0x7fc746f1cfa0;  1 drivers
v0x7fc746dccea0_0 .net "b", 1 0, L_0x7fc746f1d040;  1 drivers
v0x7fc746dccf40_0 .net "c", 3 0, L_0x7fc746f1ce40;  alias, 1 drivers
v0x7fc746dccfd0_0 .net "temp", 3 0, L_0x7fc746f1c8f0;  1 drivers
L_0x7fc746f1bc00 .part L_0x7fc746f1cfa0, 0, 1;
L_0x7fc746f1bca0 .part L_0x7fc746f1d040, 0, 1;
L_0x7fc746f1be30 .part L_0x7fc746f1cfa0, 1, 1;
L_0x7fc746f1bf10 .part L_0x7fc746f1d040, 0, 1;
L_0x7fc746f1c0e0 .part L_0x7fc746f1cfa0, 0, 1;
L_0x7fc746f1c180 .part L_0x7fc746f1d040, 1, 1;
L_0x7fc746f1c310 .part L_0x7fc746f1cfa0, 1, 1;
L_0x7fc746f1c430 .part L_0x7fc746f1d040, 1, 1;
L_0x7fc746f1c760 .part L_0x7fc746f1c8f0, 0, 1;
L_0x7fc746f1c850 .part L_0x7fc746f1c8f0, 1, 1;
L_0x7fc746f1c8f0 .concat8 [ 1 1 1 1], L_0x7fc746f1bff0, L_0x7fc746f1c220, L_0x7fc746f1c550, L_0x7fc746f1c670;
L_0x7fc746f1cc10 .part L_0x7fc746f1c8f0, 2, 1;
L_0x7fc746f1cd30 .part L_0x7fc746f1c8f0, 3, 1;
L_0x7fc746f1ce40 .concat8 [ 1 1 1 1], L_0x7fc746f1bd40, L_0x7fc746f1c600, L_0x7fc746f1caf0, L_0x7fc746f1cb60;
S_0x7fc746dcb940 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746dcb660;
 .timescale -9 -12;
L_0x7fc746f1bd40 .functor AND 1, L_0x7fc746f1bc00, L_0x7fc746f1bca0, C4<1>, C4<1>;
L_0x7fc746f1bff0 .functor AND 1, L_0x7fc746f1be30, L_0x7fc746f1bf10, C4<1>, C4<1>;
L_0x7fc746f1c220 .functor AND 1, L_0x7fc746f1c0e0, L_0x7fc746f1c180, C4<1>, C4<1>;
L_0x7fc746f1c550 .functor AND 1, L_0x7fc746f1c310, L_0x7fc746f1c430, C4<1>, C4<1>;
v0x7fc746dcc500_0 .net *"_ivl_0", 0 0, L_0x7fc746f1bc00;  1 drivers
v0x7fc746dcc5c0_0 .net *"_ivl_1", 0 0, L_0x7fc746f1bca0;  1 drivers
v0x7fc746dcc660_0 .net *"_ivl_10", 0 0, L_0x7fc746f1c220;  1 drivers
v0x7fc746dcc710_0 .net *"_ivl_12", 0 0, L_0x7fc746f1c310;  1 drivers
v0x7fc746dcc7c0_0 .net *"_ivl_13", 0 0, L_0x7fc746f1c430;  1 drivers
v0x7fc746dcc8b0_0 .net *"_ivl_14", 0 0, L_0x7fc746f1c550;  1 drivers
v0x7fc746dcc960_0 .net *"_ivl_2", 0 0, L_0x7fc746f1bd40;  1 drivers
v0x7fc746dcca10_0 .net *"_ivl_4", 0 0, L_0x7fc746f1be30;  1 drivers
v0x7fc746dccac0_0 .net *"_ivl_5", 0 0, L_0x7fc746f1bf10;  1 drivers
v0x7fc746dccbd0_0 .net *"_ivl_6", 0 0, L_0x7fc746f1bff0;  1 drivers
v0x7fc746dccc80_0 .net *"_ivl_8", 0 0, L_0x7fc746f1c0e0;  1 drivers
v0x7fc746dccd30_0 .net *"_ivl_9", 0 0, L_0x7fc746f1c180;  1 drivers
S_0x7fc746dcbb10 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746dcb940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f1c600 .functor XOR 1, L_0x7fc746f1c760, L_0x7fc746f1c850, C4<0>, C4<0>;
L_0x7fc746f1c670 .functor AND 1, L_0x7fc746f1c760, L_0x7fc746f1c850, C4<1>, C4<1>;
v0x7fc746dcbd60_0 .net "a", 0 0, L_0x7fc746f1c760;  1 drivers
v0x7fc746dcbe10_0 .net "b", 0 0, L_0x7fc746f1c850;  1 drivers
v0x7fc746dcbeb0_0 .net "c", 0 0, L_0x7fc746f1c670;  1 drivers
v0x7fc746dcbf40_0 .net "s", 0 0, L_0x7fc746f1c600;  1 drivers
S_0x7fc746dcbfe0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746dcb940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f1caf0 .functor XOR 1, L_0x7fc746f1cc10, L_0x7fc746f1cd30, C4<0>, C4<0>;
L_0x7fc746f1cb60 .functor AND 1, L_0x7fc746f1cc10, L_0x7fc746f1cd30, C4<1>, C4<1>;
v0x7fc746dcc210_0 .net "a", 0 0, L_0x7fc746f1cc10;  1 drivers
v0x7fc746dcc2b0_0 .net "b", 0 0, L_0x7fc746f1cd30;  1 drivers
v0x7fc746dcc350_0 .net "c", 0 0, L_0x7fc746f1cb60;  1 drivers
v0x7fc746dcc400_0 .net "s", 0 0, L_0x7fc746f1caf0;  1 drivers
S_0x7fc746dcd0d0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746dcb490;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746dcd2a0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746dce8a0_0 .net "a", 1 0, L_0x7fc746f1e480;  1 drivers
v0x7fc746dce960_0 .net "b", 1 0, L_0x7fc746f1e560;  1 drivers
v0x7fc746dcea00_0 .net "c", 3 0, L_0x7fc746f1e320;  alias, 1 drivers
v0x7fc746dcea90_0 .net "temp", 3 0, L_0x7fc746f1ddd0;  1 drivers
L_0x7fc746f1d0e0 .part L_0x7fc746f1e480, 0, 1;
L_0x7fc746f1d180 .part L_0x7fc746f1e560, 0, 1;
L_0x7fc746f1d310 .part L_0x7fc746f1e480, 1, 1;
L_0x7fc746f1d3f0 .part L_0x7fc746f1e560, 0, 1;
L_0x7fc746f1d5c0 .part L_0x7fc746f1e480, 0, 1;
L_0x7fc746f1d660 .part L_0x7fc746f1e560, 1, 1;
L_0x7fc746f1d7f0 .part L_0x7fc746f1e480, 1, 1;
L_0x7fc746f1d910 .part L_0x7fc746f1e560, 1, 1;
L_0x7fc746f1dc40 .part L_0x7fc746f1ddd0, 0, 1;
L_0x7fc746f1dd30 .part L_0x7fc746f1ddd0, 1, 1;
L_0x7fc746f1ddd0 .concat8 [ 1 1 1 1], L_0x7fc746f1d4d0, L_0x7fc746f1d700, L_0x7fc746f1da30, L_0x7fc746f1db50;
L_0x7fc746f1e0f0 .part L_0x7fc746f1ddd0, 2, 1;
L_0x7fc746f1e210 .part L_0x7fc746f1ddd0, 3, 1;
L_0x7fc746f1e320 .concat8 [ 1 1 1 1], L_0x7fc746f1d220, L_0x7fc746f1dae0, L_0x7fc746f1dfd0, L_0x7fc746f1e040;
S_0x7fc746dcd410 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746dcd0d0;
 .timescale -9 -12;
L_0x7fc746f1d220 .functor AND 1, L_0x7fc746f1d0e0, L_0x7fc746f1d180, C4<1>, C4<1>;
L_0x7fc746f1d4d0 .functor AND 1, L_0x7fc746f1d310, L_0x7fc746f1d3f0, C4<1>, C4<1>;
L_0x7fc746f1d700 .functor AND 1, L_0x7fc746f1d5c0, L_0x7fc746f1d660, C4<1>, C4<1>;
L_0x7fc746f1da30 .functor AND 1, L_0x7fc746f1d7f0, L_0x7fc746f1d910, C4<1>, C4<1>;
v0x7fc746dcdfc0_0 .net *"_ivl_0", 0 0, L_0x7fc746f1d0e0;  1 drivers
v0x7fc746dce080_0 .net *"_ivl_1", 0 0, L_0x7fc746f1d180;  1 drivers
v0x7fc746dce120_0 .net *"_ivl_10", 0 0, L_0x7fc746f1d700;  1 drivers
v0x7fc746dce1d0_0 .net *"_ivl_12", 0 0, L_0x7fc746f1d7f0;  1 drivers
v0x7fc746dce280_0 .net *"_ivl_13", 0 0, L_0x7fc746f1d910;  1 drivers
v0x7fc746dce370_0 .net *"_ivl_14", 0 0, L_0x7fc746f1da30;  1 drivers
v0x7fc746dce420_0 .net *"_ivl_2", 0 0, L_0x7fc746f1d220;  1 drivers
v0x7fc746dce4d0_0 .net *"_ivl_4", 0 0, L_0x7fc746f1d310;  1 drivers
v0x7fc746dce580_0 .net *"_ivl_5", 0 0, L_0x7fc746f1d3f0;  1 drivers
v0x7fc746dce690_0 .net *"_ivl_6", 0 0, L_0x7fc746f1d4d0;  1 drivers
v0x7fc746dce740_0 .net *"_ivl_8", 0 0, L_0x7fc746f1d5c0;  1 drivers
v0x7fc746dce7f0_0 .net *"_ivl_9", 0 0, L_0x7fc746f1d660;  1 drivers
S_0x7fc746dcd5d0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746dcd410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f1dae0 .functor XOR 1, L_0x7fc746f1dc40, L_0x7fc746f1dd30, C4<0>, C4<0>;
L_0x7fc746f1db50 .functor AND 1, L_0x7fc746f1dc40, L_0x7fc746f1dd30, C4<1>, C4<1>;
v0x7fc746dcd820_0 .net "a", 0 0, L_0x7fc746f1dc40;  1 drivers
v0x7fc746dcd8d0_0 .net "b", 0 0, L_0x7fc746f1dd30;  1 drivers
v0x7fc746dcd970_0 .net "c", 0 0, L_0x7fc746f1db50;  1 drivers
v0x7fc746dcda00_0 .net "s", 0 0, L_0x7fc746f1dae0;  1 drivers
S_0x7fc746dcdaa0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746dcd410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f1dfd0 .functor XOR 1, L_0x7fc746f1e0f0, L_0x7fc746f1e210, C4<0>, C4<0>;
L_0x7fc746f1e040 .functor AND 1, L_0x7fc746f1e0f0, L_0x7fc746f1e210, C4<1>, C4<1>;
v0x7fc746dcdcd0_0 .net "a", 0 0, L_0x7fc746f1e0f0;  1 drivers
v0x7fc746dcdd70_0 .net "b", 0 0, L_0x7fc746f1e210;  1 drivers
v0x7fc746dcde10_0 .net "c", 0 0, L_0x7fc746f1e040;  1 drivers
v0x7fc746dcdec0_0 .net "s", 0 0, L_0x7fc746f1dfd0;  1 drivers
S_0x7fc746dceb90 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746dcb490;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746dced50 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746dd0370_0 .net "a", 1 0, L_0x7fc746f1f9e0;  1 drivers
v0x7fc746dd0430_0 .net "b", 1 0, L_0x7fc746f1fa80;  1 drivers
v0x7fc746dd04d0_0 .net "c", 3 0, L_0x7fc746f1f880;  alias, 1 drivers
v0x7fc746dd0560_0 .net "temp", 3 0, L_0x7fc746f1f330;  1 drivers
L_0x7fc746f1e640 .part L_0x7fc746f1f9e0, 0, 1;
L_0x7fc746f1e6e0 .part L_0x7fc746f1fa80, 0, 1;
L_0x7fc746f1e870 .part L_0x7fc746f1f9e0, 1, 1;
L_0x7fc746f1e950 .part L_0x7fc746f1fa80, 0, 1;
L_0x7fc746f1eb20 .part L_0x7fc746f1f9e0, 0, 1;
L_0x7fc746f1ebc0 .part L_0x7fc746f1fa80, 1, 1;
L_0x7fc746f1ed50 .part L_0x7fc746f1f9e0, 1, 1;
L_0x7fc746f1ee70 .part L_0x7fc746f1fa80, 1, 1;
L_0x7fc746f1f1a0 .part L_0x7fc746f1f330, 0, 1;
L_0x7fc746f1f290 .part L_0x7fc746f1f330, 1, 1;
L_0x7fc746f1f330 .concat8 [ 1 1 1 1], L_0x7fc746f1ea30, L_0x7fc746f1ec60, L_0x7fc746f1ef90, L_0x7fc746f1f0b0;
L_0x7fc746f1f650 .part L_0x7fc746f1f330, 2, 1;
L_0x7fc746f1f770 .part L_0x7fc746f1f330, 3, 1;
L_0x7fc746f1f880 .concat8 [ 1 1 1 1], L_0x7fc746f1e780, L_0x7fc746f1f040, L_0x7fc746f1f530, L_0x7fc746f1f5a0;
S_0x7fc746dceee0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746dceb90;
 .timescale -9 -12;
L_0x7fc746f1e780 .functor AND 1, L_0x7fc746f1e640, L_0x7fc746f1e6e0, C4<1>, C4<1>;
L_0x7fc746f1ea30 .functor AND 1, L_0x7fc746f1e870, L_0x7fc746f1e950, C4<1>, C4<1>;
L_0x7fc746f1ec60 .functor AND 1, L_0x7fc746f1eb20, L_0x7fc746f1ebc0, C4<1>, C4<1>;
L_0x7fc746f1ef90 .functor AND 1, L_0x7fc746f1ed50, L_0x7fc746f1ee70, C4<1>, C4<1>;
v0x7fc746dcfa90_0 .net *"_ivl_0", 0 0, L_0x7fc746f1e640;  1 drivers
v0x7fc746dcfb50_0 .net *"_ivl_1", 0 0, L_0x7fc746f1e6e0;  1 drivers
v0x7fc746dcfbf0_0 .net *"_ivl_10", 0 0, L_0x7fc746f1ec60;  1 drivers
v0x7fc746dcfca0_0 .net *"_ivl_12", 0 0, L_0x7fc746f1ed50;  1 drivers
v0x7fc746dcfd50_0 .net *"_ivl_13", 0 0, L_0x7fc746f1ee70;  1 drivers
v0x7fc746dcfe40_0 .net *"_ivl_14", 0 0, L_0x7fc746f1ef90;  1 drivers
v0x7fc746dcfef0_0 .net *"_ivl_2", 0 0, L_0x7fc746f1e780;  1 drivers
v0x7fc746dcffa0_0 .net *"_ivl_4", 0 0, L_0x7fc746f1e870;  1 drivers
v0x7fc746dd0050_0 .net *"_ivl_5", 0 0, L_0x7fc746f1e950;  1 drivers
v0x7fc746dd0160_0 .net *"_ivl_6", 0 0, L_0x7fc746f1ea30;  1 drivers
v0x7fc746dd0210_0 .net *"_ivl_8", 0 0, L_0x7fc746f1eb20;  1 drivers
v0x7fc746dd02c0_0 .net *"_ivl_9", 0 0, L_0x7fc746f1ebc0;  1 drivers
S_0x7fc746dcf0a0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746dceee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f1f040 .functor XOR 1, L_0x7fc746f1f1a0, L_0x7fc746f1f290, C4<0>, C4<0>;
L_0x7fc746f1f0b0 .functor AND 1, L_0x7fc746f1f1a0, L_0x7fc746f1f290, C4<1>, C4<1>;
v0x7fc746dcf2f0_0 .net "a", 0 0, L_0x7fc746f1f1a0;  1 drivers
v0x7fc746dcf3a0_0 .net "b", 0 0, L_0x7fc746f1f290;  1 drivers
v0x7fc746dcf440_0 .net "c", 0 0, L_0x7fc746f1f0b0;  1 drivers
v0x7fc746dcf4d0_0 .net "s", 0 0, L_0x7fc746f1f040;  1 drivers
S_0x7fc746dcf570 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746dceee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f1f530 .functor XOR 1, L_0x7fc746f1f650, L_0x7fc746f1f770, C4<0>, C4<0>;
L_0x7fc746f1f5a0 .functor AND 1, L_0x7fc746f1f650, L_0x7fc746f1f770, C4<1>, C4<1>;
v0x7fc746dcf7a0_0 .net "a", 0 0, L_0x7fc746f1f650;  1 drivers
v0x7fc746dcf840_0 .net "b", 0 0, L_0x7fc746f1f770;  1 drivers
v0x7fc746dcf8e0_0 .net "c", 0 0, L_0x7fc746f1f5a0;  1 drivers
v0x7fc746dcf990_0 .net "s", 0 0, L_0x7fc746f1f530;  1 drivers
S_0x7fc746dd0660 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746dcb490;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746dd0820 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746dd1e30_0 .net "a", 1 0, L_0x7fc746f20ec0;  1 drivers
v0x7fc746dd1ef0_0 .net "b", 1 0, L_0x7fc746f20fe0;  1 drivers
v0x7fc746dd1f90_0 .net "c", 3 0, L_0x7fc746f20d60;  alias, 1 drivers
v0x7fc746dd2020_0 .net "temp", 3 0, L_0x7fc746f20810;  1 drivers
L_0x7fc746f1fb20 .part L_0x7fc746f20ec0, 0, 1;
L_0x7fc746f1fbc0 .part L_0x7fc746f20fe0, 0, 1;
L_0x7fc746f1fd50 .part L_0x7fc746f20ec0, 1, 1;
L_0x7fc746f1fe30 .part L_0x7fc746f20fe0, 0, 1;
L_0x7fc746f20000 .part L_0x7fc746f20ec0, 0, 1;
L_0x7fc746f200a0 .part L_0x7fc746f20fe0, 1, 1;
L_0x7fc746f20230 .part L_0x7fc746f20ec0, 1, 1;
L_0x7fc746f20350 .part L_0x7fc746f20fe0, 1, 1;
L_0x7fc746f20680 .part L_0x7fc746f20810, 0, 1;
L_0x7fc746f20770 .part L_0x7fc746f20810, 1, 1;
L_0x7fc746f20810 .concat8 [ 1 1 1 1], L_0x7fc746f1ff10, L_0x7fc746f20140, L_0x7fc746f20470, L_0x7fc746f20590;
L_0x7fc746f20b30 .part L_0x7fc746f20810, 2, 1;
L_0x7fc746f20c50 .part L_0x7fc746f20810, 3, 1;
L_0x7fc746f20d60 .concat8 [ 1 1 1 1], L_0x7fc746f1fc60, L_0x7fc746f20520, L_0x7fc746f20a10, L_0x7fc746f20a80;
S_0x7fc746dd0990 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746dd0660;
 .timescale -9 -12;
L_0x7fc746f1fc60 .functor AND 1, L_0x7fc746f1fb20, L_0x7fc746f1fbc0, C4<1>, C4<1>;
L_0x7fc746f1ff10 .functor AND 1, L_0x7fc746f1fd50, L_0x7fc746f1fe30, C4<1>, C4<1>;
L_0x7fc746f20140 .functor AND 1, L_0x7fc746f20000, L_0x7fc746f200a0, C4<1>, C4<1>;
L_0x7fc746f20470 .functor AND 1, L_0x7fc746f20230, L_0x7fc746f20350, C4<1>, C4<1>;
v0x7fc746dd1550_0 .net *"_ivl_0", 0 0, L_0x7fc746f1fb20;  1 drivers
v0x7fc746dd1610_0 .net *"_ivl_1", 0 0, L_0x7fc746f1fbc0;  1 drivers
v0x7fc746dd16b0_0 .net *"_ivl_10", 0 0, L_0x7fc746f20140;  1 drivers
v0x7fc746dd1760_0 .net *"_ivl_12", 0 0, L_0x7fc746f20230;  1 drivers
v0x7fc746dd1810_0 .net *"_ivl_13", 0 0, L_0x7fc746f20350;  1 drivers
v0x7fc746dd1900_0 .net *"_ivl_14", 0 0, L_0x7fc746f20470;  1 drivers
v0x7fc746dd19b0_0 .net *"_ivl_2", 0 0, L_0x7fc746f1fc60;  1 drivers
v0x7fc746dd1a60_0 .net *"_ivl_4", 0 0, L_0x7fc746f1fd50;  1 drivers
v0x7fc746dd1b10_0 .net *"_ivl_5", 0 0, L_0x7fc746f1fe30;  1 drivers
v0x7fc746dd1c20_0 .net *"_ivl_6", 0 0, L_0x7fc746f1ff10;  1 drivers
v0x7fc746dd1cd0_0 .net *"_ivl_8", 0 0, L_0x7fc746f20000;  1 drivers
v0x7fc746dd1d80_0 .net *"_ivl_9", 0 0, L_0x7fc746f200a0;  1 drivers
S_0x7fc746dd0b60 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746dd0990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f20520 .functor XOR 1, L_0x7fc746f20680, L_0x7fc746f20770, C4<0>, C4<0>;
L_0x7fc746f20590 .functor AND 1, L_0x7fc746f20680, L_0x7fc746f20770, C4<1>, C4<1>;
v0x7fc746dd0db0_0 .net "a", 0 0, L_0x7fc746f20680;  1 drivers
v0x7fc746dd0e60_0 .net "b", 0 0, L_0x7fc746f20770;  1 drivers
v0x7fc746dd0f00_0 .net "c", 0 0, L_0x7fc746f20590;  1 drivers
v0x7fc746dd0f90_0 .net "s", 0 0, L_0x7fc746f20520;  1 drivers
S_0x7fc746dd1030 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746dd0990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f20a10 .functor XOR 1, L_0x7fc746f20b30, L_0x7fc746f20c50, C4<0>, C4<0>;
L_0x7fc746f20a80 .functor AND 1, L_0x7fc746f20b30, L_0x7fc746f20c50, C4<1>, C4<1>;
v0x7fc746dd1260_0 .net "a", 0 0, L_0x7fc746f20b30;  1 drivers
v0x7fc746dd1300_0 .net "b", 0 0, L_0x7fc746f20c50;  1 drivers
v0x7fc746dd13a0_0 .net "c", 0 0, L_0x7fc746f20a80;  1 drivers
v0x7fc746dd1450_0 .net "s", 0 0, L_0x7fc746f20a10;  1 drivers
S_0x7fc746dd3080 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746dcafe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746dd3250 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746dda550_0 .net "a", 3 0, L_0x7fc746f27da0;  1 drivers
v0x7fc746dda610_0 .net "b", 3 0, L_0x7fc746f27e80;  1 drivers
v0x7fc746dda6b0_0 .net "c", 7 0, L_0x7fc746f27c10;  alias, 1 drivers
v0x7fc746dda760_0 .net "concat1", 3 0, L_0x7fc746f27360;  1 drivers
v0x7fc746dda810_0 .net "concat2", 5 0, L_0x7fc746f27540;  1 drivers
v0x7fc746dda900_0 .net "concat3", 5 0, L_0x7fc746f275e0;  1 drivers
v0x7fc746dda9b0_0 .net "concat4", 5 0, L_0x7fc746f27860;  1 drivers
v0x7fc746ddaa60_0 .net "mul_00", 3 0, L_0x7fc746f22fb0;  1 drivers
v0x7fc746ddab00_0 .net "mul_01", 3 0, L_0x7fc746f259f0;  1 drivers
v0x7fc746ddac30_0 .net "mul_10", 3 0, L_0x7fc746f24490;  1 drivers
v0x7fc746ddacc0_0 .net "mul_11", 3 0, L_0x7fc746f26ed0;  1 drivers
v0x7fc746ddad50_0 .net "sum_temp1", 3 0, L_0x7fc746f27400;  1 drivers
v0x7fc746ddadf0_0 .net "sum_temp2", 5 0, L_0x7fc746f276c0;  1 drivers
v0x7fc746ddaea0_0 .net "sum_temp3", 5 0, L_0x7fc746f27940;  1 drivers
L_0x7fc746f23110 .part L_0x7fc746f27da0, 0, 2;
L_0x7fc746f231b0 .part L_0x7fc746f27e80, 0, 2;
L_0x7fc746f245f0 .part L_0x7fc746f27da0, 2, 2;
L_0x7fc746f246d0 .part L_0x7fc746f27e80, 0, 2;
L_0x7fc746f25b50 .part L_0x7fc746f27da0, 0, 2;
L_0x7fc746f25bf0 .part L_0x7fc746f27e80, 2, 2;
L_0x7fc746f27030 .part L_0x7fc746f27da0, 2, 2;
L_0x7fc746f27150 .part L_0x7fc746f27e80, 2, 2;
L_0x7fc746f27270 .part L_0x7fc746f22fb0, 2, 2;
L_0x7fc746f27400 .arith/sum 4, L_0x7fc746f24490, L_0x7fc746f27360;
L_0x7fc746f276c0 .arith/sum 6, L_0x7fc746f27540, L_0x7fc746f275e0;
L_0x7fc746f27940 .arith/sum 6, L_0x7fc746f27860, L_0x7fc746f276c0;
L_0x7fc746f27a80 .part L_0x7fc746f22fb0, 0, 2;
L_0x7fc746f27c10 .concat8 [ 2 6 0 0], L_0x7fc746f27a80, L_0x7fc746f27cf0;
S_0x7fc746dd33c0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746dd3080;
 .timescale -9 -12;
L_0x7fc746f27cf0 .functor BUFZ 6, L_0x7fc746f27940, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746dda040_0 .net *"_ivl_10", 1 0, L_0x7fc746f27270;  1 drivers
L_0x7fc746e04190 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746dda100_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e04190;  1 drivers
L_0x7fc746e041d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746dda1a0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e041d8;  1 drivers
L_0x7fc746e04220 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746dda250_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e04220;  1 drivers
v0x7fc746dda300_0 .net *"_ivl_25", 1 0, L_0x7fc746f27a80;  1 drivers
v0x7fc746dda3f0_0 .net *"_ivl_27", 5 0, L_0x7fc746f27cf0;  1 drivers
L_0x7fc746e04148 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746dda4a0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e04148;  1 drivers
L_0x7fc746f27360 .concat [ 2 2 0 0], L_0x7fc746f27270, L_0x7fc746e04148;
L_0x7fc746f27540 .concat [ 4 2 0 0], L_0x7fc746f259f0, L_0x7fc746e04190;
L_0x7fc746f275e0 .concat [ 2 4 0 0], L_0x7fc746e041d8, L_0x7fc746f26ed0;
L_0x7fc746f27860 .concat [ 4 2 0 0], L_0x7fc746f27400, L_0x7fc746e04220;
S_0x7fc746dd3580 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746dd33c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746dd3750 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746dd4d00_0 .net "a", 1 0, L_0x7fc746f23110;  1 drivers
v0x7fc746dd4dc0_0 .net "b", 1 0, L_0x7fc746f231b0;  1 drivers
v0x7fc746dd4e60_0 .net "c", 3 0, L_0x7fc746f22fb0;  alias, 1 drivers
v0x7fc746dd4ef0_0 .net "temp", 3 0, L_0x7fc746f22a60;  1 drivers
L_0x7fc746f21d70 .part L_0x7fc746f23110, 0, 1;
L_0x7fc746f21e10 .part L_0x7fc746f231b0, 0, 1;
L_0x7fc746f21fa0 .part L_0x7fc746f23110, 1, 1;
L_0x7fc746f22080 .part L_0x7fc746f231b0, 0, 1;
L_0x7fc746f22250 .part L_0x7fc746f23110, 0, 1;
L_0x7fc746f222f0 .part L_0x7fc746f231b0, 1, 1;
L_0x7fc746f22480 .part L_0x7fc746f23110, 1, 1;
L_0x7fc746f225a0 .part L_0x7fc746f231b0, 1, 1;
L_0x7fc746f228d0 .part L_0x7fc746f22a60, 0, 1;
L_0x7fc746f229c0 .part L_0x7fc746f22a60, 1, 1;
L_0x7fc746f22a60 .concat8 [ 1 1 1 1], L_0x7fc746f22160, L_0x7fc746f22390, L_0x7fc746f226c0, L_0x7fc746f227e0;
L_0x7fc746f22d80 .part L_0x7fc746f22a60, 2, 1;
L_0x7fc746f22ea0 .part L_0x7fc746f22a60, 3, 1;
L_0x7fc746f22fb0 .concat8 [ 1 1 1 1], L_0x7fc746f21eb0, L_0x7fc746f22770, L_0x7fc746f22c60, L_0x7fc746f22cd0;
S_0x7fc746dd3860 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746dd3580;
 .timescale -9 -12;
L_0x7fc746f21eb0 .functor AND 1, L_0x7fc746f21d70, L_0x7fc746f21e10, C4<1>, C4<1>;
L_0x7fc746f22160 .functor AND 1, L_0x7fc746f21fa0, L_0x7fc746f22080, C4<1>, C4<1>;
L_0x7fc746f22390 .functor AND 1, L_0x7fc746f22250, L_0x7fc746f222f0, C4<1>, C4<1>;
L_0x7fc746f226c0 .functor AND 1, L_0x7fc746f22480, L_0x7fc746f225a0, C4<1>, C4<1>;
v0x7fc746dd4420_0 .net *"_ivl_0", 0 0, L_0x7fc746f21d70;  1 drivers
v0x7fc746dd44e0_0 .net *"_ivl_1", 0 0, L_0x7fc746f21e10;  1 drivers
v0x7fc746dd4580_0 .net *"_ivl_10", 0 0, L_0x7fc746f22390;  1 drivers
v0x7fc746dd4630_0 .net *"_ivl_12", 0 0, L_0x7fc746f22480;  1 drivers
v0x7fc746dd46e0_0 .net *"_ivl_13", 0 0, L_0x7fc746f225a0;  1 drivers
v0x7fc746dd47d0_0 .net *"_ivl_14", 0 0, L_0x7fc746f226c0;  1 drivers
v0x7fc746dd4880_0 .net *"_ivl_2", 0 0, L_0x7fc746f21eb0;  1 drivers
v0x7fc746dd4930_0 .net *"_ivl_4", 0 0, L_0x7fc746f21fa0;  1 drivers
v0x7fc746dd49e0_0 .net *"_ivl_5", 0 0, L_0x7fc746f22080;  1 drivers
v0x7fc746dd4af0_0 .net *"_ivl_6", 0 0, L_0x7fc746f22160;  1 drivers
v0x7fc746dd4ba0_0 .net *"_ivl_8", 0 0, L_0x7fc746f22250;  1 drivers
v0x7fc746dd4c50_0 .net *"_ivl_9", 0 0, L_0x7fc746f222f0;  1 drivers
S_0x7fc746dd3a30 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746dd3860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f22770 .functor XOR 1, L_0x7fc746f228d0, L_0x7fc746f229c0, C4<0>, C4<0>;
L_0x7fc746f227e0 .functor AND 1, L_0x7fc746f228d0, L_0x7fc746f229c0, C4<1>, C4<1>;
v0x7fc746dd3c80_0 .net "a", 0 0, L_0x7fc746f228d0;  1 drivers
v0x7fc746dd3d30_0 .net "b", 0 0, L_0x7fc746f229c0;  1 drivers
v0x7fc746dd3dd0_0 .net "c", 0 0, L_0x7fc746f227e0;  1 drivers
v0x7fc746dd3e60_0 .net "s", 0 0, L_0x7fc746f22770;  1 drivers
S_0x7fc746dd3f00 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746dd3860;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f22c60 .functor XOR 1, L_0x7fc746f22d80, L_0x7fc746f22ea0, C4<0>, C4<0>;
L_0x7fc746f22cd0 .functor AND 1, L_0x7fc746f22d80, L_0x7fc746f22ea0, C4<1>, C4<1>;
v0x7fc746dd4130_0 .net "a", 0 0, L_0x7fc746f22d80;  1 drivers
v0x7fc746dd41d0_0 .net "b", 0 0, L_0x7fc746f22ea0;  1 drivers
v0x7fc746dd4270_0 .net "c", 0 0, L_0x7fc746f22cd0;  1 drivers
v0x7fc746dd4320_0 .net "s", 0 0, L_0x7fc746f22c60;  1 drivers
S_0x7fc746dd4ff0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746dd33c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746dd51c0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746dd67c0_0 .net "a", 1 0, L_0x7fc746f245f0;  1 drivers
v0x7fc746dd6880_0 .net "b", 1 0, L_0x7fc746f246d0;  1 drivers
v0x7fc746dd6920_0 .net "c", 3 0, L_0x7fc746f24490;  alias, 1 drivers
v0x7fc746dd69b0_0 .net "temp", 3 0, L_0x7fc746f23f40;  1 drivers
L_0x7fc746f23250 .part L_0x7fc746f245f0, 0, 1;
L_0x7fc746f232f0 .part L_0x7fc746f246d0, 0, 1;
L_0x7fc746f23480 .part L_0x7fc746f245f0, 1, 1;
L_0x7fc746f23560 .part L_0x7fc746f246d0, 0, 1;
L_0x7fc746f23730 .part L_0x7fc746f245f0, 0, 1;
L_0x7fc746f237d0 .part L_0x7fc746f246d0, 1, 1;
L_0x7fc746f23960 .part L_0x7fc746f245f0, 1, 1;
L_0x7fc746f23a80 .part L_0x7fc746f246d0, 1, 1;
L_0x7fc746f23db0 .part L_0x7fc746f23f40, 0, 1;
L_0x7fc746f23ea0 .part L_0x7fc746f23f40, 1, 1;
L_0x7fc746f23f40 .concat8 [ 1 1 1 1], L_0x7fc746f23640, L_0x7fc746f23870, L_0x7fc746f23ba0, L_0x7fc746f23cc0;
L_0x7fc746f24260 .part L_0x7fc746f23f40, 2, 1;
L_0x7fc746f24380 .part L_0x7fc746f23f40, 3, 1;
L_0x7fc746f24490 .concat8 [ 1 1 1 1], L_0x7fc746f23390, L_0x7fc746f23c50, L_0x7fc746f24140, L_0x7fc746f241b0;
S_0x7fc746dd5330 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746dd4ff0;
 .timescale -9 -12;
L_0x7fc746f23390 .functor AND 1, L_0x7fc746f23250, L_0x7fc746f232f0, C4<1>, C4<1>;
L_0x7fc746f23640 .functor AND 1, L_0x7fc746f23480, L_0x7fc746f23560, C4<1>, C4<1>;
L_0x7fc746f23870 .functor AND 1, L_0x7fc746f23730, L_0x7fc746f237d0, C4<1>, C4<1>;
L_0x7fc746f23ba0 .functor AND 1, L_0x7fc746f23960, L_0x7fc746f23a80, C4<1>, C4<1>;
v0x7fc746dd5ee0_0 .net *"_ivl_0", 0 0, L_0x7fc746f23250;  1 drivers
v0x7fc746dd5fa0_0 .net *"_ivl_1", 0 0, L_0x7fc746f232f0;  1 drivers
v0x7fc746dd6040_0 .net *"_ivl_10", 0 0, L_0x7fc746f23870;  1 drivers
v0x7fc746dd60f0_0 .net *"_ivl_12", 0 0, L_0x7fc746f23960;  1 drivers
v0x7fc746dd61a0_0 .net *"_ivl_13", 0 0, L_0x7fc746f23a80;  1 drivers
v0x7fc746dd6290_0 .net *"_ivl_14", 0 0, L_0x7fc746f23ba0;  1 drivers
v0x7fc746dd6340_0 .net *"_ivl_2", 0 0, L_0x7fc746f23390;  1 drivers
v0x7fc746dd63f0_0 .net *"_ivl_4", 0 0, L_0x7fc746f23480;  1 drivers
v0x7fc746dd64a0_0 .net *"_ivl_5", 0 0, L_0x7fc746f23560;  1 drivers
v0x7fc746dd65b0_0 .net *"_ivl_6", 0 0, L_0x7fc746f23640;  1 drivers
v0x7fc746dd6660_0 .net *"_ivl_8", 0 0, L_0x7fc746f23730;  1 drivers
v0x7fc746dd6710_0 .net *"_ivl_9", 0 0, L_0x7fc746f237d0;  1 drivers
S_0x7fc746dd54f0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746dd5330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f23c50 .functor XOR 1, L_0x7fc746f23db0, L_0x7fc746f23ea0, C4<0>, C4<0>;
L_0x7fc746f23cc0 .functor AND 1, L_0x7fc746f23db0, L_0x7fc746f23ea0, C4<1>, C4<1>;
v0x7fc746dd5740_0 .net "a", 0 0, L_0x7fc746f23db0;  1 drivers
v0x7fc746dd57f0_0 .net "b", 0 0, L_0x7fc746f23ea0;  1 drivers
v0x7fc746dd5890_0 .net "c", 0 0, L_0x7fc746f23cc0;  1 drivers
v0x7fc746dd5920_0 .net "s", 0 0, L_0x7fc746f23c50;  1 drivers
S_0x7fc746dd59c0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746dd5330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f24140 .functor XOR 1, L_0x7fc746f24260, L_0x7fc746f24380, C4<0>, C4<0>;
L_0x7fc746f241b0 .functor AND 1, L_0x7fc746f24260, L_0x7fc746f24380, C4<1>, C4<1>;
v0x7fc746dd5bf0_0 .net "a", 0 0, L_0x7fc746f24260;  1 drivers
v0x7fc746dd5c90_0 .net "b", 0 0, L_0x7fc746f24380;  1 drivers
v0x7fc746dd5d30_0 .net "c", 0 0, L_0x7fc746f241b0;  1 drivers
v0x7fc746dd5de0_0 .net "s", 0 0, L_0x7fc746f24140;  1 drivers
S_0x7fc746dd6ab0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746dd33c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746dd6c70 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746dd8290_0 .net "a", 1 0, L_0x7fc746f25b50;  1 drivers
v0x7fc746dd8350_0 .net "b", 1 0, L_0x7fc746f25bf0;  1 drivers
v0x7fc746dd83f0_0 .net "c", 3 0, L_0x7fc746f259f0;  alias, 1 drivers
v0x7fc746dd8480_0 .net "temp", 3 0, L_0x7fc746f254a0;  1 drivers
L_0x7fc746f247b0 .part L_0x7fc746f25b50, 0, 1;
L_0x7fc746f24850 .part L_0x7fc746f25bf0, 0, 1;
L_0x7fc746f249e0 .part L_0x7fc746f25b50, 1, 1;
L_0x7fc746f24ac0 .part L_0x7fc746f25bf0, 0, 1;
L_0x7fc746f24c90 .part L_0x7fc746f25b50, 0, 1;
L_0x7fc746f24d30 .part L_0x7fc746f25bf0, 1, 1;
L_0x7fc746f24ec0 .part L_0x7fc746f25b50, 1, 1;
L_0x7fc746f24fe0 .part L_0x7fc746f25bf0, 1, 1;
L_0x7fc746f25310 .part L_0x7fc746f254a0, 0, 1;
L_0x7fc746f25400 .part L_0x7fc746f254a0, 1, 1;
L_0x7fc746f254a0 .concat8 [ 1 1 1 1], L_0x7fc746f24ba0, L_0x7fc746f24dd0, L_0x7fc746f25100, L_0x7fc746f25220;
L_0x7fc746f257c0 .part L_0x7fc746f254a0, 2, 1;
L_0x7fc746f258e0 .part L_0x7fc746f254a0, 3, 1;
L_0x7fc746f259f0 .concat8 [ 1 1 1 1], L_0x7fc746f248f0, L_0x7fc746f251b0, L_0x7fc746f256a0, L_0x7fc746f25710;
S_0x7fc746dd6e00 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746dd6ab0;
 .timescale -9 -12;
L_0x7fc746f248f0 .functor AND 1, L_0x7fc746f247b0, L_0x7fc746f24850, C4<1>, C4<1>;
L_0x7fc746f24ba0 .functor AND 1, L_0x7fc746f249e0, L_0x7fc746f24ac0, C4<1>, C4<1>;
L_0x7fc746f24dd0 .functor AND 1, L_0x7fc746f24c90, L_0x7fc746f24d30, C4<1>, C4<1>;
L_0x7fc746f25100 .functor AND 1, L_0x7fc746f24ec0, L_0x7fc746f24fe0, C4<1>, C4<1>;
v0x7fc746dd79b0_0 .net *"_ivl_0", 0 0, L_0x7fc746f247b0;  1 drivers
v0x7fc746dd7a70_0 .net *"_ivl_1", 0 0, L_0x7fc746f24850;  1 drivers
v0x7fc746dd7b10_0 .net *"_ivl_10", 0 0, L_0x7fc746f24dd0;  1 drivers
v0x7fc746dd7bc0_0 .net *"_ivl_12", 0 0, L_0x7fc746f24ec0;  1 drivers
v0x7fc746dd7c70_0 .net *"_ivl_13", 0 0, L_0x7fc746f24fe0;  1 drivers
v0x7fc746dd7d60_0 .net *"_ivl_14", 0 0, L_0x7fc746f25100;  1 drivers
v0x7fc746dd7e10_0 .net *"_ivl_2", 0 0, L_0x7fc746f248f0;  1 drivers
v0x7fc746dd7ec0_0 .net *"_ivl_4", 0 0, L_0x7fc746f249e0;  1 drivers
v0x7fc746dd7f70_0 .net *"_ivl_5", 0 0, L_0x7fc746f24ac0;  1 drivers
v0x7fc746dd8080_0 .net *"_ivl_6", 0 0, L_0x7fc746f24ba0;  1 drivers
v0x7fc746dd8130_0 .net *"_ivl_8", 0 0, L_0x7fc746f24c90;  1 drivers
v0x7fc746dd81e0_0 .net *"_ivl_9", 0 0, L_0x7fc746f24d30;  1 drivers
S_0x7fc746dd6fc0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746dd6e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f251b0 .functor XOR 1, L_0x7fc746f25310, L_0x7fc746f25400, C4<0>, C4<0>;
L_0x7fc746f25220 .functor AND 1, L_0x7fc746f25310, L_0x7fc746f25400, C4<1>, C4<1>;
v0x7fc746dd7210_0 .net "a", 0 0, L_0x7fc746f25310;  1 drivers
v0x7fc746dd72c0_0 .net "b", 0 0, L_0x7fc746f25400;  1 drivers
v0x7fc746dd7360_0 .net "c", 0 0, L_0x7fc746f25220;  1 drivers
v0x7fc746dd73f0_0 .net "s", 0 0, L_0x7fc746f251b0;  1 drivers
S_0x7fc746dd7490 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746dd6e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f256a0 .functor XOR 1, L_0x7fc746f257c0, L_0x7fc746f258e0, C4<0>, C4<0>;
L_0x7fc746f25710 .functor AND 1, L_0x7fc746f257c0, L_0x7fc746f258e0, C4<1>, C4<1>;
v0x7fc746dd76c0_0 .net "a", 0 0, L_0x7fc746f257c0;  1 drivers
v0x7fc746dd7760_0 .net "b", 0 0, L_0x7fc746f258e0;  1 drivers
v0x7fc746dd7800_0 .net "c", 0 0, L_0x7fc746f25710;  1 drivers
v0x7fc746dd78b0_0 .net "s", 0 0, L_0x7fc746f256a0;  1 drivers
S_0x7fc746dd8580 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746dd33c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746dd8740 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746dd9d50_0 .net "a", 1 0, L_0x7fc746f27030;  1 drivers
v0x7fc746dd9e10_0 .net "b", 1 0, L_0x7fc746f27150;  1 drivers
v0x7fc746dd9eb0_0 .net "c", 3 0, L_0x7fc746f26ed0;  alias, 1 drivers
v0x7fc746dd9f40_0 .net "temp", 3 0, L_0x7fc746f26980;  1 drivers
L_0x7fc746f25c90 .part L_0x7fc746f27030, 0, 1;
L_0x7fc746f25d30 .part L_0x7fc746f27150, 0, 1;
L_0x7fc746f25ec0 .part L_0x7fc746f27030, 1, 1;
L_0x7fc746f25fa0 .part L_0x7fc746f27150, 0, 1;
L_0x7fc746f26170 .part L_0x7fc746f27030, 0, 1;
L_0x7fc746f26210 .part L_0x7fc746f27150, 1, 1;
L_0x7fc746f263a0 .part L_0x7fc746f27030, 1, 1;
L_0x7fc746f264c0 .part L_0x7fc746f27150, 1, 1;
L_0x7fc746f267f0 .part L_0x7fc746f26980, 0, 1;
L_0x7fc746f268e0 .part L_0x7fc746f26980, 1, 1;
L_0x7fc746f26980 .concat8 [ 1 1 1 1], L_0x7fc746f26080, L_0x7fc746f262b0, L_0x7fc746f265e0, L_0x7fc746f26700;
L_0x7fc746f26ca0 .part L_0x7fc746f26980, 2, 1;
L_0x7fc746f26dc0 .part L_0x7fc746f26980, 3, 1;
L_0x7fc746f26ed0 .concat8 [ 1 1 1 1], L_0x7fc746f25dd0, L_0x7fc746f26690, L_0x7fc746f26b80, L_0x7fc746f26bf0;
S_0x7fc746dd88b0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746dd8580;
 .timescale -9 -12;
L_0x7fc746f25dd0 .functor AND 1, L_0x7fc746f25c90, L_0x7fc746f25d30, C4<1>, C4<1>;
L_0x7fc746f26080 .functor AND 1, L_0x7fc746f25ec0, L_0x7fc746f25fa0, C4<1>, C4<1>;
L_0x7fc746f262b0 .functor AND 1, L_0x7fc746f26170, L_0x7fc746f26210, C4<1>, C4<1>;
L_0x7fc746f265e0 .functor AND 1, L_0x7fc746f263a0, L_0x7fc746f264c0, C4<1>, C4<1>;
v0x7fc746dd9470_0 .net *"_ivl_0", 0 0, L_0x7fc746f25c90;  1 drivers
v0x7fc746dd9530_0 .net *"_ivl_1", 0 0, L_0x7fc746f25d30;  1 drivers
v0x7fc746dd95d0_0 .net *"_ivl_10", 0 0, L_0x7fc746f262b0;  1 drivers
v0x7fc746dd9680_0 .net *"_ivl_12", 0 0, L_0x7fc746f263a0;  1 drivers
v0x7fc746dd9730_0 .net *"_ivl_13", 0 0, L_0x7fc746f264c0;  1 drivers
v0x7fc746dd9820_0 .net *"_ivl_14", 0 0, L_0x7fc746f265e0;  1 drivers
v0x7fc746dd98d0_0 .net *"_ivl_2", 0 0, L_0x7fc746f25dd0;  1 drivers
v0x7fc746dd9980_0 .net *"_ivl_4", 0 0, L_0x7fc746f25ec0;  1 drivers
v0x7fc746dd9a30_0 .net *"_ivl_5", 0 0, L_0x7fc746f25fa0;  1 drivers
v0x7fc746dd9b40_0 .net *"_ivl_6", 0 0, L_0x7fc746f26080;  1 drivers
v0x7fc746dd9bf0_0 .net *"_ivl_8", 0 0, L_0x7fc746f26170;  1 drivers
v0x7fc746dd9ca0_0 .net *"_ivl_9", 0 0, L_0x7fc746f26210;  1 drivers
S_0x7fc746dd8a80 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746dd88b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f26690 .functor XOR 1, L_0x7fc746f267f0, L_0x7fc746f268e0, C4<0>, C4<0>;
L_0x7fc746f26700 .functor AND 1, L_0x7fc746f267f0, L_0x7fc746f268e0, C4<1>, C4<1>;
v0x7fc746dd8cd0_0 .net "a", 0 0, L_0x7fc746f267f0;  1 drivers
v0x7fc746dd8d80_0 .net "b", 0 0, L_0x7fc746f268e0;  1 drivers
v0x7fc746dd8e20_0 .net "c", 0 0, L_0x7fc746f26700;  1 drivers
v0x7fc746dd8eb0_0 .net "s", 0 0, L_0x7fc746f26690;  1 drivers
S_0x7fc746dd8f50 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746dd88b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f26b80 .functor XOR 1, L_0x7fc746f26ca0, L_0x7fc746f26dc0, C4<0>, C4<0>;
L_0x7fc746f26bf0 .functor AND 1, L_0x7fc746f26ca0, L_0x7fc746f26dc0, C4<1>, C4<1>;
v0x7fc746dd9180_0 .net "a", 0 0, L_0x7fc746f26ca0;  1 drivers
v0x7fc746dd9220_0 .net "b", 0 0, L_0x7fc746f26dc0;  1 drivers
v0x7fc746dd92c0_0 .net "c", 0 0, L_0x7fc746f26bf0;  1 drivers
v0x7fc746dd9370_0 .net "s", 0 0, L_0x7fc746f26b80;  1 drivers
S_0x7fc746ddafa0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746dcafe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746ddb160 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746de2480_0 .net "a", 3 0, L_0x7fc746f2df90;  1 drivers
v0x7fc746de2540_0 .net "b", 3 0, L_0x7fc746f2e030;  1 drivers
v0x7fc746de25e0_0 .net "c", 7 0, L_0x7fc746f2de00;  alias, 1 drivers
v0x7fc746de2690_0 .net "concat1", 3 0, L_0x7fc746f2d550;  1 drivers
v0x7fc746de2740_0 .net "concat2", 5 0, L_0x7fc746f2d730;  1 drivers
v0x7fc746de2830_0 .net "concat3", 5 0, L_0x7fc746f2d7d0;  1 drivers
v0x7fc746de28e0_0 .net "concat4", 5 0, L_0x7fc746f2da50;  1 drivers
v0x7fc746de2990_0 .net "mul_00", 3 0, L_0x7fc746f291a0;  1 drivers
v0x7fc746de2a30_0 .net "mul_01", 3 0, L_0x7fc746f2bbe0;  1 drivers
v0x7fc746de2b60_0 .net "mul_10", 3 0, L_0x7fc746f2a680;  1 drivers
v0x7fc746de2bf0_0 .net "mul_11", 3 0, L_0x7fc746f2d0c0;  1 drivers
v0x7fc746de2c80_0 .net "sum_temp1", 3 0, L_0x7fc746f2d5f0;  1 drivers
v0x7fc746de2d20_0 .net "sum_temp2", 5 0, L_0x7fc746f2d8b0;  1 drivers
v0x7fc746de2dd0_0 .net "sum_temp3", 5 0, L_0x7fc746f2db30;  1 drivers
L_0x7fc746f29300 .part L_0x7fc746f2df90, 0, 2;
L_0x7fc746f293a0 .part L_0x7fc746f2e030, 0, 2;
L_0x7fc746f2a7e0 .part L_0x7fc746f2df90, 2, 2;
L_0x7fc746f2a8c0 .part L_0x7fc746f2e030, 0, 2;
L_0x7fc746f2bd40 .part L_0x7fc746f2df90, 0, 2;
L_0x7fc746f2bde0 .part L_0x7fc746f2e030, 2, 2;
L_0x7fc746f2d220 .part L_0x7fc746f2df90, 2, 2;
L_0x7fc746f2d340 .part L_0x7fc746f2e030, 2, 2;
L_0x7fc746f2d460 .part L_0x7fc746f291a0, 2, 2;
L_0x7fc746f2d5f0 .arith/sum 4, L_0x7fc746f2a680, L_0x7fc746f2d550;
L_0x7fc746f2d8b0 .arith/sum 6, L_0x7fc746f2d730, L_0x7fc746f2d7d0;
L_0x7fc746f2db30 .arith/sum 6, L_0x7fc746f2da50, L_0x7fc746f2d8b0;
L_0x7fc746f2dc70 .part L_0x7fc746f291a0, 0, 2;
L_0x7fc746f2de00 .concat8 [ 2 6 0 0], L_0x7fc746f2dc70, L_0x7fc746f2dee0;
S_0x7fc746ddb2f0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746ddafa0;
 .timescale -9 -12;
L_0x7fc746f2dee0 .functor BUFZ 6, L_0x7fc746f2db30, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746de1f70_0 .net *"_ivl_10", 1 0, L_0x7fc746f2d460;  1 drivers
L_0x7fc746e042b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746de2030_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e042b0;  1 drivers
L_0x7fc746e042f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746de20d0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e042f8;  1 drivers
L_0x7fc746e04340 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746de2180_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e04340;  1 drivers
v0x7fc746de2230_0 .net *"_ivl_25", 1 0, L_0x7fc746f2dc70;  1 drivers
v0x7fc746de2320_0 .net *"_ivl_27", 5 0, L_0x7fc746f2dee0;  1 drivers
L_0x7fc746e04268 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746de23d0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e04268;  1 drivers
L_0x7fc746f2d550 .concat [ 2 2 0 0], L_0x7fc746f2d460, L_0x7fc746e04268;
L_0x7fc746f2d730 .concat [ 4 2 0 0], L_0x7fc746f2bbe0, L_0x7fc746e042b0;
L_0x7fc746f2d7d0 .concat [ 2 4 0 0], L_0x7fc746e042f8, L_0x7fc746f2d0c0;
L_0x7fc746f2da50 .concat [ 4 2 0 0], L_0x7fc746f2d5f0, L_0x7fc746e04340;
S_0x7fc746ddb4b0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746ddb2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746ddb680 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746ddcc30_0 .net "a", 1 0, L_0x7fc746f29300;  1 drivers
v0x7fc746ddccf0_0 .net "b", 1 0, L_0x7fc746f293a0;  1 drivers
v0x7fc746ddcd90_0 .net "c", 3 0, L_0x7fc746f291a0;  alias, 1 drivers
v0x7fc746ddce20_0 .net "temp", 3 0, L_0x7fc746f28c50;  1 drivers
L_0x7fc746f27f60 .part L_0x7fc746f29300, 0, 1;
L_0x7fc746f28000 .part L_0x7fc746f293a0, 0, 1;
L_0x7fc746f28190 .part L_0x7fc746f29300, 1, 1;
L_0x7fc746f28270 .part L_0x7fc746f293a0, 0, 1;
L_0x7fc746f28440 .part L_0x7fc746f29300, 0, 1;
L_0x7fc746f284e0 .part L_0x7fc746f293a0, 1, 1;
L_0x7fc746f28670 .part L_0x7fc746f29300, 1, 1;
L_0x7fc746f28790 .part L_0x7fc746f293a0, 1, 1;
L_0x7fc746f28ac0 .part L_0x7fc746f28c50, 0, 1;
L_0x7fc746f28bb0 .part L_0x7fc746f28c50, 1, 1;
L_0x7fc746f28c50 .concat8 [ 1 1 1 1], L_0x7fc746f28350, L_0x7fc746f28580, L_0x7fc746f288b0, L_0x7fc746f289d0;
L_0x7fc746f28f70 .part L_0x7fc746f28c50, 2, 1;
L_0x7fc746f29090 .part L_0x7fc746f28c50, 3, 1;
L_0x7fc746f291a0 .concat8 [ 1 1 1 1], L_0x7fc746f280a0, L_0x7fc746f28960, L_0x7fc746f28e50, L_0x7fc746f28ec0;
S_0x7fc746ddb790 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746ddb4b0;
 .timescale -9 -12;
L_0x7fc746f280a0 .functor AND 1, L_0x7fc746f27f60, L_0x7fc746f28000, C4<1>, C4<1>;
L_0x7fc746f28350 .functor AND 1, L_0x7fc746f28190, L_0x7fc746f28270, C4<1>, C4<1>;
L_0x7fc746f28580 .functor AND 1, L_0x7fc746f28440, L_0x7fc746f284e0, C4<1>, C4<1>;
L_0x7fc746f288b0 .functor AND 1, L_0x7fc746f28670, L_0x7fc746f28790, C4<1>, C4<1>;
v0x7fc746ddc350_0 .net *"_ivl_0", 0 0, L_0x7fc746f27f60;  1 drivers
v0x7fc746ddc410_0 .net *"_ivl_1", 0 0, L_0x7fc746f28000;  1 drivers
v0x7fc746ddc4b0_0 .net *"_ivl_10", 0 0, L_0x7fc746f28580;  1 drivers
v0x7fc746ddc560_0 .net *"_ivl_12", 0 0, L_0x7fc746f28670;  1 drivers
v0x7fc746ddc610_0 .net *"_ivl_13", 0 0, L_0x7fc746f28790;  1 drivers
v0x7fc746ddc700_0 .net *"_ivl_14", 0 0, L_0x7fc746f288b0;  1 drivers
v0x7fc746ddc7b0_0 .net *"_ivl_2", 0 0, L_0x7fc746f280a0;  1 drivers
v0x7fc746ddc860_0 .net *"_ivl_4", 0 0, L_0x7fc746f28190;  1 drivers
v0x7fc746ddc910_0 .net *"_ivl_5", 0 0, L_0x7fc746f28270;  1 drivers
v0x7fc746ddca20_0 .net *"_ivl_6", 0 0, L_0x7fc746f28350;  1 drivers
v0x7fc746ddcad0_0 .net *"_ivl_8", 0 0, L_0x7fc746f28440;  1 drivers
v0x7fc746ddcb80_0 .net *"_ivl_9", 0 0, L_0x7fc746f284e0;  1 drivers
S_0x7fc746ddb960 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746ddb790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f28960 .functor XOR 1, L_0x7fc746f28ac0, L_0x7fc746f28bb0, C4<0>, C4<0>;
L_0x7fc746f289d0 .functor AND 1, L_0x7fc746f28ac0, L_0x7fc746f28bb0, C4<1>, C4<1>;
v0x7fc746ddbbb0_0 .net "a", 0 0, L_0x7fc746f28ac0;  1 drivers
v0x7fc746ddbc60_0 .net "b", 0 0, L_0x7fc746f28bb0;  1 drivers
v0x7fc746ddbd00_0 .net "c", 0 0, L_0x7fc746f289d0;  1 drivers
v0x7fc746ddbd90_0 .net "s", 0 0, L_0x7fc746f28960;  1 drivers
S_0x7fc746ddbe30 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746ddb790;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f28e50 .functor XOR 1, L_0x7fc746f28f70, L_0x7fc746f29090, C4<0>, C4<0>;
L_0x7fc746f28ec0 .functor AND 1, L_0x7fc746f28f70, L_0x7fc746f29090, C4<1>, C4<1>;
v0x7fc746ddc060_0 .net "a", 0 0, L_0x7fc746f28f70;  1 drivers
v0x7fc746ddc100_0 .net "b", 0 0, L_0x7fc746f29090;  1 drivers
v0x7fc746ddc1a0_0 .net "c", 0 0, L_0x7fc746f28ec0;  1 drivers
v0x7fc746ddc250_0 .net "s", 0 0, L_0x7fc746f28e50;  1 drivers
S_0x7fc746ddcf20 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746ddb2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746ddd0f0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746dde6f0_0 .net "a", 1 0, L_0x7fc746f2a7e0;  1 drivers
v0x7fc746dde7b0_0 .net "b", 1 0, L_0x7fc746f2a8c0;  1 drivers
v0x7fc746dde850_0 .net "c", 3 0, L_0x7fc746f2a680;  alias, 1 drivers
v0x7fc746dde8e0_0 .net "temp", 3 0, L_0x7fc746f2a130;  1 drivers
L_0x7fc746f29440 .part L_0x7fc746f2a7e0, 0, 1;
L_0x7fc746f294e0 .part L_0x7fc746f2a8c0, 0, 1;
L_0x7fc746f29670 .part L_0x7fc746f2a7e0, 1, 1;
L_0x7fc746f29750 .part L_0x7fc746f2a8c0, 0, 1;
L_0x7fc746f29920 .part L_0x7fc746f2a7e0, 0, 1;
L_0x7fc746f299c0 .part L_0x7fc746f2a8c0, 1, 1;
L_0x7fc746f29b50 .part L_0x7fc746f2a7e0, 1, 1;
L_0x7fc746f29c70 .part L_0x7fc746f2a8c0, 1, 1;
L_0x7fc746f29fa0 .part L_0x7fc746f2a130, 0, 1;
L_0x7fc746f2a090 .part L_0x7fc746f2a130, 1, 1;
L_0x7fc746f2a130 .concat8 [ 1 1 1 1], L_0x7fc746f29830, L_0x7fc746f29a60, L_0x7fc746f29d90, L_0x7fc746f29eb0;
L_0x7fc746f2a450 .part L_0x7fc746f2a130, 2, 1;
L_0x7fc746f2a570 .part L_0x7fc746f2a130, 3, 1;
L_0x7fc746f2a680 .concat8 [ 1 1 1 1], L_0x7fc746f29580, L_0x7fc746f29e40, L_0x7fc746f2a330, L_0x7fc746f2a3a0;
S_0x7fc746ddd260 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746ddcf20;
 .timescale -9 -12;
L_0x7fc746f29580 .functor AND 1, L_0x7fc746f29440, L_0x7fc746f294e0, C4<1>, C4<1>;
L_0x7fc746f29830 .functor AND 1, L_0x7fc746f29670, L_0x7fc746f29750, C4<1>, C4<1>;
L_0x7fc746f29a60 .functor AND 1, L_0x7fc746f29920, L_0x7fc746f299c0, C4<1>, C4<1>;
L_0x7fc746f29d90 .functor AND 1, L_0x7fc746f29b50, L_0x7fc746f29c70, C4<1>, C4<1>;
v0x7fc746ddde10_0 .net *"_ivl_0", 0 0, L_0x7fc746f29440;  1 drivers
v0x7fc746ddded0_0 .net *"_ivl_1", 0 0, L_0x7fc746f294e0;  1 drivers
v0x7fc746dddf70_0 .net *"_ivl_10", 0 0, L_0x7fc746f29a60;  1 drivers
v0x7fc746dde020_0 .net *"_ivl_12", 0 0, L_0x7fc746f29b50;  1 drivers
v0x7fc746dde0d0_0 .net *"_ivl_13", 0 0, L_0x7fc746f29c70;  1 drivers
v0x7fc746dde1c0_0 .net *"_ivl_14", 0 0, L_0x7fc746f29d90;  1 drivers
v0x7fc746dde270_0 .net *"_ivl_2", 0 0, L_0x7fc746f29580;  1 drivers
v0x7fc746dde320_0 .net *"_ivl_4", 0 0, L_0x7fc746f29670;  1 drivers
v0x7fc746dde3d0_0 .net *"_ivl_5", 0 0, L_0x7fc746f29750;  1 drivers
v0x7fc746dde4e0_0 .net *"_ivl_6", 0 0, L_0x7fc746f29830;  1 drivers
v0x7fc746dde590_0 .net *"_ivl_8", 0 0, L_0x7fc746f29920;  1 drivers
v0x7fc746dde640_0 .net *"_ivl_9", 0 0, L_0x7fc746f299c0;  1 drivers
S_0x7fc746ddd420 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746ddd260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f29e40 .functor XOR 1, L_0x7fc746f29fa0, L_0x7fc746f2a090, C4<0>, C4<0>;
L_0x7fc746f29eb0 .functor AND 1, L_0x7fc746f29fa0, L_0x7fc746f2a090, C4<1>, C4<1>;
v0x7fc746ddd670_0 .net "a", 0 0, L_0x7fc746f29fa0;  1 drivers
v0x7fc746ddd720_0 .net "b", 0 0, L_0x7fc746f2a090;  1 drivers
v0x7fc746ddd7c0_0 .net "c", 0 0, L_0x7fc746f29eb0;  1 drivers
v0x7fc746ddd850_0 .net "s", 0 0, L_0x7fc746f29e40;  1 drivers
S_0x7fc746ddd8f0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746ddd260;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f2a330 .functor XOR 1, L_0x7fc746f2a450, L_0x7fc746f2a570, C4<0>, C4<0>;
L_0x7fc746f2a3a0 .functor AND 1, L_0x7fc746f2a450, L_0x7fc746f2a570, C4<1>, C4<1>;
v0x7fc746dddb20_0 .net "a", 0 0, L_0x7fc746f2a450;  1 drivers
v0x7fc746dddbc0_0 .net "b", 0 0, L_0x7fc746f2a570;  1 drivers
v0x7fc746dddc60_0 .net "c", 0 0, L_0x7fc746f2a3a0;  1 drivers
v0x7fc746dddd10_0 .net "s", 0 0, L_0x7fc746f2a330;  1 drivers
S_0x7fc746dde9e0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746ddb2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746ddeba0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746de01c0_0 .net "a", 1 0, L_0x7fc746f2bd40;  1 drivers
v0x7fc746de0280_0 .net "b", 1 0, L_0x7fc746f2bde0;  1 drivers
v0x7fc746de0320_0 .net "c", 3 0, L_0x7fc746f2bbe0;  alias, 1 drivers
v0x7fc746de03b0_0 .net "temp", 3 0, L_0x7fc746f2b690;  1 drivers
L_0x7fc746f2a9a0 .part L_0x7fc746f2bd40, 0, 1;
L_0x7fc746f2aa40 .part L_0x7fc746f2bde0, 0, 1;
L_0x7fc746f2abd0 .part L_0x7fc746f2bd40, 1, 1;
L_0x7fc746f2acb0 .part L_0x7fc746f2bde0, 0, 1;
L_0x7fc746f2ae80 .part L_0x7fc746f2bd40, 0, 1;
L_0x7fc746f2af20 .part L_0x7fc746f2bde0, 1, 1;
L_0x7fc746f2b0b0 .part L_0x7fc746f2bd40, 1, 1;
L_0x7fc746f2b1d0 .part L_0x7fc746f2bde0, 1, 1;
L_0x7fc746f2b500 .part L_0x7fc746f2b690, 0, 1;
L_0x7fc746f2b5f0 .part L_0x7fc746f2b690, 1, 1;
L_0x7fc746f2b690 .concat8 [ 1 1 1 1], L_0x7fc746f2ad90, L_0x7fc746f2afc0, L_0x7fc746f2b2f0, L_0x7fc746f2b410;
L_0x7fc746f2b9b0 .part L_0x7fc746f2b690, 2, 1;
L_0x7fc746f2bad0 .part L_0x7fc746f2b690, 3, 1;
L_0x7fc746f2bbe0 .concat8 [ 1 1 1 1], L_0x7fc746f2aae0, L_0x7fc746f2b3a0, L_0x7fc746f2b890, L_0x7fc746f2b900;
S_0x7fc746dded30 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746dde9e0;
 .timescale -9 -12;
L_0x7fc746f2aae0 .functor AND 1, L_0x7fc746f2a9a0, L_0x7fc746f2aa40, C4<1>, C4<1>;
L_0x7fc746f2ad90 .functor AND 1, L_0x7fc746f2abd0, L_0x7fc746f2acb0, C4<1>, C4<1>;
L_0x7fc746f2afc0 .functor AND 1, L_0x7fc746f2ae80, L_0x7fc746f2af20, C4<1>, C4<1>;
L_0x7fc746f2b2f0 .functor AND 1, L_0x7fc746f2b0b0, L_0x7fc746f2b1d0, C4<1>, C4<1>;
v0x7fc746ddf8e0_0 .net *"_ivl_0", 0 0, L_0x7fc746f2a9a0;  1 drivers
v0x7fc746ddf9a0_0 .net *"_ivl_1", 0 0, L_0x7fc746f2aa40;  1 drivers
v0x7fc746ddfa40_0 .net *"_ivl_10", 0 0, L_0x7fc746f2afc0;  1 drivers
v0x7fc746ddfaf0_0 .net *"_ivl_12", 0 0, L_0x7fc746f2b0b0;  1 drivers
v0x7fc746ddfba0_0 .net *"_ivl_13", 0 0, L_0x7fc746f2b1d0;  1 drivers
v0x7fc746ddfc90_0 .net *"_ivl_14", 0 0, L_0x7fc746f2b2f0;  1 drivers
v0x7fc746ddfd40_0 .net *"_ivl_2", 0 0, L_0x7fc746f2aae0;  1 drivers
v0x7fc746ddfdf0_0 .net *"_ivl_4", 0 0, L_0x7fc746f2abd0;  1 drivers
v0x7fc746ddfea0_0 .net *"_ivl_5", 0 0, L_0x7fc746f2acb0;  1 drivers
v0x7fc746ddffb0_0 .net *"_ivl_6", 0 0, L_0x7fc746f2ad90;  1 drivers
v0x7fc746de0060_0 .net *"_ivl_8", 0 0, L_0x7fc746f2ae80;  1 drivers
v0x7fc746de0110_0 .net *"_ivl_9", 0 0, L_0x7fc746f2af20;  1 drivers
S_0x7fc746ddeef0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746dded30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f2b3a0 .functor XOR 1, L_0x7fc746f2b500, L_0x7fc746f2b5f0, C4<0>, C4<0>;
L_0x7fc746f2b410 .functor AND 1, L_0x7fc746f2b500, L_0x7fc746f2b5f0, C4<1>, C4<1>;
v0x7fc746ddf140_0 .net "a", 0 0, L_0x7fc746f2b500;  1 drivers
v0x7fc746ddf1f0_0 .net "b", 0 0, L_0x7fc746f2b5f0;  1 drivers
v0x7fc746ddf290_0 .net "c", 0 0, L_0x7fc746f2b410;  1 drivers
v0x7fc746ddf320_0 .net "s", 0 0, L_0x7fc746f2b3a0;  1 drivers
S_0x7fc746ddf3c0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746dded30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f2b890 .functor XOR 1, L_0x7fc746f2b9b0, L_0x7fc746f2bad0, C4<0>, C4<0>;
L_0x7fc746f2b900 .functor AND 1, L_0x7fc746f2b9b0, L_0x7fc746f2bad0, C4<1>, C4<1>;
v0x7fc746ddf5f0_0 .net "a", 0 0, L_0x7fc746f2b9b0;  1 drivers
v0x7fc746ddf690_0 .net "b", 0 0, L_0x7fc746f2bad0;  1 drivers
v0x7fc746ddf730_0 .net "c", 0 0, L_0x7fc746f2b900;  1 drivers
v0x7fc746ddf7e0_0 .net "s", 0 0, L_0x7fc746f2b890;  1 drivers
S_0x7fc746de04b0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746ddb2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746de0670 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746de1c80_0 .net "a", 1 0, L_0x7fc746f2d220;  1 drivers
v0x7fc746de1d40_0 .net "b", 1 0, L_0x7fc746f2d340;  1 drivers
v0x7fc746de1de0_0 .net "c", 3 0, L_0x7fc746f2d0c0;  alias, 1 drivers
v0x7fc746de1e70_0 .net "temp", 3 0, L_0x7fc746f2cb70;  1 drivers
L_0x7fc746f2be80 .part L_0x7fc746f2d220, 0, 1;
L_0x7fc746f2bf20 .part L_0x7fc746f2d340, 0, 1;
L_0x7fc746f2c0b0 .part L_0x7fc746f2d220, 1, 1;
L_0x7fc746f2c190 .part L_0x7fc746f2d340, 0, 1;
L_0x7fc746f2c360 .part L_0x7fc746f2d220, 0, 1;
L_0x7fc746f2c400 .part L_0x7fc746f2d340, 1, 1;
L_0x7fc746f2c590 .part L_0x7fc746f2d220, 1, 1;
L_0x7fc746f2c6b0 .part L_0x7fc746f2d340, 1, 1;
L_0x7fc746f2c9e0 .part L_0x7fc746f2cb70, 0, 1;
L_0x7fc746f2cad0 .part L_0x7fc746f2cb70, 1, 1;
L_0x7fc746f2cb70 .concat8 [ 1 1 1 1], L_0x7fc746f2c270, L_0x7fc746f2c4a0, L_0x7fc746f2c7d0, L_0x7fc746f2c8f0;
L_0x7fc746f2ce90 .part L_0x7fc746f2cb70, 2, 1;
L_0x7fc746f2cfb0 .part L_0x7fc746f2cb70, 3, 1;
L_0x7fc746f2d0c0 .concat8 [ 1 1 1 1], L_0x7fc746f2bfc0, L_0x7fc746f2c880, L_0x7fc746f2cd70, L_0x7fc746f2cde0;
S_0x7fc746de07e0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746de04b0;
 .timescale -9 -12;
L_0x7fc746f2bfc0 .functor AND 1, L_0x7fc746f2be80, L_0x7fc746f2bf20, C4<1>, C4<1>;
L_0x7fc746f2c270 .functor AND 1, L_0x7fc746f2c0b0, L_0x7fc746f2c190, C4<1>, C4<1>;
L_0x7fc746f2c4a0 .functor AND 1, L_0x7fc746f2c360, L_0x7fc746f2c400, C4<1>, C4<1>;
L_0x7fc746f2c7d0 .functor AND 1, L_0x7fc746f2c590, L_0x7fc746f2c6b0, C4<1>, C4<1>;
v0x7fc746de13a0_0 .net *"_ivl_0", 0 0, L_0x7fc746f2be80;  1 drivers
v0x7fc746de1460_0 .net *"_ivl_1", 0 0, L_0x7fc746f2bf20;  1 drivers
v0x7fc746de1500_0 .net *"_ivl_10", 0 0, L_0x7fc746f2c4a0;  1 drivers
v0x7fc746de15b0_0 .net *"_ivl_12", 0 0, L_0x7fc746f2c590;  1 drivers
v0x7fc746de1660_0 .net *"_ivl_13", 0 0, L_0x7fc746f2c6b0;  1 drivers
v0x7fc746de1750_0 .net *"_ivl_14", 0 0, L_0x7fc746f2c7d0;  1 drivers
v0x7fc746de1800_0 .net *"_ivl_2", 0 0, L_0x7fc746f2bfc0;  1 drivers
v0x7fc746de18b0_0 .net *"_ivl_4", 0 0, L_0x7fc746f2c0b0;  1 drivers
v0x7fc746de1960_0 .net *"_ivl_5", 0 0, L_0x7fc746f2c190;  1 drivers
v0x7fc746de1a70_0 .net *"_ivl_6", 0 0, L_0x7fc746f2c270;  1 drivers
v0x7fc746de1b20_0 .net *"_ivl_8", 0 0, L_0x7fc746f2c360;  1 drivers
v0x7fc746de1bd0_0 .net *"_ivl_9", 0 0, L_0x7fc746f2c400;  1 drivers
S_0x7fc746de09b0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746de07e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f2c880 .functor XOR 1, L_0x7fc746f2c9e0, L_0x7fc746f2cad0, C4<0>, C4<0>;
L_0x7fc746f2c8f0 .functor AND 1, L_0x7fc746f2c9e0, L_0x7fc746f2cad0, C4<1>, C4<1>;
v0x7fc746de0c00_0 .net "a", 0 0, L_0x7fc746f2c9e0;  1 drivers
v0x7fc746de0cb0_0 .net "b", 0 0, L_0x7fc746f2cad0;  1 drivers
v0x7fc746de0d50_0 .net "c", 0 0, L_0x7fc746f2c8f0;  1 drivers
v0x7fc746de0de0_0 .net "s", 0 0, L_0x7fc746f2c880;  1 drivers
S_0x7fc746de0e80 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746de07e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f2cd70 .functor XOR 1, L_0x7fc746f2ce90, L_0x7fc746f2cfb0, C4<0>, C4<0>;
L_0x7fc746f2cde0 .functor AND 1, L_0x7fc746f2ce90, L_0x7fc746f2cfb0, C4<1>, C4<1>;
v0x7fc746de10b0_0 .net "a", 0 0, L_0x7fc746f2ce90;  1 drivers
v0x7fc746de1150_0 .net "b", 0 0, L_0x7fc746f2cfb0;  1 drivers
v0x7fc746de11f0_0 .net "c", 0 0, L_0x7fc746f2cde0;  1 drivers
v0x7fc746de12a0_0 .net "s", 0 0, L_0x7fc746f2cd70;  1 drivers
S_0x7fc746de2ed0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746dcafe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746de3090 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746dea3a0_0 .net "a", 3 0, L_0x7fc746f34100;  1 drivers
v0x7fc746dea460_0 .net "b", 3 0, L_0x7fc746f34220;  1 drivers
v0x7fc746dea500_0 .net "c", 7 0, L_0x7fc746f33f70;  alias, 1 drivers
v0x7fc746dea5b0_0 .net "concat1", 3 0, L_0x7fc746f336c0;  1 drivers
v0x7fc746dea660_0 .net "concat2", 5 0, L_0x7fc746f338a0;  1 drivers
v0x7fc746dea750_0 .net "concat3", 5 0, L_0x7fc746f33940;  1 drivers
v0x7fc746dea800_0 .net "concat4", 5 0, L_0x7fc746f33bc0;  1 drivers
v0x7fc746dea8b0_0 .net "mul_00", 3 0, L_0x7fc746f2f310;  1 drivers
v0x7fc746dea950_0 .net "mul_01", 3 0, L_0x7fc746f31d50;  1 drivers
v0x7fc746deaa80_0 .net "mul_10", 3 0, L_0x7fc746f307f0;  1 drivers
v0x7fc746deab10_0 .net "mul_11", 3 0, L_0x7fc746f33230;  1 drivers
v0x7fc746deaba0_0 .net "sum_temp1", 3 0, L_0x7fc746f33760;  1 drivers
v0x7fc746deac40_0 .net "sum_temp2", 5 0, L_0x7fc746f33a20;  1 drivers
v0x7fc746deacf0_0 .net "sum_temp3", 5 0, L_0x7fc746f33ca0;  1 drivers
L_0x7fc746f2f470 .part L_0x7fc746f34100, 0, 2;
L_0x7fc746f2f510 .part L_0x7fc746f34220, 0, 2;
L_0x7fc746f30950 .part L_0x7fc746f34100, 2, 2;
L_0x7fc746f30a30 .part L_0x7fc746f34220, 0, 2;
L_0x7fc746f31eb0 .part L_0x7fc746f34100, 0, 2;
L_0x7fc746f31f50 .part L_0x7fc746f34220, 2, 2;
L_0x7fc746f33390 .part L_0x7fc746f34100, 2, 2;
L_0x7fc746f334b0 .part L_0x7fc746f34220, 2, 2;
L_0x7fc746f335d0 .part L_0x7fc746f2f310, 2, 2;
L_0x7fc746f33760 .arith/sum 4, L_0x7fc746f307f0, L_0x7fc746f336c0;
L_0x7fc746f33a20 .arith/sum 6, L_0x7fc746f338a0, L_0x7fc746f33940;
L_0x7fc746f33ca0 .arith/sum 6, L_0x7fc746f33bc0, L_0x7fc746f33a20;
L_0x7fc746f33de0 .part L_0x7fc746f2f310, 0, 2;
L_0x7fc746f33f70 .concat8 [ 2 6 0 0], L_0x7fc746f33de0, L_0x7fc746f34050;
S_0x7fc746de3200 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746de2ed0;
 .timescale -9 -12;
L_0x7fc746f34050 .functor BUFZ 6, L_0x7fc746f33ca0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746de9e90_0 .net *"_ivl_10", 1 0, L_0x7fc746f335d0;  1 drivers
L_0x7fc746e043d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746de9f50_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e043d0;  1 drivers
L_0x7fc746e04418 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746de9ff0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e04418;  1 drivers
L_0x7fc746e04460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746dea0a0_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e04460;  1 drivers
v0x7fc746dea150_0 .net *"_ivl_25", 1 0, L_0x7fc746f33de0;  1 drivers
v0x7fc746dea240_0 .net *"_ivl_27", 5 0, L_0x7fc746f34050;  1 drivers
L_0x7fc746e04388 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746dea2f0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e04388;  1 drivers
L_0x7fc746f336c0 .concat [ 2 2 0 0], L_0x7fc746f335d0, L_0x7fc746e04388;
L_0x7fc746f338a0 .concat [ 4 2 0 0], L_0x7fc746f31d50, L_0x7fc746e043d0;
L_0x7fc746f33940 .concat [ 2 4 0 0], L_0x7fc746e04418, L_0x7fc746f33230;
L_0x7fc746f33bc0 .concat [ 4 2 0 0], L_0x7fc746f33760, L_0x7fc746e04460;
S_0x7fc746de33d0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746de3200;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746de35a0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746de4b50_0 .net "a", 1 0, L_0x7fc746f2f470;  1 drivers
v0x7fc746de4c10_0 .net "b", 1 0, L_0x7fc746f2f510;  1 drivers
v0x7fc746de4cb0_0 .net "c", 3 0, L_0x7fc746f2f310;  alias, 1 drivers
v0x7fc746de4d40_0 .net "temp", 3 0, L_0x7fc746f2edc0;  1 drivers
L_0x7fc746f2e0d0 .part L_0x7fc746f2f470, 0, 1;
L_0x7fc746f2e170 .part L_0x7fc746f2f510, 0, 1;
L_0x7fc746f2e300 .part L_0x7fc746f2f470, 1, 1;
L_0x7fc746f2e3e0 .part L_0x7fc746f2f510, 0, 1;
L_0x7fc746f2e5b0 .part L_0x7fc746f2f470, 0, 1;
L_0x7fc746f2e650 .part L_0x7fc746f2f510, 1, 1;
L_0x7fc746f2e7e0 .part L_0x7fc746f2f470, 1, 1;
L_0x7fc746f2e900 .part L_0x7fc746f2f510, 1, 1;
L_0x7fc746f2ec30 .part L_0x7fc746f2edc0, 0, 1;
L_0x7fc746f2ed20 .part L_0x7fc746f2edc0, 1, 1;
L_0x7fc746f2edc0 .concat8 [ 1 1 1 1], L_0x7fc746f2e4c0, L_0x7fc746f2e6f0, L_0x7fc746f2ea20, L_0x7fc746f2eb40;
L_0x7fc746f2f0e0 .part L_0x7fc746f2edc0, 2, 1;
L_0x7fc746f2f200 .part L_0x7fc746f2edc0, 3, 1;
L_0x7fc746f2f310 .concat8 [ 1 1 1 1], L_0x7fc746f2e210, L_0x7fc746f2ead0, L_0x7fc746f2efc0, L_0x7fc746f2f030;
S_0x7fc746de36b0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746de33d0;
 .timescale -9 -12;
L_0x7fc746f2e210 .functor AND 1, L_0x7fc746f2e0d0, L_0x7fc746f2e170, C4<1>, C4<1>;
L_0x7fc746f2e4c0 .functor AND 1, L_0x7fc746f2e300, L_0x7fc746f2e3e0, C4<1>, C4<1>;
L_0x7fc746f2e6f0 .functor AND 1, L_0x7fc746f2e5b0, L_0x7fc746f2e650, C4<1>, C4<1>;
L_0x7fc746f2ea20 .functor AND 1, L_0x7fc746f2e7e0, L_0x7fc746f2e900, C4<1>, C4<1>;
v0x7fc746de4270_0 .net *"_ivl_0", 0 0, L_0x7fc746f2e0d0;  1 drivers
v0x7fc746de4330_0 .net *"_ivl_1", 0 0, L_0x7fc746f2e170;  1 drivers
v0x7fc746de43d0_0 .net *"_ivl_10", 0 0, L_0x7fc746f2e6f0;  1 drivers
v0x7fc746de4480_0 .net *"_ivl_12", 0 0, L_0x7fc746f2e7e0;  1 drivers
v0x7fc746de4530_0 .net *"_ivl_13", 0 0, L_0x7fc746f2e900;  1 drivers
v0x7fc746de4620_0 .net *"_ivl_14", 0 0, L_0x7fc746f2ea20;  1 drivers
v0x7fc746de46d0_0 .net *"_ivl_2", 0 0, L_0x7fc746f2e210;  1 drivers
v0x7fc746de4780_0 .net *"_ivl_4", 0 0, L_0x7fc746f2e300;  1 drivers
v0x7fc746de4830_0 .net *"_ivl_5", 0 0, L_0x7fc746f2e3e0;  1 drivers
v0x7fc746de4940_0 .net *"_ivl_6", 0 0, L_0x7fc746f2e4c0;  1 drivers
v0x7fc746de49f0_0 .net *"_ivl_8", 0 0, L_0x7fc746f2e5b0;  1 drivers
v0x7fc746de4aa0_0 .net *"_ivl_9", 0 0, L_0x7fc746f2e650;  1 drivers
S_0x7fc746de3880 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746de36b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f2ead0 .functor XOR 1, L_0x7fc746f2ec30, L_0x7fc746f2ed20, C4<0>, C4<0>;
L_0x7fc746f2eb40 .functor AND 1, L_0x7fc746f2ec30, L_0x7fc746f2ed20, C4<1>, C4<1>;
v0x7fc746de3ad0_0 .net "a", 0 0, L_0x7fc746f2ec30;  1 drivers
v0x7fc746de3b80_0 .net "b", 0 0, L_0x7fc746f2ed20;  1 drivers
v0x7fc746de3c20_0 .net "c", 0 0, L_0x7fc746f2eb40;  1 drivers
v0x7fc746de3cb0_0 .net "s", 0 0, L_0x7fc746f2ead0;  1 drivers
S_0x7fc746de3d50 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746de36b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f2efc0 .functor XOR 1, L_0x7fc746f2f0e0, L_0x7fc746f2f200, C4<0>, C4<0>;
L_0x7fc746f2f030 .functor AND 1, L_0x7fc746f2f0e0, L_0x7fc746f2f200, C4<1>, C4<1>;
v0x7fc746de3f80_0 .net "a", 0 0, L_0x7fc746f2f0e0;  1 drivers
v0x7fc746de4020_0 .net "b", 0 0, L_0x7fc746f2f200;  1 drivers
v0x7fc746de40c0_0 .net "c", 0 0, L_0x7fc746f2f030;  1 drivers
v0x7fc746de4170_0 .net "s", 0 0, L_0x7fc746f2efc0;  1 drivers
S_0x7fc746de4e40 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746de3200;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746de5010 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746de6610_0 .net "a", 1 0, L_0x7fc746f30950;  1 drivers
v0x7fc746de66d0_0 .net "b", 1 0, L_0x7fc746f30a30;  1 drivers
v0x7fc746de6770_0 .net "c", 3 0, L_0x7fc746f307f0;  alias, 1 drivers
v0x7fc746de6800_0 .net "temp", 3 0, L_0x7fc746f302a0;  1 drivers
L_0x7fc746f2f5b0 .part L_0x7fc746f30950, 0, 1;
L_0x7fc746f2f650 .part L_0x7fc746f30a30, 0, 1;
L_0x7fc746f2f7e0 .part L_0x7fc746f30950, 1, 1;
L_0x7fc746f2f8c0 .part L_0x7fc746f30a30, 0, 1;
L_0x7fc746f2fa90 .part L_0x7fc746f30950, 0, 1;
L_0x7fc746f2fb30 .part L_0x7fc746f30a30, 1, 1;
L_0x7fc746f2fcc0 .part L_0x7fc746f30950, 1, 1;
L_0x7fc746f2fde0 .part L_0x7fc746f30a30, 1, 1;
L_0x7fc746f30110 .part L_0x7fc746f302a0, 0, 1;
L_0x7fc746f30200 .part L_0x7fc746f302a0, 1, 1;
L_0x7fc746f302a0 .concat8 [ 1 1 1 1], L_0x7fc746f2f9a0, L_0x7fc746f2fbd0, L_0x7fc746f2ff00, L_0x7fc746f30020;
L_0x7fc746f305c0 .part L_0x7fc746f302a0, 2, 1;
L_0x7fc746f306e0 .part L_0x7fc746f302a0, 3, 1;
L_0x7fc746f307f0 .concat8 [ 1 1 1 1], L_0x7fc746f2f6f0, L_0x7fc746f2ffb0, L_0x7fc746f304a0, L_0x7fc746f30510;
S_0x7fc746de5180 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746de4e40;
 .timescale -9 -12;
L_0x7fc746f2f6f0 .functor AND 1, L_0x7fc746f2f5b0, L_0x7fc746f2f650, C4<1>, C4<1>;
L_0x7fc746f2f9a0 .functor AND 1, L_0x7fc746f2f7e0, L_0x7fc746f2f8c0, C4<1>, C4<1>;
L_0x7fc746f2fbd0 .functor AND 1, L_0x7fc746f2fa90, L_0x7fc746f2fb30, C4<1>, C4<1>;
L_0x7fc746f2ff00 .functor AND 1, L_0x7fc746f2fcc0, L_0x7fc746f2fde0, C4<1>, C4<1>;
v0x7fc746de5d30_0 .net *"_ivl_0", 0 0, L_0x7fc746f2f5b0;  1 drivers
v0x7fc746de5df0_0 .net *"_ivl_1", 0 0, L_0x7fc746f2f650;  1 drivers
v0x7fc746de5e90_0 .net *"_ivl_10", 0 0, L_0x7fc746f2fbd0;  1 drivers
v0x7fc746de5f40_0 .net *"_ivl_12", 0 0, L_0x7fc746f2fcc0;  1 drivers
v0x7fc746de5ff0_0 .net *"_ivl_13", 0 0, L_0x7fc746f2fde0;  1 drivers
v0x7fc746de60e0_0 .net *"_ivl_14", 0 0, L_0x7fc746f2ff00;  1 drivers
v0x7fc746de6190_0 .net *"_ivl_2", 0 0, L_0x7fc746f2f6f0;  1 drivers
v0x7fc746de6240_0 .net *"_ivl_4", 0 0, L_0x7fc746f2f7e0;  1 drivers
v0x7fc746de62f0_0 .net *"_ivl_5", 0 0, L_0x7fc746f2f8c0;  1 drivers
v0x7fc746de6400_0 .net *"_ivl_6", 0 0, L_0x7fc746f2f9a0;  1 drivers
v0x7fc746de64b0_0 .net *"_ivl_8", 0 0, L_0x7fc746f2fa90;  1 drivers
v0x7fc746de6560_0 .net *"_ivl_9", 0 0, L_0x7fc746f2fb30;  1 drivers
S_0x7fc746de5340 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746de5180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f2ffb0 .functor XOR 1, L_0x7fc746f30110, L_0x7fc746f30200, C4<0>, C4<0>;
L_0x7fc746f30020 .functor AND 1, L_0x7fc746f30110, L_0x7fc746f30200, C4<1>, C4<1>;
v0x7fc746de5590_0 .net "a", 0 0, L_0x7fc746f30110;  1 drivers
v0x7fc746de5640_0 .net "b", 0 0, L_0x7fc746f30200;  1 drivers
v0x7fc746de56e0_0 .net "c", 0 0, L_0x7fc746f30020;  1 drivers
v0x7fc746de5770_0 .net "s", 0 0, L_0x7fc746f2ffb0;  1 drivers
S_0x7fc746de5810 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746de5180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f304a0 .functor XOR 1, L_0x7fc746f305c0, L_0x7fc746f306e0, C4<0>, C4<0>;
L_0x7fc746f30510 .functor AND 1, L_0x7fc746f305c0, L_0x7fc746f306e0, C4<1>, C4<1>;
v0x7fc746de5a40_0 .net "a", 0 0, L_0x7fc746f305c0;  1 drivers
v0x7fc746de5ae0_0 .net "b", 0 0, L_0x7fc746f306e0;  1 drivers
v0x7fc746de5b80_0 .net "c", 0 0, L_0x7fc746f30510;  1 drivers
v0x7fc746de5c30_0 .net "s", 0 0, L_0x7fc746f304a0;  1 drivers
S_0x7fc746de6900 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746de3200;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746de6ac0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746de80e0_0 .net "a", 1 0, L_0x7fc746f31eb0;  1 drivers
v0x7fc746de81a0_0 .net "b", 1 0, L_0x7fc746f31f50;  1 drivers
v0x7fc746de8240_0 .net "c", 3 0, L_0x7fc746f31d50;  alias, 1 drivers
v0x7fc746de82d0_0 .net "temp", 3 0, L_0x7fc746f31800;  1 drivers
L_0x7fc746f30b10 .part L_0x7fc746f31eb0, 0, 1;
L_0x7fc746f30bb0 .part L_0x7fc746f31f50, 0, 1;
L_0x7fc746f30d40 .part L_0x7fc746f31eb0, 1, 1;
L_0x7fc746f30e20 .part L_0x7fc746f31f50, 0, 1;
L_0x7fc746f30ff0 .part L_0x7fc746f31eb0, 0, 1;
L_0x7fc746f31090 .part L_0x7fc746f31f50, 1, 1;
L_0x7fc746f31220 .part L_0x7fc746f31eb0, 1, 1;
L_0x7fc746f31340 .part L_0x7fc746f31f50, 1, 1;
L_0x7fc746f31670 .part L_0x7fc746f31800, 0, 1;
L_0x7fc746f31760 .part L_0x7fc746f31800, 1, 1;
L_0x7fc746f31800 .concat8 [ 1 1 1 1], L_0x7fc746f30f00, L_0x7fc746f31130, L_0x7fc746f31460, L_0x7fc746f31580;
L_0x7fc746f31b20 .part L_0x7fc746f31800, 2, 1;
L_0x7fc746f31c40 .part L_0x7fc746f31800, 3, 1;
L_0x7fc746f31d50 .concat8 [ 1 1 1 1], L_0x7fc746f30c50, L_0x7fc746f31510, L_0x7fc746f31a00, L_0x7fc746f31a70;
S_0x7fc746de6c50 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746de6900;
 .timescale -9 -12;
L_0x7fc746f30c50 .functor AND 1, L_0x7fc746f30b10, L_0x7fc746f30bb0, C4<1>, C4<1>;
L_0x7fc746f30f00 .functor AND 1, L_0x7fc746f30d40, L_0x7fc746f30e20, C4<1>, C4<1>;
L_0x7fc746f31130 .functor AND 1, L_0x7fc746f30ff0, L_0x7fc746f31090, C4<1>, C4<1>;
L_0x7fc746f31460 .functor AND 1, L_0x7fc746f31220, L_0x7fc746f31340, C4<1>, C4<1>;
v0x7fc746de7800_0 .net *"_ivl_0", 0 0, L_0x7fc746f30b10;  1 drivers
v0x7fc746de78c0_0 .net *"_ivl_1", 0 0, L_0x7fc746f30bb0;  1 drivers
v0x7fc746de7960_0 .net *"_ivl_10", 0 0, L_0x7fc746f31130;  1 drivers
v0x7fc746de7a10_0 .net *"_ivl_12", 0 0, L_0x7fc746f31220;  1 drivers
v0x7fc746de7ac0_0 .net *"_ivl_13", 0 0, L_0x7fc746f31340;  1 drivers
v0x7fc746de7bb0_0 .net *"_ivl_14", 0 0, L_0x7fc746f31460;  1 drivers
v0x7fc746de7c60_0 .net *"_ivl_2", 0 0, L_0x7fc746f30c50;  1 drivers
v0x7fc746de7d10_0 .net *"_ivl_4", 0 0, L_0x7fc746f30d40;  1 drivers
v0x7fc746de7dc0_0 .net *"_ivl_5", 0 0, L_0x7fc746f30e20;  1 drivers
v0x7fc746de7ed0_0 .net *"_ivl_6", 0 0, L_0x7fc746f30f00;  1 drivers
v0x7fc746de7f80_0 .net *"_ivl_8", 0 0, L_0x7fc746f30ff0;  1 drivers
v0x7fc746de8030_0 .net *"_ivl_9", 0 0, L_0x7fc746f31090;  1 drivers
S_0x7fc746de6e10 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746de6c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f31510 .functor XOR 1, L_0x7fc746f31670, L_0x7fc746f31760, C4<0>, C4<0>;
L_0x7fc746f31580 .functor AND 1, L_0x7fc746f31670, L_0x7fc746f31760, C4<1>, C4<1>;
v0x7fc746de7060_0 .net "a", 0 0, L_0x7fc746f31670;  1 drivers
v0x7fc746de7110_0 .net "b", 0 0, L_0x7fc746f31760;  1 drivers
v0x7fc746de71b0_0 .net "c", 0 0, L_0x7fc746f31580;  1 drivers
v0x7fc746de7240_0 .net "s", 0 0, L_0x7fc746f31510;  1 drivers
S_0x7fc746de72e0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746de6c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f31a00 .functor XOR 1, L_0x7fc746f31b20, L_0x7fc746f31c40, C4<0>, C4<0>;
L_0x7fc746f31a70 .functor AND 1, L_0x7fc746f31b20, L_0x7fc746f31c40, C4<1>, C4<1>;
v0x7fc746de7510_0 .net "a", 0 0, L_0x7fc746f31b20;  1 drivers
v0x7fc746de75b0_0 .net "b", 0 0, L_0x7fc746f31c40;  1 drivers
v0x7fc746de7650_0 .net "c", 0 0, L_0x7fc746f31a70;  1 drivers
v0x7fc746de7700_0 .net "s", 0 0, L_0x7fc746f31a00;  1 drivers
S_0x7fc746de83d0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746de3200;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746de8590 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746de9ba0_0 .net "a", 1 0, L_0x7fc746f33390;  1 drivers
v0x7fc746de9c60_0 .net "b", 1 0, L_0x7fc746f334b0;  1 drivers
v0x7fc746de9d00_0 .net "c", 3 0, L_0x7fc746f33230;  alias, 1 drivers
v0x7fc746de9d90_0 .net "temp", 3 0, L_0x7fc746f32ce0;  1 drivers
L_0x7fc746f31ff0 .part L_0x7fc746f33390, 0, 1;
L_0x7fc746f32090 .part L_0x7fc746f334b0, 0, 1;
L_0x7fc746f32220 .part L_0x7fc746f33390, 1, 1;
L_0x7fc746f32300 .part L_0x7fc746f334b0, 0, 1;
L_0x7fc746f324d0 .part L_0x7fc746f33390, 0, 1;
L_0x7fc746f32570 .part L_0x7fc746f334b0, 1, 1;
L_0x7fc746f32700 .part L_0x7fc746f33390, 1, 1;
L_0x7fc746f32820 .part L_0x7fc746f334b0, 1, 1;
L_0x7fc746f32b50 .part L_0x7fc746f32ce0, 0, 1;
L_0x7fc746f32c40 .part L_0x7fc746f32ce0, 1, 1;
L_0x7fc746f32ce0 .concat8 [ 1 1 1 1], L_0x7fc746f323e0, L_0x7fc746f32610, L_0x7fc746f32940, L_0x7fc746f32a60;
L_0x7fc746f33000 .part L_0x7fc746f32ce0, 2, 1;
L_0x7fc746f33120 .part L_0x7fc746f32ce0, 3, 1;
L_0x7fc746f33230 .concat8 [ 1 1 1 1], L_0x7fc746f32130, L_0x7fc746f329f0, L_0x7fc746f32ee0, L_0x7fc746f32f50;
S_0x7fc746de8700 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746de83d0;
 .timescale -9 -12;
L_0x7fc746f32130 .functor AND 1, L_0x7fc746f31ff0, L_0x7fc746f32090, C4<1>, C4<1>;
L_0x7fc746f323e0 .functor AND 1, L_0x7fc746f32220, L_0x7fc746f32300, C4<1>, C4<1>;
L_0x7fc746f32610 .functor AND 1, L_0x7fc746f324d0, L_0x7fc746f32570, C4<1>, C4<1>;
L_0x7fc746f32940 .functor AND 1, L_0x7fc746f32700, L_0x7fc746f32820, C4<1>, C4<1>;
v0x7fc746de92c0_0 .net *"_ivl_0", 0 0, L_0x7fc746f31ff0;  1 drivers
v0x7fc746de9380_0 .net *"_ivl_1", 0 0, L_0x7fc746f32090;  1 drivers
v0x7fc746de9420_0 .net *"_ivl_10", 0 0, L_0x7fc746f32610;  1 drivers
v0x7fc746de94d0_0 .net *"_ivl_12", 0 0, L_0x7fc746f32700;  1 drivers
v0x7fc746de9580_0 .net *"_ivl_13", 0 0, L_0x7fc746f32820;  1 drivers
v0x7fc746de9670_0 .net *"_ivl_14", 0 0, L_0x7fc746f32940;  1 drivers
v0x7fc746de9720_0 .net *"_ivl_2", 0 0, L_0x7fc746f32130;  1 drivers
v0x7fc746de97d0_0 .net *"_ivl_4", 0 0, L_0x7fc746f32220;  1 drivers
v0x7fc746de9880_0 .net *"_ivl_5", 0 0, L_0x7fc746f32300;  1 drivers
v0x7fc746de9990_0 .net *"_ivl_6", 0 0, L_0x7fc746f323e0;  1 drivers
v0x7fc746de9a40_0 .net *"_ivl_8", 0 0, L_0x7fc746f324d0;  1 drivers
v0x7fc746de9af0_0 .net *"_ivl_9", 0 0, L_0x7fc746f32570;  1 drivers
S_0x7fc746de88d0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746de8700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f329f0 .functor XOR 1, L_0x7fc746f32b50, L_0x7fc746f32c40, C4<0>, C4<0>;
L_0x7fc746f32a60 .functor AND 1, L_0x7fc746f32b50, L_0x7fc746f32c40, C4<1>, C4<1>;
v0x7fc746de8b20_0 .net "a", 0 0, L_0x7fc746f32b50;  1 drivers
v0x7fc746de8bd0_0 .net "b", 0 0, L_0x7fc746f32c40;  1 drivers
v0x7fc746de8c70_0 .net "c", 0 0, L_0x7fc746f32a60;  1 drivers
v0x7fc746de8d00_0 .net "s", 0 0, L_0x7fc746f329f0;  1 drivers
S_0x7fc746de8da0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746de8700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f32ee0 .functor XOR 1, L_0x7fc746f33000, L_0x7fc746f33120, C4<0>, C4<0>;
L_0x7fc746f32f50 .functor AND 1, L_0x7fc746f33000, L_0x7fc746f33120, C4<1>, C4<1>;
v0x7fc746de8fd0_0 .net "a", 0 0, L_0x7fc746f33000;  1 drivers
v0x7fc746de9070_0 .net "b", 0 0, L_0x7fc746f33120;  1 drivers
v0x7fc746de9110_0 .net "c", 0 0, L_0x7fc746f32f50;  1 drivers
v0x7fc746de91c0_0 .net "s", 0 0, L_0x7fc746f32ee0;  1 drivers
S_0x7fc746deccb0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc74567fb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x7fc746dece70 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000010000>;
v0x7fc746420e50_0 .net "a", 15 0, L_0x7fc746f9f8a0;  1 drivers
v0x7fc746420f10_0 .net "b", 15 0, L_0x7fc746f9f980;  1 drivers
v0x7fc746420fb0_0 .net "c", 31 0, L_0x7fc746f9f710;  alias, 1 drivers
v0x7fc746421060_0 .net "concat1", 15 0, L_0x7fc746f9ee40;  1 drivers
v0x7fc746421110_0 .net "concat2", 23 0, L_0x7fc746f9f020;  1 drivers
v0x7fc746421200_0 .net "concat3", 23 0, L_0x7fc746f9f0c0;  1 drivers
v0x7fc7464212b0_0 .net "concat4", 23 0, L_0x7fc746f9f360;  1 drivers
v0x7fc746421360_0 .net "mul_00", 15 0, L_0x7fc746f4ee90;  1 drivers
v0x7fc746421400_0 .net "mul_01", 15 0, L_0x7fc746f83c70;  1 drivers
v0x7fc746421540_0 .net "mul_10", 15 0, L_0x7fc746f68f00;  1 drivers
v0x7fc746421600_0 .net "mul_11", 15 0, L_0x7fc746f9e980;  1 drivers
v0x7fc7464216c0_0 .net "sum_temp1", 15 0, L_0x7fc746f9eee0;  1 drivers
v0x7fc746421750_0 .net "sum_temp2", 23 0, L_0x7fc746f9f1a0;  1 drivers
v0x7fc7464217e0_0 .net "sum_temp3", 23 0, L_0x7fc746f9f440;  1 drivers
L_0x7fc746f4f020 .part L_0x7fc746f9f8a0, 0, 8;
L_0x7fc746f4f0c0 .part L_0x7fc746f9f980, 0, 8;
L_0x7fc746f69090 .part L_0x7fc746f9f8a0, 8, 8;
L_0x7fc746f69170 .part L_0x7fc746f9f980, 0, 8;
L_0x7fc746f83e00 .part L_0x7fc746f9f8a0, 0, 8;
L_0x7fc746f83ea0 .part L_0x7fc746f9f980, 8, 8;
L_0x7fc746f9eb10 .part L_0x7fc746f9f8a0, 8, 8;
L_0x7fc746f9ec30 .part L_0x7fc746f9f980, 8, 8;
L_0x7fc746f9ed50 .part L_0x7fc746f4ee90, 8, 8;
L_0x7fc746f9eee0 .arith/sum 16, L_0x7fc746f68f00, L_0x7fc746f9ee40;
L_0x7fc746f9f1a0 .arith/sum 24, L_0x7fc746f9f020, L_0x7fc746f9f0c0;
L_0x7fc746f9f440 .arith/sum 24, L_0x7fc746f9f360, L_0x7fc746f9f1a0;
L_0x7fc746f9f580 .part L_0x7fc746f4ee90, 0, 8;
L_0x7fc746f9f710 .concat8 [ 8 24 0 0], L_0x7fc746f9f580, L_0x7fc746f9f7f0;
S_0x7fc746decfe0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746deccb0;
 .timescale -9 -12;
L_0x7fc746f9f7f0 .functor BUFZ 24, L_0x7fc746f9f440, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x7fc746420920_0 .net *"_ivl_10", 7 0, L_0x7fc746f9ed50;  1 drivers
L_0x7fc746e05db0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc7464209e0_0 .net/2u *"_ivl_13", 7 0, L_0x7fc746e05db0;  1 drivers
L_0x7fc746e05df8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc746420a90_0 .net/2u *"_ivl_17", 7 0, L_0x7fc746e05df8;  1 drivers
L_0x7fc746e05e40 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc746420b50_0 .net/2u *"_ivl_21", 7 0, L_0x7fc746e05e40;  1 drivers
v0x7fc746420c00_0 .net *"_ivl_25", 7 0, L_0x7fc746f9f580;  1 drivers
v0x7fc746420cf0_0 .net *"_ivl_27", 23 0, L_0x7fc746f9f7f0;  1 drivers
L_0x7fc746e05d68 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc746420da0_0 .net/2u *"_ivl_8", 7 0, L_0x7fc746e05d68;  1 drivers
L_0x7fc746f9ee40 .concat [ 8 8 0 0], L_0x7fc746f9ed50, L_0x7fc746e05d68;
L_0x7fc746f9f020 .concat [ 16 8 0 0], L_0x7fc746f83c70, L_0x7fc746e05db0;
L_0x7fc746f9f0c0 .concat [ 8 16 0 0], L_0x7fc746e05df8, L_0x7fc746f9e980;
L_0x7fc746f9f360 .concat [ 16 8 0 0], L_0x7fc746f9eee0, L_0x7fc746e05e40;
S_0x7fc746ded1b0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746decfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x7fc746ded380 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000001000>;
v0x7fc746b459f0_0 .net "a", 7 0, L_0x7fc746f4f020;  1 drivers
v0x7fc746b45ab0_0 .net "b", 7 0, L_0x7fc746f4f0c0;  1 drivers
v0x7fc746b45b50_0 .net "c", 15 0, L_0x7fc746f4ee90;  alias, 1 drivers
v0x7fc746b45c00_0 .net "concat1", 7 0, L_0x7fc746f4e5e0;  1 drivers
v0x7fc746b45cb0_0 .net "concat2", 11 0, L_0x7fc746f4e7c0;  1 drivers
v0x7fc746b45da0_0 .net "concat3", 11 0, L_0x7fc746f4e860;  1 drivers
v0x7fc746b45e50_0 .net "concat4", 11 0, L_0x7fc746f4eae0;  1 drivers
v0x7fc746b45f00_0 .net "mul_00", 7 0, L_0x7fc746f3bc50;  1 drivers
v0x7fc746b45fa0_0 .net "mul_01", 7 0, L_0x7fc746f47fb0;  1 drivers
v0x7fc746b460d0_0 .net "mul_10", 7 0, L_0x7fc746f41dc0;  1 drivers
v0x7fc746b46160_0 .net "mul_11", 7 0, L_0x7fc746f4e120;  1 drivers
v0x7fc746b461f0_0 .net "sum_temp1", 7 0, L_0x7fc746f4e680;  1 drivers
v0x7fc746b46290_0 .net "sum_temp2", 11 0, L_0x7fc746f4e940;  1 drivers
v0x7fc746b46340_0 .net "sum_temp3", 11 0, L_0x7fc746f4ebc0;  1 drivers
L_0x7fc746f3bde0 .part L_0x7fc746f4f020, 0, 4;
L_0x7fc746f3be80 .part L_0x7fc746f4f0c0, 0, 4;
L_0x7fc746f41f50 .part L_0x7fc746f4f020, 4, 4;
L_0x7fc746f42030 .part L_0x7fc746f4f0c0, 0, 4;
L_0x7fc746f48140 .part L_0x7fc746f4f020, 0, 4;
L_0x7fc746f481e0 .part L_0x7fc746f4f0c0, 4, 4;
L_0x7fc746f4e2b0 .part L_0x7fc746f4f020, 4, 4;
L_0x7fc746f4e3d0 .part L_0x7fc746f4f0c0, 4, 4;
L_0x7fc746f4e4f0 .part L_0x7fc746f3bc50, 4, 4;
L_0x7fc746f4e680 .arith/sum 8, L_0x7fc746f41dc0, L_0x7fc746f4e5e0;
L_0x7fc746f4e940 .arith/sum 12, L_0x7fc746f4e7c0, L_0x7fc746f4e860;
L_0x7fc746f4ebc0 .arith/sum 12, L_0x7fc746f4eae0, L_0x7fc746f4e940;
L_0x7fc746f4ed00 .part L_0x7fc746f3bc50, 0, 4;
L_0x7fc746f4ee90 .concat8 [ 4 12 0 0], L_0x7fc746f4ed00, L_0x7fc746f4ef70;
S_0x7fc746ded490 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746ded1b0;
 .timescale -9 -12;
L_0x7fc746f4ef70 .functor BUFZ 12, L_0x7fc746f4ebc0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7fc746b454e0_0 .net *"_ivl_10", 3 0, L_0x7fc746f4e4f0;  1 drivers
L_0x7fc746e04bb0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746b455a0_0 .net/2u *"_ivl_13", 3 0, L_0x7fc746e04bb0;  1 drivers
L_0x7fc746e04bf8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746b45640_0 .net/2u *"_ivl_17", 3 0, L_0x7fc746e04bf8;  1 drivers
L_0x7fc746e04c40 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746b456f0_0 .net/2u *"_ivl_21", 3 0, L_0x7fc746e04c40;  1 drivers
v0x7fc746b457a0_0 .net *"_ivl_25", 3 0, L_0x7fc746f4ed00;  1 drivers
v0x7fc746b45890_0 .net *"_ivl_27", 11 0, L_0x7fc746f4ef70;  1 drivers
L_0x7fc746e04b68 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746b45940_0 .net/2u *"_ivl_8", 3 0, L_0x7fc746e04b68;  1 drivers
L_0x7fc746f4e5e0 .concat [ 4 4 0 0], L_0x7fc746f4e4f0, L_0x7fc746e04b68;
L_0x7fc746f4e7c0 .concat [ 8 4 0 0], L_0x7fc746f47fb0, L_0x7fc746e04bb0;
L_0x7fc746f4e860 .concat [ 4 8 0 0], L_0x7fc746e04bf8, L_0x7fc746f4e120;
L_0x7fc746f4eae0 .concat [ 8 4 0 0], L_0x7fc746f4e680, L_0x7fc746e04c40;
S_0x7fc746ded660 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746ded490;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746ded830 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746df4ae0_0 .net "a", 3 0, L_0x7fc746f3bde0;  1 drivers
v0x7fc746df4ba0_0 .net "b", 3 0, L_0x7fc746f3be80;  1 drivers
v0x7fc746df4c40_0 .net "c", 7 0, L_0x7fc746f3bc50;  alias, 1 drivers
v0x7fc746df4cf0_0 .net "concat1", 3 0, L_0x7fc746f3b3a0;  1 drivers
v0x7fc746df4da0_0 .net "concat2", 5 0, L_0x7fc746f3b580;  1 drivers
v0x7fc746df4e90_0 .net "concat3", 5 0, L_0x7fc746f3b620;  1 drivers
v0x7fc746df4f40_0 .net "concat4", 5 0, L_0x7fc746f3b8a0;  1 drivers
v0x7fc746df4ff0_0 .net "mul_00", 3 0, L_0x7fc746f36ff0;  1 drivers
v0x7fc746df5090_0 .net "mul_01", 3 0, L_0x7fc746f39a30;  1 drivers
v0x7fc746df51c0_0 .net "mul_10", 3 0, L_0x7fc746f384d0;  1 drivers
v0x7fc746df5250_0 .net "mul_11", 3 0, L_0x7fc746f3af10;  1 drivers
v0x7fc746df52e0_0 .net "sum_temp1", 3 0, L_0x7fc746f3b440;  1 drivers
v0x7fc746df5380_0 .net "sum_temp2", 5 0, L_0x7fc746f3b700;  1 drivers
v0x7fc746df5430_0 .net "sum_temp3", 5 0, L_0x7fc746f3b980;  1 drivers
L_0x7fc746f37150 .part L_0x7fc746f3bde0, 0, 2;
L_0x7fc746f371f0 .part L_0x7fc746f3be80, 0, 2;
L_0x7fc746f38630 .part L_0x7fc746f3bde0, 2, 2;
L_0x7fc746f38710 .part L_0x7fc746f3be80, 0, 2;
L_0x7fc746f39b90 .part L_0x7fc746f3bde0, 0, 2;
L_0x7fc746f39c30 .part L_0x7fc746f3be80, 2, 2;
L_0x7fc746f3b070 .part L_0x7fc746f3bde0, 2, 2;
L_0x7fc746f3b190 .part L_0x7fc746f3be80, 2, 2;
L_0x7fc746f3b2b0 .part L_0x7fc746f36ff0, 2, 2;
L_0x7fc746f3b440 .arith/sum 4, L_0x7fc746f384d0, L_0x7fc746f3b3a0;
L_0x7fc746f3b700 .arith/sum 6, L_0x7fc746f3b580, L_0x7fc746f3b620;
L_0x7fc746f3b980 .arith/sum 6, L_0x7fc746f3b8a0, L_0x7fc746f3b700;
L_0x7fc746f3bac0 .part L_0x7fc746f36ff0, 0, 2;
L_0x7fc746f3bc50 .concat8 [ 2 6 0 0], L_0x7fc746f3bac0, L_0x7fc746f3bd30;
S_0x7fc746ded940 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746ded660;
 .timescale -9 -12;
L_0x7fc746f3bd30 .functor BUFZ 6, L_0x7fc746f3b980, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746df45d0_0 .net *"_ivl_10", 1 0, L_0x7fc746f3b2b0;  1 drivers
L_0x7fc746e04730 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746df4690_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e04730;  1 drivers
L_0x7fc746e04778 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746df4730_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e04778;  1 drivers
L_0x7fc746e047c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746df47e0_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e047c0;  1 drivers
v0x7fc746df4890_0 .net *"_ivl_25", 1 0, L_0x7fc746f3bac0;  1 drivers
v0x7fc746df4980_0 .net *"_ivl_27", 5 0, L_0x7fc746f3bd30;  1 drivers
L_0x7fc746e046e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746df4a30_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e046e8;  1 drivers
L_0x7fc746f3b3a0 .concat [ 2 2 0 0], L_0x7fc746f3b2b0, L_0x7fc746e046e8;
L_0x7fc746f3b580 .concat [ 4 2 0 0], L_0x7fc746f39a30, L_0x7fc746e04730;
L_0x7fc746f3b620 .concat [ 2 4 0 0], L_0x7fc746e04778, L_0x7fc746f3af10;
L_0x7fc746f3b8a0 .concat [ 4 2 0 0], L_0x7fc746f3b440, L_0x7fc746e047c0;
S_0x7fc746dedb10 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746ded940;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746dedce0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746def290_0 .net "a", 1 0, L_0x7fc746f37150;  1 drivers
v0x7fc746def350_0 .net "b", 1 0, L_0x7fc746f371f0;  1 drivers
v0x7fc746def3f0_0 .net "c", 3 0, L_0x7fc746f36ff0;  alias, 1 drivers
v0x7fc746def480_0 .net "temp", 3 0, L_0x7fc746f36aa0;  1 drivers
L_0x7fc746f35e30 .part L_0x7fc746f37150, 0, 1;
L_0x7fc746f35ed0 .part L_0x7fc746f371f0, 0, 1;
L_0x7fc746f35fe0 .part L_0x7fc746f37150, 1, 1;
L_0x7fc746f360c0 .part L_0x7fc746f371f0, 0, 1;
L_0x7fc746f36290 .part L_0x7fc746f37150, 0, 1;
L_0x7fc746f36330 .part L_0x7fc746f371f0, 1, 1;
L_0x7fc746f364c0 .part L_0x7fc746f37150, 1, 1;
L_0x7fc746f365e0 .part L_0x7fc746f371f0, 1, 1;
L_0x7fc746f36910 .part L_0x7fc746f36aa0, 0, 1;
L_0x7fc746f36a00 .part L_0x7fc746f36aa0, 1, 1;
L_0x7fc746f36aa0 .concat8 [ 1 1 1 1], L_0x7fc746f361a0, L_0x7fc746f363d0, L_0x7fc746f36700, L_0x7fc746f36820;
L_0x7fc746f36dc0 .part L_0x7fc746f36aa0, 2, 1;
L_0x7fc746f36ee0 .part L_0x7fc746f36aa0, 3, 1;
L_0x7fc746f36ff0 .concat8 [ 1 1 1 1], L_0x7fc746f35f70, L_0x7fc746f367b0, L_0x7fc746f36ca0, L_0x7fc746f36d10;
S_0x7fc746deddf0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746dedb10;
 .timescale -9 -12;
L_0x7fc746f35f70 .functor AND 1, L_0x7fc746f35e30, L_0x7fc746f35ed0, C4<1>, C4<1>;
L_0x7fc746f361a0 .functor AND 1, L_0x7fc746f35fe0, L_0x7fc746f360c0, C4<1>, C4<1>;
L_0x7fc746f363d0 .functor AND 1, L_0x7fc746f36290, L_0x7fc746f36330, C4<1>, C4<1>;
L_0x7fc746f36700 .functor AND 1, L_0x7fc746f364c0, L_0x7fc746f365e0, C4<1>, C4<1>;
v0x7fc746dee9b0_0 .net *"_ivl_0", 0 0, L_0x7fc746f35e30;  1 drivers
v0x7fc746deea70_0 .net *"_ivl_1", 0 0, L_0x7fc746f35ed0;  1 drivers
v0x7fc746deeb10_0 .net *"_ivl_10", 0 0, L_0x7fc746f363d0;  1 drivers
v0x7fc746deebc0_0 .net *"_ivl_12", 0 0, L_0x7fc746f364c0;  1 drivers
v0x7fc746deec70_0 .net *"_ivl_13", 0 0, L_0x7fc746f365e0;  1 drivers
v0x7fc746deed60_0 .net *"_ivl_14", 0 0, L_0x7fc746f36700;  1 drivers
v0x7fc746deee10_0 .net *"_ivl_2", 0 0, L_0x7fc746f35f70;  1 drivers
v0x7fc746deeec0_0 .net *"_ivl_4", 0 0, L_0x7fc746f35fe0;  1 drivers
v0x7fc746deef70_0 .net *"_ivl_5", 0 0, L_0x7fc746f360c0;  1 drivers
v0x7fc746def080_0 .net *"_ivl_6", 0 0, L_0x7fc746f361a0;  1 drivers
v0x7fc746def130_0 .net *"_ivl_8", 0 0, L_0x7fc746f36290;  1 drivers
v0x7fc746def1e0_0 .net *"_ivl_9", 0 0, L_0x7fc746f36330;  1 drivers
S_0x7fc746dedfc0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746deddf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f367b0 .functor XOR 1, L_0x7fc746f36910, L_0x7fc746f36a00, C4<0>, C4<0>;
L_0x7fc746f36820 .functor AND 1, L_0x7fc746f36910, L_0x7fc746f36a00, C4<1>, C4<1>;
v0x7fc746dee210_0 .net "a", 0 0, L_0x7fc746f36910;  1 drivers
v0x7fc746dee2c0_0 .net "b", 0 0, L_0x7fc746f36a00;  1 drivers
v0x7fc746dee360_0 .net "c", 0 0, L_0x7fc746f36820;  1 drivers
v0x7fc746dee3f0_0 .net "s", 0 0, L_0x7fc746f367b0;  1 drivers
S_0x7fc746dee490 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746deddf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f36ca0 .functor XOR 1, L_0x7fc746f36dc0, L_0x7fc746f36ee0, C4<0>, C4<0>;
L_0x7fc746f36d10 .functor AND 1, L_0x7fc746f36dc0, L_0x7fc746f36ee0, C4<1>, C4<1>;
v0x7fc746dee6c0_0 .net "a", 0 0, L_0x7fc746f36dc0;  1 drivers
v0x7fc746dee760_0 .net "b", 0 0, L_0x7fc746f36ee0;  1 drivers
v0x7fc746dee800_0 .net "c", 0 0, L_0x7fc746f36d10;  1 drivers
v0x7fc746dee8b0_0 .net "s", 0 0, L_0x7fc746f36ca0;  1 drivers
S_0x7fc746def580 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746ded940;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746def750 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746df0d50_0 .net "a", 1 0, L_0x7fc746f38630;  1 drivers
v0x7fc746df0e10_0 .net "b", 1 0, L_0x7fc746f38710;  1 drivers
v0x7fc746df0eb0_0 .net "c", 3 0, L_0x7fc746f384d0;  alias, 1 drivers
v0x7fc746df0f40_0 .net "temp", 3 0, L_0x7fc746f37f80;  1 drivers
L_0x7fc746f37290 .part L_0x7fc746f38630, 0, 1;
L_0x7fc746f37330 .part L_0x7fc746f38710, 0, 1;
L_0x7fc746f374c0 .part L_0x7fc746f38630, 1, 1;
L_0x7fc746f375a0 .part L_0x7fc746f38710, 0, 1;
L_0x7fc746f37770 .part L_0x7fc746f38630, 0, 1;
L_0x7fc746f37810 .part L_0x7fc746f38710, 1, 1;
L_0x7fc746f379a0 .part L_0x7fc746f38630, 1, 1;
L_0x7fc746f37ac0 .part L_0x7fc746f38710, 1, 1;
L_0x7fc746f37df0 .part L_0x7fc746f37f80, 0, 1;
L_0x7fc746f37ee0 .part L_0x7fc746f37f80, 1, 1;
L_0x7fc746f37f80 .concat8 [ 1 1 1 1], L_0x7fc746f37680, L_0x7fc746f378b0, L_0x7fc746f37be0, L_0x7fc746f37d00;
L_0x7fc746f382a0 .part L_0x7fc746f37f80, 2, 1;
L_0x7fc746f383c0 .part L_0x7fc746f37f80, 3, 1;
L_0x7fc746f384d0 .concat8 [ 1 1 1 1], L_0x7fc746f373d0, L_0x7fc746f37c90, L_0x7fc746f38180, L_0x7fc746f381f0;
S_0x7fc746def8c0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746def580;
 .timescale -9 -12;
L_0x7fc746f373d0 .functor AND 1, L_0x7fc746f37290, L_0x7fc746f37330, C4<1>, C4<1>;
L_0x7fc746f37680 .functor AND 1, L_0x7fc746f374c0, L_0x7fc746f375a0, C4<1>, C4<1>;
L_0x7fc746f378b0 .functor AND 1, L_0x7fc746f37770, L_0x7fc746f37810, C4<1>, C4<1>;
L_0x7fc746f37be0 .functor AND 1, L_0x7fc746f379a0, L_0x7fc746f37ac0, C4<1>, C4<1>;
v0x7fc746df0470_0 .net *"_ivl_0", 0 0, L_0x7fc746f37290;  1 drivers
v0x7fc746df0530_0 .net *"_ivl_1", 0 0, L_0x7fc746f37330;  1 drivers
v0x7fc746df05d0_0 .net *"_ivl_10", 0 0, L_0x7fc746f378b0;  1 drivers
v0x7fc746df0680_0 .net *"_ivl_12", 0 0, L_0x7fc746f379a0;  1 drivers
v0x7fc746df0730_0 .net *"_ivl_13", 0 0, L_0x7fc746f37ac0;  1 drivers
v0x7fc746df0820_0 .net *"_ivl_14", 0 0, L_0x7fc746f37be0;  1 drivers
v0x7fc746df08d0_0 .net *"_ivl_2", 0 0, L_0x7fc746f373d0;  1 drivers
v0x7fc746df0980_0 .net *"_ivl_4", 0 0, L_0x7fc746f374c0;  1 drivers
v0x7fc746df0a30_0 .net *"_ivl_5", 0 0, L_0x7fc746f375a0;  1 drivers
v0x7fc746df0b40_0 .net *"_ivl_6", 0 0, L_0x7fc746f37680;  1 drivers
v0x7fc746df0bf0_0 .net *"_ivl_8", 0 0, L_0x7fc746f37770;  1 drivers
v0x7fc746df0ca0_0 .net *"_ivl_9", 0 0, L_0x7fc746f37810;  1 drivers
S_0x7fc746defa80 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746def8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f37c90 .functor XOR 1, L_0x7fc746f37df0, L_0x7fc746f37ee0, C4<0>, C4<0>;
L_0x7fc746f37d00 .functor AND 1, L_0x7fc746f37df0, L_0x7fc746f37ee0, C4<1>, C4<1>;
v0x7fc746defcd0_0 .net "a", 0 0, L_0x7fc746f37df0;  1 drivers
v0x7fc746defd80_0 .net "b", 0 0, L_0x7fc746f37ee0;  1 drivers
v0x7fc746defe20_0 .net "c", 0 0, L_0x7fc746f37d00;  1 drivers
v0x7fc746defeb0_0 .net "s", 0 0, L_0x7fc746f37c90;  1 drivers
S_0x7fc746deff50 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746def8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f38180 .functor XOR 1, L_0x7fc746f382a0, L_0x7fc746f383c0, C4<0>, C4<0>;
L_0x7fc746f381f0 .functor AND 1, L_0x7fc746f382a0, L_0x7fc746f383c0, C4<1>, C4<1>;
v0x7fc746df0180_0 .net "a", 0 0, L_0x7fc746f382a0;  1 drivers
v0x7fc746df0220_0 .net "b", 0 0, L_0x7fc746f383c0;  1 drivers
v0x7fc746df02c0_0 .net "c", 0 0, L_0x7fc746f381f0;  1 drivers
v0x7fc746df0370_0 .net "s", 0 0, L_0x7fc746f38180;  1 drivers
S_0x7fc746df1040 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746ded940;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746df1200 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746df2820_0 .net "a", 1 0, L_0x7fc746f39b90;  1 drivers
v0x7fc746df28e0_0 .net "b", 1 0, L_0x7fc746f39c30;  1 drivers
v0x7fc746df2980_0 .net "c", 3 0, L_0x7fc746f39a30;  alias, 1 drivers
v0x7fc746df2a10_0 .net "temp", 3 0, L_0x7fc746f394e0;  1 drivers
L_0x7fc746f387f0 .part L_0x7fc746f39b90, 0, 1;
L_0x7fc746f38890 .part L_0x7fc746f39c30, 0, 1;
L_0x7fc746f38a20 .part L_0x7fc746f39b90, 1, 1;
L_0x7fc746f38b00 .part L_0x7fc746f39c30, 0, 1;
L_0x7fc746f38cd0 .part L_0x7fc746f39b90, 0, 1;
L_0x7fc746f38d70 .part L_0x7fc746f39c30, 1, 1;
L_0x7fc746f38f00 .part L_0x7fc746f39b90, 1, 1;
L_0x7fc746f39020 .part L_0x7fc746f39c30, 1, 1;
L_0x7fc746f39350 .part L_0x7fc746f394e0, 0, 1;
L_0x7fc746f39440 .part L_0x7fc746f394e0, 1, 1;
L_0x7fc746f394e0 .concat8 [ 1 1 1 1], L_0x7fc746f38be0, L_0x7fc746f38e10, L_0x7fc746f39140, L_0x7fc746f39260;
L_0x7fc746f39800 .part L_0x7fc746f394e0, 2, 1;
L_0x7fc746f39920 .part L_0x7fc746f394e0, 3, 1;
L_0x7fc746f39a30 .concat8 [ 1 1 1 1], L_0x7fc746f38930, L_0x7fc746f391f0, L_0x7fc746f396e0, L_0x7fc746f39750;
S_0x7fc746df1390 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746df1040;
 .timescale -9 -12;
L_0x7fc746f38930 .functor AND 1, L_0x7fc746f387f0, L_0x7fc746f38890, C4<1>, C4<1>;
L_0x7fc746f38be0 .functor AND 1, L_0x7fc746f38a20, L_0x7fc746f38b00, C4<1>, C4<1>;
L_0x7fc746f38e10 .functor AND 1, L_0x7fc746f38cd0, L_0x7fc746f38d70, C4<1>, C4<1>;
L_0x7fc746f39140 .functor AND 1, L_0x7fc746f38f00, L_0x7fc746f39020, C4<1>, C4<1>;
v0x7fc746df1f40_0 .net *"_ivl_0", 0 0, L_0x7fc746f387f0;  1 drivers
v0x7fc746df2000_0 .net *"_ivl_1", 0 0, L_0x7fc746f38890;  1 drivers
v0x7fc746df20a0_0 .net *"_ivl_10", 0 0, L_0x7fc746f38e10;  1 drivers
v0x7fc746df2150_0 .net *"_ivl_12", 0 0, L_0x7fc746f38f00;  1 drivers
v0x7fc746df2200_0 .net *"_ivl_13", 0 0, L_0x7fc746f39020;  1 drivers
v0x7fc746df22f0_0 .net *"_ivl_14", 0 0, L_0x7fc746f39140;  1 drivers
v0x7fc746df23a0_0 .net *"_ivl_2", 0 0, L_0x7fc746f38930;  1 drivers
v0x7fc746df2450_0 .net *"_ivl_4", 0 0, L_0x7fc746f38a20;  1 drivers
v0x7fc746df2500_0 .net *"_ivl_5", 0 0, L_0x7fc746f38b00;  1 drivers
v0x7fc746df2610_0 .net *"_ivl_6", 0 0, L_0x7fc746f38be0;  1 drivers
v0x7fc746df26c0_0 .net *"_ivl_8", 0 0, L_0x7fc746f38cd0;  1 drivers
v0x7fc746df2770_0 .net *"_ivl_9", 0 0, L_0x7fc746f38d70;  1 drivers
S_0x7fc746df1550 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746df1390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f391f0 .functor XOR 1, L_0x7fc746f39350, L_0x7fc746f39440, C4<0>, C4<0>;
L_0x7fc746f39260 .functor AND 1, L_0x7fc746f39350, L_0x7fc746f39440, C4<1>, C4<1>;
v0x7fc746df17a0_0 .net "a", 0 0, L_0x7fc746f39350;  1 drivers
v0x7fc746df1850_0 .net "b", 0 0, L_0x7fc746f39440;  1 drivers
v0x7fc746df18f0_0 .net "c", 0 0, L_0x7fc746f39260;  1 drivers
v0x7fc746df1980_0 .net "s", 0 0, L_0x7fc746f391f0;  1 drivers
S_0x7fc746df1a20 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746df1390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f396e0 .functor XOR 1, L_0x7fc746f39800, L_0x7fc746f39920, C4<0>, C4<0>;
L_0x7fc746f39750 .functor AND 1, L_0x7fc746f39800, L_0x7fc746f39920, C4<1>, C4<1>;
v0x7fc746df1c50_0 .net "a", 0 0, L_0x7fc746f39800;  1 drivers
v0x7fc746df1cf0_0 .net "b", 0 0, L_0x7fc746f39920;  1 drivers
v0x7fc746df1d90_0 .net "c", 0 0, L_0x7fc746f39750;  1 drivers
v0x7fc746df1e40_0 .net "s", 0 0, L_0x7fc746f396e0;  1 drivers
S_0x7fc746df2b10 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746ded940;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746df2cd0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746df42e0_0 .net "a", 1 0, L_0x7fc746f3b070;  1 drivers
v0x7fc746df43a0_0 .net "b", 1 0, L_0x7fc746f3b190;  1 drivers
v0x7fc746df4440_0 .net "c", 3 0, L_0x7fc746f3af10;  alias, 1 drivers
v0x7fc746df44d0_0 .net "temp", 3 0, L_0x7fc746f3a9c0;  1 drivers
L_0x7fc746f39cd0 .part L_0x7fc746f3b070, 0, 1;
L_0x7fc746f39d70 .part L_0x7fc746f3b190, 0, 1;
L_0x7fc746f39f00 .part L_0x7fc746f3b070, 1, 1;
L_0x7fc746f39fe0 .part L_0x7fc746f3b190, 0, 1;
L_0x7fc746f3a1b0 .part L_0x7fc746f3b070, 0, 1;
L_0x7fc746f3a250 .part L_0x7fc746f3b190, 1, 1;
L_0x7fc746f3a3e0 .part L_0x7fc746f3b070, 1, 1;
L_0x7fc746f3a500 .part L_0x7fc746f3b190, 1, 1;
L_0x7fc746f3a830 .part L_0x7fc746f3a9c0, 0, 1;
L_0x7fc746f3a920 .part L_0x7fc746f3a9c0, 1, 1;
L_0x7fc746f3a9c0 .concat8 [ 1 1 1 1], L_0x7fc746f3a0c0, L_0x7fc746f3a2f0, L_0x7fc746f3a620, L_0x7fc746f3a740;
L_0x7fc746f3ace0 .part L_0x7fc746f3a9c0, 2, 1;
L_0x7fc746f3ae00 .part L_0x7fc746f3a9c0, 3, 1;
L_0x7fc746f3af10 .concat8 [ 1 1 1 1], L_0x7fc746f39e10, L_0x7fc746f3a6d0, L_0x7fc746f3abc0, L_0x7fc746f3ac30;
S_0x7fc746df2e40 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746df2b10;
 .timescale -9 -12;
L_0x7fc746f39e10 .functor AND 1, L_0x7fc746f39cd0, L_0x7fc746f39d70, C4<1>, C4<1>;
L_0x7fc746f3a0c0 .functor AND 1, L_0x7fc746f39f00, L_0x7fc746f39fe0, C4<1>, C4<1>;
L_0x7fc746f3a2f0 .functor AND 1, L_0x7fc746f3a1b0, L_0x7fc746f3a250, C4<1>, C4<1>;
L_0x7fc746f3a620 .functor AND 1, L_0x7fc746f3a3e0, L_0x7fc746f3a500, C4<1>, C4<1>;
v0x7fc746df3a00_0 .net *"_ivl_0", 0 0, L_0x7fc746f39cd0;  1 drivers
v0x7fc746df3ac0_0 .net *"_ivl_1", 0 0, L_0x7fc746f39d70;  1 drivers
v0x7fc746df3b60_0 .net *"_ivl_10", 0 0, L_0x7fc746f3a2f0;  1 drivers
v0x7fc746df3c10_0 .net *"_ivl_12", 0 0, L_0x7fc746f3a3e0;  1 drivers
v0x7fc746df3cc0_0 .net *"_ivl_13", 0 0, L_0x7fc746f3a500;  1 drivers
v0x7fc746df3db0_0 .net *"_ivl_14", 0 0, L_0x7fc746f3a620;  1 drivers
v0x7fc746df3e60_0 .net *"_ivl_2", 0 0, L_0x7fc746f39e10;  1 drivers
v0x7fc746df3f10_0 .net *"_ivl_4", 0 0, L_0x7fc746f39f00;  1 drivers
v0x7fc746df3fc0_0 .net *"_ivl_5", 0 0, L_0x7fc746f39fe0;  1 drivers
v0x7fc746df40d0_0 .net *"_ivl_6", 0 0, L_0x7fc746f3a0c0;  1 drivers
v0x7fc746df4180_0 .net *"_ivl_8", 0 0, L_0x7fc746f3a1b0;  1 drivers
v0x7fc746df4230_0 .net *"_ivl_9", 0 0, L_0x7fc746f3a250;  1 drivers
S_0x7fc746df3010 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746df2e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f3a6d0 .functor XOR 1, L_0x7fc746f3a830, L_0x7fc746f3a920, C4<0>, C4<0>;
L_0x7fc746f3a740 .functor AND 1, L_0x7fc746f3a830, L_0x7fc746f3a920, C4<1>, C4<1>;
v0x7fc746df3260_0 .net "a", 0 0, L_0x7fc746f3a830;  1 drivers
v0x7fc746df3310_0 .net "b", 0 0, L_0x7fc746f3a920;  1 drivers
v0x7fc746df33b0_0 .net "c", 0 0, L_0x7fc746f3a740;  1 drivers
v0x7fc746df3440_0 .net "s", 0 0, L_0x7fc746f3a6d0;  1 drivers
S_0x7fc746df34e0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746df2e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f3abc0 .functor XOR 1, L_0x7fc746f3ace0, L_0x7fc746f3ae00, C4<0>, C4<0>;
L_0x7fc746f3ac30 .functor AND 1, L_0x7fc746f3ace0, L_0x7fc746f3ae00, C4<1>, C4<1>;
v0x7fc746df3710_0 .net "a", 0 0, L_0x7fc746f3ace0;  1 drivers
v0x7fc746df37b0_0 .net "b", 0 0, L_0x7fc746f3ae00;  1 drivers
v0x7fc746df3850_0 .net "c", 0 0, L_0x7fc746f3ac30;  1 drivers
v0x7fc746df3900_0 .net "s", 0 0, L_0x7fc746f3abc0;  1 drivers
S_0x7fc746df5530 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746ded490;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746df5700 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746b34c40_0 .net "a", 3 0, L_0x7fc746f41f50;  1 drivers
v0x7fc746b34d00_0 .net "b", 3 0, L_0x7fc746f42030;  1 drivers
v0x7fc746b34da0_0 .net "c", 7 0, L_0x7fc746f41dc0;  alias, 1 drivers
v0x7fc746b34e50_0 .net "concat1", 3 0, L_0x7fc746f41510;  1 drivers
v0x7fc746b34f00_0 .net "concat2", 5 0, L_0x7fc746f416f0;  1 drivers
v0x7fc746b34ff0_0 .net "concat3", 5 0, L_0x7fc746f41790;  1 drivers
v0x7fc746b350a0_0 .net "concat4", 5 0, L_0x7fc746f41a10;  1 drivers
v0x7fc746b35150_0 .net "mul_00", 3 0, L_0x7fc746f3d160;  1 drivers
v0x7fc746b351f0_0 .net "mul_01", 3 0, L_0x7fc746f3fba0;  1 drivers
v0x7fc746b35320_0 .net "mul_10", 3 0, L_0x7fc746f3e640;  1 drivers
v0x7fc746b353b0_0 .net "mul_11", 3 0, L_0x7fc746f41080;  1 drivers
v0x7fc746b35440_0 .net "sum_temp1", 3 0, L_0x7fc746f415b0;  1 drivers
v0x7fc746b354e0_0 .net "sum_temp2", 5 0, L_0x7fc746f41870;  1 drivers
v0x7fc746b35590_0 .net "sum_temp3", 5 0, L_0x7fc746f41af0;  1 drivers
L_0x7fc746f3d2c0 .part L_0x7fc746f41f50, 0, 2;
L_0x7fc746f3d360 .part L_0x7fc746f42030, 0, 2;
L_0x7fc746f3e7a0 .part L_0x7fc746f41f50, 2, 2;
L_0x7fc746f3e880 .part L_0x7fc746f42030, 0, 2;
L_0x7fc746f3fd00 .part L_0x7fc746f41f50, 0, 2;
L_0x7fc746f3fda0 .part L_0x7fc746f42030, 2, 2;
L_0x7fc746f411e0 .part L_0x7fc746f41f50, 2, 2;
L_0x7fc746f41300 .part L_0x7fc746f42030, 2, 2;
L_0x7fc746f41420 .part L_0x7fc746f3d160, 2, 2;
L_0x7fc746f415b0 .arith/sum 4, L_0x7fc746f3e640, L_0x7fc746f41510;
L_0x7fc746f41870 .arith/sum 6, L_0x7fc746f416f0, L_0x7fc746f41790;
L_0x7fc746f41af0 .arith/sum 6, L_0x7fc746f41a10, L_0x7fc746f41870;
L_0x7fc746f41c30 .part L_0x7fc746f3d160, 0, 2;
L_0x7fc746f41dc0 .concat8 [ 2 6 0 0], L_0x7fc746f41c30, L_0x7fc746f41ea0;
S_0x7fc746df5870 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746df5530;
 .timescale -9 -12;
L_0x7fc746f41ea0 .functor BUFZ 6, L_0x7fc746f41af0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746b34730_0 .net *"_ivl_10", 1 0, L_0x7fc746f41420;  1 drivers
L_0x7fc746e04850 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b347f0_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e04850;  1 drivers
L_0x7fc746e04898 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b34890_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e04898;  1 drivers
L_0x7fc746e048e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b34940_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e048e0;  1 drivers
v0x7fc746b349f0_0 .net *"_ivl_25", 1 0, L_0x7fc746f41c30;  1 drivers
v0x7fc746b34ae0_0 .net *"_ivl_27", 5 0, L_0x7fc746f41ea0;  1 drivers
L_0x7fc746e04808 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b34b90_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e04808;  1 drivers
L_0x7fc746f41510 .concat [ 2 2 0 0], L_0x7fc746f41420, L_0x7fc746e04808;
L_0x7fc746f416f0 .concat [ 4 2 0 0], L_0x7fc746f3fba0, L_0x7fc746e04850;
L_0x7fc746f41790 .concat [ 2 4 0 0], L_0x7fc746e04898, L_0x7fc746f41080;
L_0x7fc746f41a10 .concat [ 4 2 0 0], L_0x7fc746f415b0, L_0x7fc746e048e0;
S_0x7fc746df5a30 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746df5870;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746df5c00 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746df71b0_0 .net "a", 1 0, L_0x7fc746f3d2c0;  1 drivers
v0x7fc746df7270_0 .net "b", 1 0, L_0x7fc746f3d360;  1 drivers
v0x7fc746df7310_0 .net "c", 3 0, L_0x7fc746f3d160;  alias, 1 drivers
v0x7fc746df73a0_0 .net "temp", 3 0, L_0x7fc746f3cc10;  1 drivers
L_0x7fc746f3bf20 .part L_0x7fc746f3d2c0, 0, 1;
L_0x7fc746f3bfc0 .part L_0x7fc746f3d360, 0, 1;
L_0x7fc746f3c150 .part L_0x7fc746f3d2c0, 1, 1;
L_0x7fc746f3c230 .part L_0x7fc746f3d360, 0, 1;
L_0x7fc746f3c400 .part L_0x7fc746f3d2c0, 0, 1;
L_0x7fc746f3c4a0 .part L_0x7fc746f3d360, 1, 1;
L_0x7fc746f3c630 .part L_0x7fc746f3d2c0, 1, 1;
L_0x7fc746f3c750 .part L_0x7fc746f3d360, 1, 1;
L_0x7fc746f3ca80 .part L_0x7fc746f3cc10, 0, 1;
L_0x7fc746f3cb70 .part L_0x7fc746f3cc10, 1, 1;
L_0x7fc746f3cc10 .concat8 [ 1 1 1 1], L_0x7fc746f3c310, L_0x7fc746f3c540, L_0x7fc746f3c870, L_0x7fc746f3c990;
L_0x7fc746f3cf30 .part L_0x7fc746f3cc10, 2, 1;
L_0x7fc746f3d050 .part L_0x7fc746f3cc10, 3, 1;
L_0x7fc746f3d160 .concat8 [ 1 1 1 1], L_0x7fc746f3c060, L_0x7fc746f3c920, L_0x7fc746f3ce10, L_0x7fc746f3ce80;
S_0x7fc746df5d10 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746df5a30;
 .timescale -9 -12;
L_0x7fc746f3c060 .functor AND 1, L_0x7fc746f3bf20, L_0x7fc746f3bfc0, C4<1>, C4<1>;
L_0x7fc746f3c310 .functor AND 1, L_0x7fc746f3c150, L_0x7fc746f3c230, C4<1>, C4<1>;
L_0x7fc746f3c540 .functor AND 1, L_0x7fc746f3c400, L_0x7fc746f3c4a0, C4<1>, C4<1>;
L_0x7fc746f3c870 .functor AND 1, L_0x7fc746f3c630, L_0x7fc746f3c750, C4<1>, C4<1>;
v0x7fc746df68d0_0 .net *"_ivl_0", 0 0, L_0x7fc746f3bf20;  1 drivers
v0x7fc746df6990_0 .net *"_ivl_1", 0 0, L_0x7fc746f3bfc0;  1 drivers
v0x7fc746df6a30_0 .net *"_ivl_10", 0 0, L_0x7fc746f3c540;  1 drivers
v0x7fc746df6ae0_0 .net *"_ivl_12", 0 0, L_0x7fc746f3c630;  1 drivers
v0x7fc746df6b90_0 .net *"_ivl_13", 0 0, L_0x7fc746f3c750;  1 drivers
v0x7fc746df6c80_0 .net *"_ivl_14", 0 0, L_0x7fc746f3c870;  1 drivers
v0x7fc746df6d30_0 .net *"_ivl_2", 0 0, L_0x7fc746f3c060;  1 drivers
v0x7fc746df6de0_0 .net *"_ivl_4", 0 0, L_0x7fc746f3c150;  1 drivers
v0x7fc746df6e90_0 .net *"_ivl_5", 0 0, L_0x7fc746f3c230;  1 drivers
v0x7fc746df6fa0_0 .net *"_ivl_6", 0 0, L_0x7fc746f3c310;  1 drivers
v0x7fc746df7050_0 .net *"_ivl_8", 0 0, L_0x7fc746f3c400;  1 drivers
v0x7fc746df7100_0 .net *"_ivl_9", 0 0, L_0x7fc746f3c4a0;  1 drivers
S_0x7fc746df5ee0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746df5d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f3c920 .functor XOR 1, L_0x7fc746f3ca80, L_0x7fc746f3cb70, C4<0>, C4<0>;
L_0x7fc746f3c990 .functor AND 1, L_0x7fc746f3ca80, L_0x7fc746f3cb70, C4<1>, C4<1>;
v0x7fc746df6130_0 .net "a", 0 0, L_0x7fc746f3ca80;  1 drivers
v0x7fc746df61e0_0 .net "b", 0 0, L_0x7fc746f3cb70;  1 drivers
v0x7fc746df6280_0 .net "c", 0 0, L_0x7fc746f3c990;  1 drivers
v0x7fc746df6310_0 .net "s", 0 0, L_0x7fc746f3c920;  1 drivers
S_0x7fc746df63b0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746df5d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f3ce10 .functor XOR 1, L_0x7fc746f3cf30, L_0x7fc746f3d050, C4<0>, C4<0>;
L_0x7fc746f3ce80 .functor AND 1, L_0x7fc746f3cf30, L_0x7fc746f3d050, C4<1>, C4<1>;
v0x7fc746df65e0_0 .net "a", 0 0, L_0x7fc746f3cf30;  1 drivers
v0x7fc746df6680_0 .net "b", 0 0, L_0x7fc746f3d050;  1 drivers
v0x7fc746df6720_0 .net "c", 0 0, L_0x7fc746f3ce80;  1 drivers
v0x7fc746df67d0_0 .net "s", 0 0, L_0x7fc746f3ce10;  1 drivers
S_0x7fc746df74a0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746df5870;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746df7670 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b08ce0_0 .net "a", 1 0, L_0x7fc746f3e7a0;  1 drivers
v0x7fc746b08d70_0 .net "b", 1 0, L_0x7fc746f3e880;  1 drivers
v0x7fc746b07270_0 .net "c", 3 0, L_0x7fc746f3e640;  alias, 1 drivers
v0x7fc746b07300_0 .net "temp", 3 0, L_0x7fc746f3e0f0;  1 drivers
L_0x7fc746f3d400 .part L_0x7fc746f3e7a0, 0, 1;
L_0x7fc746f3d4a0 .part L_0x7fc746f3e880, 0, 1;
L_0x7fc746f3d630 .part L_0x7fc746f3e7a0, 1, 1;
L_0x7fc746f3d710 .part L_0x7fc746f3e880, 0, 1;
L_0x7fc746f3d8e0 .part L_0x7fc746f3e7a0, 0, 1;
L_0x7fc746f3d980 .part L_0x7fc746f3e880, 1, 1;
L_0x7fc746f3db10 .part L_0x7fc746f3e7a0, 1, 1;
L_0x7fc746f3dc30 .part L_0x7fc746f3e880, 1, 1;
L_0x7fc746f3df60 .part L_0x7fc746f3e0f0, 0, 1;
L_0x7fc746f3e050 .part L_0x7fc746f3e0f0, 1, 1;
L_0x7fc746f3e0f0 .concat8 [ 1 1 1 1], L_0x7fc746f3d7f0, L_0x7fc746f3da20, L_0x7fc746f3dd50, L_0x7fc746f3de70;
L_0x7fc746f3e410 .part L_0x7fc746f3e0f0, 2, 1;
L_0x7fc746f3e530 .part L_0x7fc746f3e0f0, 3, 1;
L_0x7fc746f3e640 .concat8 [ 1 1 1 1], L_0x7fc746f3d540, L_0x7fc746f3de00, L_0x7fc746f3e2f0, L_0x7fc746f3e360;
S_0x7fc746df77e0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746df74a0;
 .timescale -9 -12;
L_0x7fc746f3d540 .functor AND 1, L_0x7fc746f3d400, L_0x7fc746f3d4a0, C4<1>, C4<1>;
L_0x7fc746f3d7f0 .functor AND 1, L_0x7fc746f3d630, L_0x7fc746f3d710, C4<1>, C4<1>;
L_0x7fc746f3da20 .functor AND 1, L_0x7fc746f3d8e0, L_0x7fc746f3d980, C4<1>, C4<1>;
L_0x7fc746f3dd50 .functor AND 1, L_0x7fc746f3db10, L_0x7fc746f3dc30, C4<1>, C4<1>;
v0x7fc746df8390_0 .net *"_ivl_0", 0 0, L_0x7fc746f3d400;  1 drivers
v0x7fc746df8450_0 .net *"_ivl_1", 0 0, L_0x7fc746f3d4a0;  1 drivers
v0x7fc746b24c50_0 .net *"_ivl_10", 0 0, L_0x7fc746f3da20;  1 drivers
v0x7fc746b1ea30_0 .net *"_ivl_12", 0 0, L_0x7fc746f3db10;  1 drivers
v0x7fc746b1ab90_0 .net *"_ivl_13", 0 0, L_0x7fc746f3dc30;  1 drivers
v0x7fc746b1ac20_0 .net *"_ivl_14", 0 0, L_0x7fc746f3dd50;  1 drivers
v0x7fc746b18a60_0 .net *"_ivl_2", 0 0, L_0x7fc746f3d540;  1 drivers
v0x7fc746b18b10_0 .net *"_ivl_4", 0 0, L_0x7fc746f3d630;  1 drivers
v0x7fc746b14c10_0 .net *"_ivl_5", 0 0, L_0x7fc746f3d710;  1 drivers
v0x7fc746b12ac0_0 .net *"_ivl_6", 0 0, L_0x7fc746f3d7f0;  1 drivers
v0x7fc746b12b60_0 .net *"_ivl_8", 0 0, L_0x7fc746f3d8e0;  1 drivers
v0x7fc746b0caf0_0 .net *"_ivl_9", 0 0, L_0x7fc746f3d980;  1 drivers
S_0x7fc746df79a0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746df77e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f3de00 .functor XOR 1, L_0x7fc746f3df60, L_0x7fc746f3e050, C4<0>, C4<0>;
L_0x7fc746f3de70 .functor AND 1, L_0x7fc746f3df60, L_0x7fc746f3e050, C4<1>, C4<1>;
v0x7fc746df7bf0_0 .net "a", 0 0, L_0x7fc746f3df60;  1 drivers
v0x7fc746df7ca0_0 .net "b", 0 0, L_0x7fc746f3e050;  1 drivers
v0x7fc746df7d40_0 .net "c", 0 0, L_0x7fc746f3de70;  1 drivers
v0x7fc746df7dd0_0 .net "s", 0 0, L_0x7fc746f3de00;  1 drivers
S_0x7fc746df7e70 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746df77e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f3e2f0 .functor XOR 1, L_0x7fc746f3e410, L_0x7fc746f3e530, C4<0>, C4<0>;
L_0x7fc746f3e360 .functor AND 1, L_0x7fc746f3e410, L_0x7fc746f3e530, C4<1>, C4<1>;
v0x7fc746df80a0_0 .net "a", 0 0, L_0x7fc746f3e410;  1 drivers
v0x7fc746df8140_0 .net "b", 0 0, L_0x7fc746f3e530;  1 drivers
v0x7fc746df81e0_0 .net "c", 0 0, L_0x7fc746f3e360;  1 drivers
v0x7fc746df8290_0 .net "s", 0 0, L_0x7fc746f3e2f0;  1 drivers
S_0x7fc746b30990 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746df5870;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b05060 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b1a8b0_0 .net "a", 1 0, L_0x7fc746f3fd00;  1 drivers
v0x7fc746b1a940_0 .net "b", 1 0, L_0x7fc746f3fda0;  1 drivers
v0x7fc746b0e930_0 .net "c", 3 0, L_0x7fc746f3fba0;  alias, 1 drivers
v0x7fc746b0e9c0_0 .net "temp", 3 0, L_0x7fc746f3f650;  1 drivers
L_0x7fc746f3e960 .part L_0x7fc746f3fd00, 0, 1;
L_0x7fc746f3ea00 .part L_0x7fc746f3fda0, 0, 1;
L_0x7fc746f3eb90 .part L_0x7fc746f3fd00, 1, 1;
L_0x7fc746f3ec70 .part L_0x7fc746f3fda0, 0, 1;
L_0x7fc746f3ee40 .part L_0x7fc746f3fd00, 0, 1;
L_0x7fc746f3eee0 .part L_0x7fc746f3fda0, 1, 1;
L_0x7fc746f3f070 .part L_0x7fc746f3fd00, 1, 1;
L_0x7fc746f3f190 .part L_0x7fc746f3fda0, 1, 1;
L_0x7fc746f3f4c0 .part L_0x7fc746f3f650, 0, 1;
L_0x7fc746f3f5b0 .part L_0x7fc746f3f650, 1, 1;
L_0x7fc746f3f650 .concat8 [ 1 1 1 1], L_0x7fc746f3ed50, L_0x7fc746f3ef80, L_0x7fc746f3f2b0, L_0x7fc746f3f3d0;
L_0x7fc746f3f970 .part L_0x7fc746f3f650, 2, 1;
L_0x7fc746f3fa90 .part L_0x7fc746f3f650, 3, 1;
L_0x7fc746f3fba0 .concat8 [ 1 1 1 1], L_0x7fc746f3eaa0, L_0x7fc746f3f360, L_0x7fc746f3f850, L_0x7fc746f3f8c0;
S_0x7fc746b20950 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b30990;
 .timescale -9 -12;
L_0x7fc746f3eaa0 .functor AND 1, L_0x7fc746f3e960, L_0x7fc746f3ea00, C4<1>, C4<1>;
L_0x7fc746f3ed50 .functor AND 1, L_0x7fc746f3eb90, L_0x7fc746f3ec70, C4<1>, C4<1>;
L_0x7fc746f3ef80 .functor AND 1, L_0x7fc746f3ee40, L_0x7fc746f3eee0, C4<1>, C4<1>;
L_0x7fc746f3f2b0 .functor AND 1, L_0x7fc746f3f070, L_0x7fc746f3f190, C4<1>, C4<1>;
v0x7fc746b06750_0 .net *"_ivl_0", 0 0, L_0x7fc746f3e960;  1 drivers
v0x7fc746b067e0_0 .net *"_ivl_1", 0 0, L_0x7fc746f3ea00;  1 drivers
v0x7fc746b05f40_0 .net *"_ivl_10", 0 0, L_0x7fc746f3ef80;  1 drivers
v0x7fc746b05fd0_0 .net *"_ivl_12", 0 0, L_0x7fc746f3f070;  1 drivers
v0x7fc746b05ba0_0 .net *"_ivl_13", 0 0, L_0x7fc746f3f190;  1 drivers
v0x7fc746b33730_0 .net *"_ivl_14", 0 0, L_0x7fc746f3f2b0;  1 drivers
v0x7fc746b337c0_0 .net *"_ivl_2", 0 0, L_0x7fc746f3eaa0;  1 drivers
v0x7fc746b2e6a0_0 .net *"_ivl_4", 0 0, L_0x7fc746f3eb90;  1 drivers
v0x7fc746b2e730_0 .net *"_ivl_5", 0 0, L_0x7fc746f3ec70;  1 drivers
v0x7fc746b26a70_0 .net *"_ivl_6", 0 0, L_0x7fc746f3ed50;  1 drivers
v0x7fc746b20bb0_0 .net *"_ivl_8", 0 0, L_0x7fc746f3ee40;  1 drivers
v0x7fc746b20c40_0 .net *"_ivl_9", 0 0, L_0x7fc746f3eee0;  1 drivers
S_0x7fc746b26f50 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b20950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f3f360 .functor XOR 1, L_0x7fc746f3f4c0, L_0x7fc746f3f5b0, C4<0>, C4<0>;
L_0x7fc746f3f3d0 .functor AND 1, L_0x7fc746f3f4c0, L_0x7fc746f3f5b0, C4<1>, C4<1>;
v0x7fc746b2cc60_0 .net "a", 0 0, L_0x7fc746f3f4c0;  1 drivers
v0x7fc746b2ccf0_0 .net "b", 0 0, L_0x7fc746f3f5b0;  1 drivers
v0x7fc746b1f7d0_0 .net "c", 0 0, L_0x7fc746f3f3d0;  1 drivers
v0x7fc746b1f860_0 .net "s", 0 0, L_0x7fc746f3f360;  1 drivers
S_0x7fc746b1ae10 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b20950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f3f850 .functor XOR 1, L_0x7fc746f3f970, L_0x7fc746f3fa90, C4<0>, C4<0>;
L_0x7fc746f3f8c0 .functor AND 1, L_0x7fc746f3f970, L_0x7fc746f3fa90, C4<1>, C4<1>;
v0x7fc746b1f540_0 .net "a", 0 0, L_0x7fc746f3f970;  1 drivers
v0x7fc746b1f5d0_0 .net "b", 0 0, L_0x7fc746f3fa90;  1 drivers
v0x7fc746b0ec00_0 .net "c", 0 0, L_0x7fc746f3f8c0;  1 drivers
v0x7fc746b0ec90_0 .net "s", 0 0, L_0x7fc746f3f850;  1 drivers
S_0x7fc746b1f070 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746df5870;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b26b10 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b34440_0 .net "a", 1 0, L_0x7fc746f411e0;  1 drivers
v0x7fc746b34500_0 .net "b", 1 0, L_0x7fc746f41300;  1 drivers
v0x7fc746b345a0_0 .net "c", 3 0, L_0x7fc746f41080;  alias, 1 drivers
v0x7fc746b34630_0 .net "temp", 3 0, L_0x7fc746f40b30;  1 drivers
L_0x7fc746f3fe40 .part L_0x7fc746f411e0, 0, 1;
L_0x7fc746f3fee0 .part L_0x7fc746f41300, 0, 1;
L_0x7fc746f40070 .part L_0x7fc746f411e0, 1, 1;
L_0x7fc746f40150 .part L_0x7fc746f41300, 0, 1;
L_0x7fc746f40320 .part L_0x7fc746f411e0, 0, 1;
L_0x7fc746f403c0 .part L_0x7fc746f41300, 1, 1;
L_0x7fc746f40550 .part L_0x7fc746f411e0, 1, 1;
L_0x7fc746f40670 .part L_0x7fc746f41300, 1, 1;
L_0x7fc746f409a0 .part L_0x7fc746f40b30, 0, 1;
L_0x7fc746f40a90 .part L_0x7fc746f40b30, 1, 1;
L_0x7fc746f40b30 .concat8 [ 1 1 1 1], L_0x7fc746f40230, L_0x7fc746f40460, L_0x7fc746f40790, L_0x7fc746f408b0;
L_0x7fc746f40e50 .part L_0x7fc746f40b30, 2, 1;
L_0x7fc746f40f70 .part L_0x7fc746f40b30, 3, 1;
L_0x7fc746f41080 .concat8 [ 1 1 1 1], L_0x7fc746f3ff80, L_0x7fc746f40840, L_0x7fc746f40d30, L_0x7fc746f40da0;
S_0x7fc746b0ee90 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b1f070;
 .timescale -9 -12;
L_0x7fc746f3ff80 .functor AND 1, L_0x7fc746f3fe40, L_0x7fc746f3fee0, C4<1>, C4<1>;
L_0x7fc746f40230 .functor AND 1, L_0x7fc746f40070, L_0x7fc746f40150, C4<1>, C4<1>;
L_0x7fc746f40460 .functor AND 1, L_0x7fc746f40320, L_0x7fc746f403c0, C4<1>, C4<1>;
L_0x7fc746f40790 .functor AND 1, L_0x7fc746f40550, L_0x7fc746f40670, C4<1>, C4<1>;
v0x7fc746b04e80_0 .net *"_ivl_0", 0 0, L_0x7fc746f3fe40;  1 drivers
v0x7fc746b04f40_0 .net *"_ivl_1", 0 0, L_0x7fc746f3fee0;  1 drivers
v0x7fc746b33cc0_0 .net *"_ivl_10", 0 0, L_0x7fc746f40460;  1 drivers
v0x7fc746b33d70_0 .net *"_ivl_12", 0 0, L_0x7fc746f40550;  1 drivers
v0x7fc746b33e20_0 .net *"_ivl_13", 0 0, L_0x7fc746f40670;  1 drivers
v0x7fc746b33f10_0 .net *"_ivl_14", 0 0, L_0x7fc746f40790;  1 drivers
v0x7fc746b33fc0_0 .net *"_ivl_2", 0 0, L_0x7fc746f3ff80;  1 drivers
v0x7fc746b34070_0 .net *"_ivl_4", 0 0, L_0x7fc746f40070;  1 drivers
v0x7fc746b34120_0 .net *"_ivl_5", 0 0, L_0x7fc746f40150;  1 drivers
v0x7fc746b34230_0 .net *"_ivl_6", 0 0, L_0x7fc746f40230;  1 drivers
v0x7fc746b342e0_0 .net *"_ivl_8", 0 0, L_0x7fc746f40320;  1 drivers
v0x7fc746b34390_0 .net *"_ivl_9", 0 0, L_0x7fc746f403c0;  1 drivers
S_0x7fc746b2c990 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b0ee90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f40840 .functor XOR 1, L_0x7fc746f409a0, L_0x7fc746f40a90, C4<0>, C4<0>;
L_0x7fc746f408b0 .functor AND 1, L_0x7fc746f409a0, L_0x7fc746f40a90, C4<1>, C4<1>;
v0x7fc746b07b00_0 .net "a", 0 0, L_0x7fc746f409a0;  1 drivers
v0x7fc746b2cb00_0 .net "b", 0 0, L_0x7fc746f40a90;  1 drivers
v0x7fc746b2cb90_0 .net "c", 0 0, L_0x7fc746f408b0;  1 drivers
v0x7fc746b06a50_0 .net "s", 0 0, L_0x7fc746f40840;  1 drivers
S_0x7fc746b148e0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b0ee90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f40d30 .functor XOR 1, L_0x7fc746f40e50, L_0x7fc746f40f70, C4<0>, C4<0>;
L_0x7fc746f40da0 .functor AND 1, L_0x7fc746f40e50, L_0x7fc746f40f70, C4<1>, C4<1>;
v0x7fc746b14a50_0 .net "a", 0 0, L_0x7fc746f40e50;  1 drivers
v0x7fc746b14ae0_0 .net "b", 0 0, L_0x7fc746f40f70;  1 drivers
v0x7fc746b04d00_0 .net "c", 0 0, L_0x7fc746f40da0;  1 drivers
v0x7fc746b04d90_0 .net "s", 0 0, L_0x7fc746f40d30;  1 drivers
S_0x7fc746b35690 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746ded490;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746b35850 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746b3cb70_0 .net "a", 3 0, L_0x7fc746f48140;  1 drivers
v0x7fc746b3cc30_0 .net "b", 3 0, L_0x7fc746f481e0;  1 drivers
v0x7fc746b3ccd0_0 .net "c", 7 0, L_0x7fc746f47fb0;  alias, 1 drivers
v0x7fc746b3cd80_0 .net "concat1", 3 0, L_0x7fc746f47700;  1 drivers
v0x7fc746b3ce30_0 .net "concat2", 5 0, L_0x7fc746f478e0;  1 drivers
v0x7fc746b3cf20_0 .net "concat3", 5 0, L_0x7fc746f47980;  1 drivers
v0x7fc746b3cfd0_0 .net "concat4", 5 0, L_0x7fc746f47c00;  1 drivers
v0x7fc746b3d080_0 .net "mul_00", 3 0, L_0x7fc746f43350;  1 drivers
v0x7fc746b3d120_0 .net "mul_01", 3 0, L_0x7fc746f45d90;  1 drivers
v0x7fc746b3d250_0 .net "mul_10", 3 0, L_0x7fc746f44830;  1 drivers
v0x7fc746b3d2e0_0 .net "mul_11", 3 0, L_0x7fc746f47270;  1 drivers
v0x7fc746b3d370_0 .net "sum_temp1", 3 0, L_0x7fc746f477a0;  1 drivers
v0x7fc746b3d410_0 .net "sum_temp2", 5 0, L_0x7fc746f47a60;  1 drivers
v0x7fc746b3d4c0_0 .net "sum_temp3", 5 0, L_0x7fc746f47ce0;  1 drivers
L_0x7fc746f434b0 .part L_0x7fc746f48140, 0, 2;
L_0x7fc746f43550 .part L_0x7fc746f481e0, 0, 2;
L_0x7fc746f44990 .part L_0x7fc746f48140, 2, 2;
L_0x7fc746f44a70 .part L_0x7fc746f481e0, 0, 2;
L_0x7fc746f45ef0 .part L_0x7fc746f48140, 0, 2;
L_0x7fc746f45f90 .part L_0x7fc746f481e0, 2, 2;
L_0x7fc746f473d0 .part L_0x7fc746f48140, 2, 2;
L_0x7fc746f474f0 .part L_0x7fc746f481e0, 2, 2;
L_0x7fc746f47610 .part L_0x7fc746f43350, 2, 2;
L_0x7fc746f477a0 .arith/sum 4, L_0x7fc746f44830, L_0x7fc746f47700;
L_0x7fc746f47a60 .arith/sum 6, L_0x7fc746f478e0, L_0x7fc746f47980;
L_0x7fc746f47ce0 .arith/sum 6, L_0x7fc746f47c00, L_0x7fc746f47a60;
L_0x7fc746f47e20 .part L_0x7fc746f43350, 0, 2;
L_0x7fc746f47fb0 .concat8 [ 2 6 0 0], L_0x7fc746f47e20, L_0x7fc746f48090;
S_0x7fc746b359e0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746b35690;
 .timescale -9 -12;
L_0x7fc746f48090 .functor BUFZ 6, L_0x7fc746f47ce0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746b3c660_0 .net *"_ivl_10", 1 0, L_0x7fc746f47610;  1 drivers
L_0x7fc746e04970 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b3c720_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e04970;  1 drivers
L_0x7fc746e049b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b3c7c0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e049b8;  1 drivers
L_0x7fc746e04a00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b3c870_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e04a00;  1 drivers
v0x7fc746b3c920_0 .net *"_ivl_25", 1 0, L_0x7fc746f47e20;  1 drivers
v0x7fc746b3ca10_0 .net *"_ivl_27", 5 0, L_0x7fc746f48090;  1 drivers
L_0x7fc746e04928 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b3cac0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e04928;  1 drivers
L_0x7fc746f47700 .concat [ 2 2 0 0], L_0x7fc746f47610, L_0x7fc746e04928;
L_0x7fc746f478e0 .concat [ 4 2 0 0], L_0x7fc746f45d90, L_0x7fc746e04970;
L_0x7fc746f47980 .concat [ 2 4 0 0], L_0x7fc746e049b8, L_0x7fc746f47270;
L_0x7fc746f47c00 .concat [ 4 2 0 0], L_0x7fc746f477a0, L_0x7fc746e04a00;
S_0x7fc746b35ba0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746b359e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b35d70 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b37320_0 .net "a", 1 0, L_0x7fc746f434b0;  1 drivers
v0x7fc746b373e0_0 .net "b", 1 0, L_0x7fc746f43550;  1 drivers
v0x7fc746b37480_0 .net "c", 3 0, L_0x7fc746f43350;  alias, 1 drivers
v0x7fc746b37510_0 .net "temp", 3 0, L_0x7fc746f42e00;  1 drivers
L_0x7fc746f42110 .part L_0x7fc746f434b0, 0, 1;
L_0x7fc746f421b0 .part L_0x7fc746f43550, 0, 1;
L_0x7fc746f42340 .part L_0x7fc746f434b0, 1, 1;
L_0x7fc746f42420 .part L_0x7fc746f43550, 0, 1;
L_0x7fc746f425f0 .part L_0x7fc746f434b0, 0, 1;
L_0x7fc746f42690 .part L_0x7fc746f43550, 1, 1;
L_0x7fc746f42820 .part L_0x7fc746f434b0, 1, 1;
L_0x7fc746f42940 .part L_0x7fc746f43550, 1, 1;
L_0x7fc746f42c70 .part L_0x7fc746f42e00, 0, 1;
L_0x7fc746f42d60 .part L_0x7fc746f42e00, 1, 1;
L_0x7fc746f42e00 .concat8 [ 1 1 1 1], L_0x7fc746f42500, L_0x7fc746f42730, L_0x7fc746f42a60, L_0x7fc746f42b80;
L_0x7fc746f43120 .part L_0x7fc746f42e00, 2, 1;
L_0x7fc746f43240 .part L_0x7fc746f42e00, 3, 1;
L_0x7fc746f43350 .concat8 [ 1 1 1 1], L_0x7fc746f42250, L_0x7fc746f42b10, L_0x7fc746f43000, L_0x7fc746f43070;
S_0x7fc746b35e80 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b35ba0;
 .timescale -9 -12;
L_0x7fc746f42250 .functor AND 1, L_0x7fc746f42110, L_0x7fc746f421b0, C4<1>, C4<1>;
L_0x7fc746f42500 .functor AND 1, L_0x7fc746f42340, L_0x7fc746f42420, C4<1>, C4<1>;
L_0x7fc746f42730 .functor AND 1, L_0x7fc746f425f0, L_0x7fc746f42690, C4<1>, C4<1>;
L_0x7fc746f42a60 .functor AND 1, L_0x7fc746f42820, L_0x7fc746f42940, C4<1>, C4<1>;
v0x7fc746b36a40_0 .net *"_ivl_0", 0 0, L_0x7fc746f42110;  1 drivers
v0x7fc746b36b00_0 .net *"_ivl_1", 0 0, L_0x7fc746f421b0;  1 drivers
v0x7fc746b36ba0_0 .net *"_ivl_10", 0 0, L_0x7fc746f42730;  1 drivers
v0x7fc746b36c50_0 .net *"_ivl_12", 0 0, L_0x7fc746f42820;  1 drivers
v0x7fc746b36d00_0 .net *"_ivl_13", 0 0, L_0x7fc746f42940;  1 drivers
v0x7fc746b36df0_0 .net *"_ivl_14", 0 0, L_0x7fc746f42a60;  1 drivers
v0x7fc746b36ea0_0 .net *"_ivl_2", 0 0, L_0x7fc746f42250;  1 drivers
v0x7fc746b36f50_0 .net *"_ivl_4", 0 0, L_0x7fc746f42340;  1 drivers
v0x7fc746b37000_0 .net *"_ivl_5", 0 0, L_0x7fc746f42420;  1 drivers
v0x7fc746b37110_0 .net *"_ivl_6", 0 0, L_0x7fc746f42500;  1 drivers
v0x7fc746b371c0_0 .net *"_ivl_8", 0 0, L_0x7fc746f425f0;  1 drivers
v0x7fc746b37270_0 .net *"_ivl_9", 0 0, L_0x7fc746f42690;  1 drivers
S_0x7fc746b36050 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b35e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f42b10 .functor XOR 1, L_0x7fc746f42c70, L_0x7fc746f42d60, C4<0>, C4<0>;
L_0x7fc746f42b80 .functor AND 1, L_0x7fc746f42c70, L_0x7fc746f42d60, C4<1>, C4<1>;
v0x7fc746b362a0_0 .net "a", 0 0, L_0x7fc746f42c70;  1 drivers
v0x7fc746b36350_0 .net "b", 0 0, L_0x7fc746f42d60;  1 drivers
v0x7fc746b363f0_0 .net "c", 0 0, L_0x7fc746f42b80;  1 drivers
v0x7fc746b36480_0 .net "s", 0 0, L_0x7fc746f42b10;  1 drivers
S_0x7fc746b36520 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b35e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f43000 .functor XOR 1, L_0x7fc746f43120, L_0x7fc746f43240, C4<0>, C4<0>;
L_0x7fc746f43070 .functor AND 1, L_0x7fc746f43120, L_0x7fc746f43240, C4<1>, C4<1>;
v0x7fc746b36750_0 .net "a", 0 0, L_0x7fc746f43120;  1 drivers
v0x7fc746b367f0_0 .net "b", 0 0, L_0x7fc746f43240;  1 drivers
v0x7fc746b36890_0 .net "c", 0 0, L_0x7fc746f43070;  1 drivers
v0x7fc746b36940_0 .net "s", 0 0, L_0x7fc746f43000;  1 drivers
S_0x7fc746b37610 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746b359e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b377e0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b38de0_0 .net "a", 1 0, L_0x7fc746f44990;  1 drivers
v0x7fc746b38ea0_0 .net "b", 1 0, L_0x7fc746f44a70;  1 drivers
v0x7fc746b38f40_0 .net "c", 3 0, L_0x7fc746f44830;  alias, 1 drivers
v0x7fc746b38fd0_0 .net "temp", 3 0, L_0x7fc746f442e0;  1 drivers
L_0x7fc746f435f0 .part L_0x7fc746f44990, 0, 1;
L_0x7fc746f43690 .part L_0x7fc746f44a70, 0, 1;
L_0x7fc746f43820 .part L_0x7fc746f44990, 1, 1;
L_0x7fc746f43900 .part L_0x7fc746f44a70, 0, 1;
L_0x7fc746f43ad0 .part L_0x7fc746f44990, 0, 1;
L_0x7fc746f43b70 .part L_0x7fc746f44a70, 1, 1;
L_0x7fc746f43d00 .part L_0x7fc746f44990, 1, 1;
L_0x7fc746f43e20 .part L_0x7fc746f44a70, 1, 1;
L_0x7fc746f44150 .part L_0x7fc746f442e0, 0, 1;
L_0x7fc746f44240 .part L_0x7fc746f442e0, 1, 1;
L_0x7fc746f442e0 .concat8 [ 1 1 1 1], L_0x7fc746f439e0, L_0x7fc746f43c10, L_0x7fc746f43f40, L_0x7fc746f44060;
L_0x7fc746f44600 .part L_0x7fc746f442e0, 2, 1;
L_0x7fc746f44720 .part L_0x7fc746f442e0, 3, 1;
L_0x7fc746f44830 .concat8 [ 1 1 1 1], L_0x7fc746f43730, L_0x7fc746f43ff0, L_0x7fc746f444e0, L_0x7fc746f44550;
S_0x7fc746b37950 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b37610;
 .timescale -9 -12;
L_0x7fc746f43730 .functor AND 1, L_0x7fc746f435f0, L_0x7fc746f43690, C4<1>, C4<1>;
L_0x7fc746f439e0 .functor AND 1, L_0x7fc746f43820, L_0x7fc746f43900, C4<1>, C4<1>;
L_0x7fc746f43c10 .functor AND 1, L_0x7fc746f43ad0, L_0x7fc746f43b70, C4<1>, C4<1>;
L_0x7fc746f43f40 .functor AND 1, L_0x7fc746f43d00, L_0x7fc746f43e20, C4<1>, C4<1>;
v0x7fc746b38500_0 .net *"_ivl_0", 0 0, L_0x7fc746f435f0;  1 drivers
v0x7fc746b385c0_0 .net *"_ivl_1", 0 0, L_0x7fc746f43690;  1 drivers
v0x7fc746b38660_0 .net *"_ivl_10", 0 0, L_0x7fc746f43c10;  1 drivers
v0x7fc746b38710_0 .net *"_ivl_12", 0 0, L_0x7fc746f43d00;  1 drivers
v0x7fc746b387c0_0 .net *"_ivl_13", 0 0, L_0x7fc746f43e20;  1 drivers
v0x7fc746b388b0_0 .net *"_ivl_14", 0 0, L_0x7fc746f43f40;  1 drivers
v0x7fc746b38960_0 .net *"_ivl_2", 0 0, L_0x7fc746f43730;  1 drivers
v0x7fc746b38a10_0 .net *"_ivl_4", 0 0, L_0x7fc746f43820;  1 drivers
v0x7fc746b38ac0_0 .net *"_ivl_5", 0 0, L_0x7fc746f43900;  1 drivers
v0x7fc746b38bd0_0 .net *"_ivl_6", 0 0, L_0x7fc746f439e0;  1 drivers
v0x7fc746b38c80_0 .net *"_ivl_8", 0 0, L_0x7fc746f43ad0;  1 drivers
v0x7fc746b38d30_0 .net *"_ivl_9", 0 0, L_0x7fc746f43b70;  1 drivers
S_0x7fc746b37b10 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b37950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f43ff0 .functor XOR 1, L_0x7fc746f44150, L_0x7fc746f44240, C4<0>, C4<0>;
L_0x7fc746f44060 .functor AND 1, L_0x7fc746f44150, L_0x7fc746f44240, C4<1>, C4<1>;
v0x7fc746b37d60_0 .net "a", 0 0, L_0x7fc746f44150;  1 drivers
v0x7fc746b37e10_0 .net "b", 0 0, L_0x7fc746f44240;  1 drivers
v0x7fc746b37eb0_0 .net "c", 0 0, L_0x7fc746f44060;  1 drivers
v0x7fc746b37f40_0 .net "s", 0 0, L_0x7fc746f43ff0;  1 drivers
S_0x7fc746b37fe0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b37950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f444e0 .functor XOR 1, L_0x7fc746f44600, L_0x7fc746f44720, C4<0>, C4<0>;
L_0x7fc746f44550 .functor AND 1, L_0x7fc746f44600, L_0x7fc746f44720, C4<1>, C4<1>;
v0x7fc746b38210_0 .net "a", 0 0, L_0x7fc746f44600;  1 drivers
v0x7fc746b382b0_0 .net "b", 0 0, L_0x7fc746f44720;  1 drivers
v0x7fc746b38350_0 .net "c", 0 0, L_0x7fc746f44550;  1 drivers
v0x7fc746b38400_0 .net "s", 0 0, L_0x7fc746f444e0;  1 drivers
S_0x7fc746b390d0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746b359e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b39290 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b3a8b0_0 .net "a", 1 0, L_0x7fc746f45ef0;  1 drivers
v0x7fc746b3a970_0 .net "b", 1 0, L_0x7fc746f45f90;  1 drivers
v0x7fc746b3aa10_0 .net "c", 3 0, L_0x7fc746f45d90;  alias, 1 drivers
v0x7fc746b3aaa0_0 .net "temp", 3 0, L_0x7fc746f45840;  1 drivers
L_0x7fc746f44b50 .part L_0x7fc746f45ef0, 0, 1;
L_0x7fc746f44bf0 .part L_0x7fc746f45f90, 0, 1;
L_0x7fc746f44d80 .part L_0x7fc746f45ef0, 1, 1;
L_0x7fc746f44e60 .part L_0x7fc746f45f90, 0, 1;
L_0x7fc746f45030 .part L_0x7fc746f45ef0, 0, 1;
L_0x7fc746f450d0 .part L_0x7fc746f45f90, 1, 1;
L_0x7fc746f45260 .part L_0x7fc746f45ef0, 1, 1;
L_0x7fc746f45380 .part L_0x7fc746f45f90, 1, 1;
L_0x7fc746f456b0 .part L_0x7fc746f45840, 0, 1;
L_0x7fc746f457a0 .part L_0x7fc746f45840, 1, 1;
L_0x7fc746f45840 .concat8 [ 1 1 1 1], L_0x7fc746f44f40, L_0x7fc746f45170, L_0x7fc746f454a0, L_0x7fc746f455c0;
L_0x7fc746f45b60 .part L_0x7fc746f45840, 2, 1;
L_0x7fc746f45c80 .part L_0x7fc746f45840, 3, 1;
L_0x7fc746f45d90 .concat8 [ 1 1 1 1], L_0x7fc746f44c90, L_0x7fc746f45550, L_0x7fc746f45a40, L_0x7fc746f45ab0;
S_0x7fc746b39420 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b390d0;
 .timescale -9 -12;
L_0x7fc746f44c90 .functor AND 1, L_0x7fc746f44b50, L_0x7fc746f44bf0, C4<1>, C4<1>;
L_0x7fc746f44f40 .functor AND 1, L_0x7fc746f44d80, L_0x7fc746f44e60, C4<1>, C4<1>;
L_0x7fc746f45170 .functor AND 1, L_0x7fc746f45030, L_0x7fc746f450d0, C4<1>, C4<1>;
L_0x7fc746f454a0 .functor AND 1, L_0x7fc746f45260, L_0x7fc746f45380, C4<1>, C4<1>;
v0x7fc746b39fd0_0 .net *"_ivl_0", 0 0, L_0x7fc746f44b50;  1 drivers
v0x7fc746b3a090_0 .net *"_ivl_1", 0 0, L_0x7fc746f44bf0;  1 drivers
v0x7fc746b3a130_0 .net *"_ivl_10", 0 0, L_0x7fc746f45170;  1 drivers
v0x7fc746b3a1e0_0 .net *"_ivl_12", 0 0, L_0x7fc746f45260;  1 drivers
v0x7fc746b3a290_0 .net *"_ivl_13", 0 0, L_0x7fc746f45380;  1 drivers
v0x7fc746b3a380_0 .net *"_ivl_14", 0 0, L_0x7fc746f454a0;  1 drivers
v0x7fc746b3a430_0 .net *"_ivl_2", 0 0, L_0x7fc746f44c90;  1 drivers
v0x7fc746b3a4e0_0 .net *"_ivl_4", 0 0, L_0x7fc746f44d80;  1 drivers
v0x7fc746b3a590_0 .net *"_ivl_5", 0 0, L_0x7fc746f44e60;  1 drivers
v0x7fc746b3a6a0_0 .net *"_ivl_6", 0 0, L_0x7fc746f44f40;  1 drivers
v0x7fc746b3a750_0 .net *"_ivl_8", 0 0, L_0x7fc746f45030;  1 drivers
v0x7fc746b3a800_0 .net *"_ivl_9", 0 0, L_0x7fc746f450d0;  1 drivers
S_0x7fc746b395e0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b39420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f45550 .functor XOR 1, L_0x7fc746f456b0, L_0x7fc746f457a0, C4<0>, C4<0>;
L_0x7fc746f455c0 .functor AND 1, L_0x7fc746f456b0, L_0x7fc746f457a0, C4<1>, C4<1>;
v0x7fc746b39830_0 .net "a", 0 0, L_0x7fc746f456b0;  1 drivers
v0x7fc746b398e0_0 .net "b", 0 0, L_0x7fc746f457a0;  1 drivers
v0x7fc746b39980_0 .net "c", 0 0, L_0x7fc746f455c0;  1 drivers
v0x7fc746b39a10_0 .net "s", 0 0, L_0x7fc746f45550;  1 drivers
S_0x7fc746b39ab0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b39420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f45a40 .functor XOR 1, L_0x7fc746f45b60, L_0x7fc746f45c80, C4<0>, C4<0>;
L_0x7fc746f45ab0 .functor AND 1, L_0x7fc746f45b60, L_0x7fc746f45c80, C4<1>, C4<1>;
v0x7fc746b39ce0_0 .net "a", 0 0, L_0x7fc746f45b60;  1 drivers
v0x7fc746b39d80_0 .net "b", 0 0, L_0x7fc746f45c80;  1 drivers
v0x7fc746b39e20_0 .net "c", 0 0, L_0x7fc746f45ab0;  1 drivers
v0x7fc746b39ed0_0 .net "s", 0 0, L_0x7fc746f45a40;  1 drivers
S_0x7fc746b3aba0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746b359e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b3ad60 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b3c370_0 .net "a", 1 0, L_0x7fc746f473d0;  1 drivers
v0x7fc746b3c430_0 .net "b", 1 0, L_0x7fc746f474f0;  1 drivers
v0x7fc746b3c4d0_0 .net "c", 3 0, L_0x7fc746f47270;  alias, 1 drivers
v0x7fc746b3c560_0 .net "temp", 3 0, L_0x7fc746f46d20;  1 drivers
L_0x7fc746f46030 .part L_0x7fc746f473d0, 0, 1;
L_0x7fc746f460d0 .part L_0x7fc746f474f0, 0, 1;
L_0x7fc746f46260 .part L_0x7fc746f473d0, 1, 1;
L_0x7fc746f46340 .part L_0x7fc746f474f0, 0, 1;
L_0x7fc746f46510 .part L_0x7fc746f473d0, 0, 1;
L_0x7fc746f465b0 .part L_0x7fc746f474f0, 1, 1;
L_0x7fc746f46740 .part L_0x7fc746f473d0, 1, 1;
L_0x7fc746f46860 .part L_0x7fc746f474f0, 1, 1;
L_0x7fc746f46b90 .part L_0x7fc746f46d20, 0, 1;
L_0x7fc746f46c80 .part L_0x7fc746f46d20, 1, 1;
L_0x7fc746f46d20 .concat8 [ 1 1 1 1], L_0x7fc746f46420, L_0x7fc746f46650, L_0x7fc746f46980, L_0x7fc746f46aa0;
L_0x7fc746f47040 .part L_0x7fc746f46d20, 2, 1;
L_0x7fc746f47160 .part L_0x7fc746f46d20, 3, 1;
L_0x7fc746f47270 .concat8 [ 1 1 1 1], L_0x7fc746f46170, L_0x7fc746f46a30, L_0x7fc746f46f20, L_0x7fc746f46f90;
S_0x7fc746b3aed0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b3aba0;
 .timescale -9 -12;
L_0x7fc746f46170 .functor AND 1, L_0x7fc746f46030, L_0x7fc746f460d0, C4<1>, C4<1>;
L_0x7fc746f46420 .functor AND 1, L_0x7fc746f46260, L_0x7fc746f46340, C4<1>, C4<1>;
L_0x7fc746f46650 .functor AND 1, L_0x7fc746f46510, L_0x7fc746f465b0, C4<1>, C4<1>;
L_0x7fc746f46980 .functor AND 1, L_0x7fc746f46740, L_0x7fc746f46860, C4<1>, C4<1>;
v0x7fc746b3ba90_0 .net *"_ivl_0", 0 0, L_0x7fc746f46030;  1 drivers
v0x7fc746b3bb50_0 .net *"_ivl_1", 0 0, L_0x7fc746f460d0;  1 drivers
v0x7fc746b3bbf0_0 .net *"_ivl_10", 0 0, L_0x7fc746f46650;  1 drivers
v0x7fc746b3bca0_0 .net *"_ivl_12", 0 0, L_0x7fc746f46740;  1 drivers
v0x7fc746b3bd50_0 .net *"_ivl_13", 0 0, L_0x7fc746f46860;  1 drivers
v0x7fc746b3be40_0 .net *"_ivl_14", 0 0, L_0x7fc746f46980;  1 drivers
v0x7fc746b3bef0_0 .net *"_ivl_2", 0 0, L_0x7fc746f46170;  1 drivers
v0x7fc746b3bfa0_0 .net *"_ivl_4", 0 0, L_0x7fc746f46260;  1 drivers
v0x7fc746b3c050_0 .net *"_ivl_5", 0 0, L_0x7fc746f46340;  1 drivers
v0x7fc746b3c160_0 .net *"_ivl_6", 0 0, L_0x7fc746f46420;  1 drivers
v0x7fc746b3c210_0 .net *"_ivl_8", 0 0, L_0x7fc746f46510;  1 drivers
v0x7fc746b3c2c0_0 .net *"_ivl_9", 0 0, L_0x7fc746f465b0;  1 drivers
S_0x7fc746b3b0a0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b3aed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f46a30 .functor XOR 1, L_0x7fc746f46b90, L_0x7fc746f46c80, C4<0>, C4<0>;
L_0x7fc746f46aa0 .functor AND 1, L_0x7fc746f46b90, L_0x7fc746f46c80, C4<1>, C4<1>;
v0x7fc746b3b2f0_0 .net "a", 0 0, L_0x7fc746f46b90;  1 drivers
v0x7fc746b3b3a0_0 .net "b", 0 0, L_0x7fc746f46c80;  1 drivers
v0x7fc746b3b440_0 .net "c", 0 0, L_0x7fc746f46aa0;  1 drivers
v0x7fc746b3b4d0_0 .net "s", 0 0, L_0x7fc746f46a30;  1 drivers
S_0x7fc746b3b570 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b3aed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f46f20 .functor XOR 1, L_0x7fc746f47040, L_0x7fc746f47160, C4<0>, C4<0>;
L_0x7fc746f46f90 .functor AND 1, L_0x7fc746f47040, L_0x7fc746f47160, C4<1>, C4<1>;
v0x7fc746b3b7a0_0 .net "a", 0 0, L_0x7fc746f47040;  1 drivers
v0x7fc746b3b840_0 .net "b", 0 0, L_0x7fc746f47160;  1 drivers
v0x7fc746b3b8e0_0 .net "c", 0 0, L_0x7fc746f46f90;  1 drivers
v0x7fc746b3b990_0 .net "s", 0 0, L_0x7fc746f46f20;  1 drivers
S_0x7fc746b3d5c0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746ded490;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746b3d780 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746b44a90_0 .net "a", 3 0, L_0x7fc746f4e2b0;  1 drivers
v0x7fc746b44b50_0 .net "b", 3 0, L_0x7fc746f4e3d0;  1 drivers
v0x7fc746b44bf0_0 .net "c", 7 0, L_0x7fc746f4e120;  alias, 1 drivers
v0x7fc746b44ca0_0 .net "concat1", 3 0, L_0x7fc746f4d870;  1 drivers
v0x7fc746b44d50_0 .net "concat2", 5 0, L_0x7fc746f4da50;  1 drivers
v0x7fc746b44e40_0 .net "concat3", 5 0, L_0x7fc746f4daf0;  1 drivers
v0x7fc746b44ef0_0 .net "concat4", 5 0, L_0x7fc746f4dd70;  1 drivers
v0x7fc746b44fa0_0 .net "mul_00", 3 0, L_0x7fc746f494c0;  1 drivers
v0x7fc746b45040_0 .net "mul_01", 3 0, L_0x7fc746f4bf00;  1 drivers
v0x7fc746b45170_0 .net "mul_10", 3 0, L_0x7fc746f4a9a0;  1 drivers
v0x7fc746b45200_0 .net "mul_11", 3 0, L_0x7fc746f4d3e0;  1 drivers
v0x7fc746b45290_0 .net "sum_temp1", 3 0, L_0x7fc746f4d910;  1 drivers
v0x7fc746b45330_0 .net "sum_temp2", 5 0, L_0x7fc746f4dbd0;  1 drivers
v0x7fc746b453e0_0 .net "sum_temp3", 5 0, L_0x7fc746f4de50;  1 drivers
L_0x7fc746f49620 .part L_0x7fc746f4e2b0, 0, 2;
L_0x7fc746f496c0 .part L_0x7fc746f4e3d0, 0, 2;
L_0x7fc746f4ab00 .part L_0x7fc746f4e2b0, 2, 2;
L_0x7fc746f4abe0 .part L_0x7fc746f4e3d0, 0, 2;
L_0x7fc746f4c060 .part L_0x7fc746f4e2b0, 0, 2;
L_0x7fc746f4c100 .part L_0x7fc746f4e3d0, 2, 2;
L_0x7fc746f4d540 .part L_0x7fc746f4e2b0, 2, 2;
L_0x7fc746f4d660 .part L_0x7fc746f4e3d0, 2, 2;
L_0x7fc746f4d780 .part L_0x7fc746f494c0, 2, 2;
L_0x7fc746f4d910 .arith/sum 4, L_0x7fc746f4a9a0, L_0x7fc746f4d870;
L_0x7fc746f4dbd0 .arith/sum 6, L_0x7fc746f4da50, L_0x7fc746f4daf0;
L_0x7fc746f4de50 .arith/sum 6, L_0x7fc746f4dd70, L_0x7fc746f4dbd0;
L_0x7fc746f4df90 .part L_0x7fc746f494c0, 0, 2;
L_0x7fc746f4e120 .concat8 [ 2 6 0 0], L_0x7fc746f4df90, L_0x7fc746f4e200;
S_0x7fc746b3d8f0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746b3d5c0;
 .timescale -9 -12;
L_0x7fc746f4e200 .functor BUFZ 6, L_0x7fc746f4de50, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746b44580_0 .net *"_ivl_10", 1 0, L_0x7fc746f4d780;  1 drivers
L_0x7fc746e04a90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b44640_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e04a90;  1 drivers
L_0x7fc746e04ad8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b446e0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e04ad8;  1 drivers
L_0x7fc746e04b20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b44790_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e04b20;  1 drivers
v0x7fc746b44840_0 .net *"_ivl_25", 1 0, L_0x7fc746f4df90;  1 drivers
v0x7fc746b44930_0 .net *"_ivl_27", 5 0, L_0x7fc746f4e200;  1 drivers
L_0x7fc746e04a48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b449e0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e04a48;  1 drivers
L_0x7fc746f4d870 .concat [ 2 2 0 0], L_0x7fc746f4d780, L_0x7fc746e04a48;
L_0x7fc746f4da50 .concat [ 4 2 0 0], L_0x7fc746f4bf00, L_0x7fc746e04a90;
L_0x7fc746f4daf0 .concat [ 2 4 0 0], L_0x7fc746e04ad8, L_0x7fc746f4d3e0;
L_0x7fc746f4dd70 .concat [ 4 2 0 0], L_0x7fc746f4d910, L_0x7fc746e04b20;
S_0x7fc746b3dac0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746b3d8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b3dc90 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b3f240_0 .net "a", 1 0, L_0x7fc746f49620;  1 drivers
v0x7fc746b3f300_0 .net "b", 1 0, L_0x7fc746f496c0;  1 drivers
v0x7fc746b3f3a0_0 .net "c", 3 0, L_0x7fc746f494c0;  alias, 1 drivers
v0x7fc746b3f430_0 .net "temp", 3 0, L_0x7fc746f48f70;  1 drivers
L_0x7fc746f48280 .part L_0x7fc746f49620, 0, 1;
L_0x7fc746f48320 .part L_0x7fc746f496c0, 0, 1;
L_0x7fc746f484b0 .part L_0x7fc746f49620, 1, 1;
L_0x7fc746f48590 .part L_0x7fc746f496c0, 0, 1;
L_0x7fc746f48760 .part L_0x7fc746f49620, 0, 1;
L_0x7fc746f48800 .part L_0x7fc746f496c0, 1, 1;
L_0x7fc746f48990 .part L_0x7fc746f49620, 1, 1;
L_0x7fc746f48ab0 .part L_0x7fc746f496c0, 1, 1;
L_0x7fc746f48de0 .part L_0x7fc746f48f70, 0, 1;
L_0x7fc746f48ed0 .part L_0x7fc746f48f70, 1, 1;
L_0x7fc746f48f70 .concat8 [ 1 1 1 1], L_0x7fc746f48670, L_0x7fc746f488a0, L_0x7fc746f48bd0, L_0x7fc746f48cf0;
L_0x7fc746f49290 .part L_0x7fc746f48f70, 2, 1;
L_0x7fc746f493b0 .part L_0x7fc746f48f70, 3, 1;
L_0x7fc746f494c0 .concat8 [ 1 1 1 1], L_0x7fc746f483c0, L_0x7fc746f48c80, L_0x7fc746f49170, L_0x7fc746f491e0;
S_0x7fc746b3dda0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b3dac0;
 .timescale -9 -12;
L_0x7fc746f483c0 .functor AND 1, L_0x7fc746f48280, L_0x7fc746f48320, C4<1>, C4<1>;
L_0x7fc746f48670 .functor AND 1, L_0x7fc746f484b0, L_0x7fc746f48590, C4<1>, C4<1>;
L_0x7fc746f488a0 .functor AND 1, L_0x7fc746f48760, L_0x7fc746f48800, C4<1>, C4<1>;
L_0x7fc746f48bd0 .functor AND 1, L_0x7fc746f48990, L_0x7fc746f48ab0, C4<1>, C4<1>;
v0x7fc746b3e960_0 .net *"_ivl_0", 0 0, L_0x7fc746f48280;  1 drivers
v0x7fc746b3ea20_0 .net *"_ivl_1", 0 0, L_0x7fc746f48320;  1 drivers
v0x7fc746b3eac0_0 .net *"_ivl_10", 0 0, L_0x7fc746f488a0;  1 drivers
v0x7fc746b3eb70_0 .net *"_ivl_12", 0 0, L_0x7fc746f48990;  1 drivers
v0x7fc746b3ec20_0 .net *"_ivl_13", 0 0, L_0x7fc746f48ab0;  1 drivers
v0x7fc746b3ed10_0 .net *"_ivl_14", 0 0, L_0x7fc746f48bd0;  1 drivers
v0x7fc746b3edc0_0 .net *"_ivl_2", 0 0, L_0x7fc746f483c0;  1 drivers
v0x7fc746b3ee70_0 .net *"_ivl_4", 0 0, L_0x7fc746f484b0;  1 drivers
v0x7fc746b3ef20_0 .net *"_ivl_5", 0 0, L_0x7fc746f48590;  1 drivers
v0x7fc746b3f030_0 .net *"_ivl_6", 0 0, L_0x7fc746f48670;  1 drivers
v0x7fc746b3f0e0_0 .net *"_ivl_8", 0 0, L_0x7fc746f48760;  1 drivers
v0x7fc746b3f190_0 .net *"_ivl_9", 0 0, L_0x7fc746f48800;  1 drivers
S_0x7fc746b3df70 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b3dda0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f48c80 .functor XOR 1, L_0x7fc746f48de0, L_0x7fc746f48ed0, C4<0>, C4<0>;
L_0x7fc746f48cf0 .functor AND 1, L_0x7fc746f48de0, L_0x7fc746f48ed0, C4<1>, C4<1>;
v0x7fc746b3e1c0_0 .net "a", 0 0, L_0x7fc746f48de0;  1 drivers
v0x7fc746b3e270_0 .net "b", 0 0, L_0x7fc746f48ed0;  1 drivers
v0x7fc746b3e310_0 .net "c", 0 0, L_0x7fc746f48cf0;  1 drivers
v0x7fc746b3e3a0_0 .net "s", 0 0, L_0x7fc746f48c80;  1 drivers
S_0x7fc746b3e440 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b3dda0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f49170 .functor XOR 1, L_0x7fc746f49290, L_0x7fc746f493b0, C4<0>, C4<0>;
L_0x7fc746f491e0 .functor AND 1, L_0x7fc746f49290, L_0x7fc746f493b0, C4<1>, C4<1>;
v0x7fc746b3e670_0 .net "a", 0 0, L_0x7fc746f49290;  1 drivers
v0x7fc746b3e710_0 .net "b", 0 0, L_0x7fc746f493b0;  1 drivers
v0x7fc746b3e7b0_0 .net "c", 0 0, L_0x7fc746f491e0;  1 drivers
v0x7fc746b3e860_0 .net "s", 0 0, L_0x7fc746f49170;  1 drivers
S_0x7fc746b3f530 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746b3d8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b3f700 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b40d00_0 .net "a", 1 0, L_0x7fc746f4ab00;  1 drivers
v0x7fc746b40dc0_0 .net "b", 1 0, L_0x7fc746f4abe0;  1 drivers
v0x7fc746b40e60_0 .net "c", 3 0, L_0x7fc746f4a9a0;  alias, 1 drivers
v0x7fc746b40ef0_0 .net "temp", 3 0, L_0x7fc746f4a450;  1 drivers
L_0x7fc746f49760 .part L_0x7fc746f4ab00, 0, 1;
L_0x7fc746f49800 .part L_0x7fc746f4abe0, 0, 1;
L_0x7fc746f49990 .part L_0x7fc746f4ab00, 1, 1;
L_0x7fc746f49a70 .part L_0x7fc746f4abe0, 0, 1;
L_0x7fc746f49c40 .part L_0x7fc746f4ab00, 0, 1;
L_0x7fc746f49ce0 .part L_0x7fc746f4abe0, 1, 1;
L_0x7fc746f49e70 .part L_0x7fc746f4ab00, 1, 1;
L_0x7fc746f49f90 .part L_0x7fc746f4abe0, 1, 1;
L_0x7fc746f4a2c0 .part L_0x7fc746f4a450, 0, 1;
L_0x7fc746f4a3b0 .part L_0x7fc746f4a450, 1, 1;
L_0x7fc746f4a450 .concat8 [ 1 1 1 1], L_0x7fc746f49b50, L_0x7fc746f49d80, L_0x7fc746f4a0b0, L_0x7fc746f4a1d0;
L_0x7fc746f4a770 .part L_0x7fc746f4a450, 2, 1;
L_0x7fc746f4a890 .part L_0x7fc746f4a450, 3, 1;
L_0x7fc746f4a9a0 .concat8 [ 1 1 1 1], L_0x7fc746f498a0, L_0x7fc746f4a160, L_0x7fc746f4a650, L_0x7fc746f4a6c0;
S_0x7fc746b3f870 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b3f530;
 .timescale -9 -12;
L_0x7fc746f498a0 .functor AND 1, L_0x7fc746f49760, L_0x7fc746f49800, C4<1>, C4<1>;
L_0x7fc746f49b50 .functor AND 1, L_0x7fc746f49990, L_0x7fc746f49a70, C4<1>, C4<1>;
L_0x7fc746f49d80 .functor AND 1, L_0x7fc746f49c40, L_0x7fc746f49ce0, C4<1>, C4<1>;
L_0x7fc746f4a0b0 .functor AND 1, L_0x7fc746f49e70, L_0x7fc746f49f90, C4<1>, C4<1>;
v0x7fc746b40420_0 .net *"_ivl_0", 0 0, L_0x7fc746f49760;  1 drivers
v0x7fc746b404e0_0 .net *"_ivl_1", 0 0, L_0x7fc746f49800;  1 drivers
v0x7fc746b40580_0 .net *"_ivl_10", 0 0, L_0x7fc746f49d80;  1 drivers
v0x7fc746b40630_0 .net *"_ivl_12", 0 0, L_0x7fc746f49e70;  1 drivers
v0x7fc746b406e0_0 .net *"_ivl_13", 0 0, L_0x7fc746f49f90;  1 drivers
v0x7fc746b407d0_0 .net *"_ivl_14", 0 0, L_0x7fc746f4a0b0;  1 drivers
v0x7fc746b40880_0 .net *"_ivl_2", 0 0, L_0x7fc746f498a0;  1 drivers
v0x7fc746b40930_0 .net *"_ivl_4", 0 0, L_0x7fc746f49990;  1 drivers
v0x7fc746b409e0_0 .net *"_ivl_5", 0 0, L_0x7fc746f49a70;  1 drivers
v0x7fc746b40af0_0 .net *"_ivl_6", 0 0, L_0x7fc746f49b50;  1 drivers
v0x7fc746b40ba0_0 .net *"_ivl_8", 0 0, L_0x7fc746f49c40;  1 drivers
v0x7fc746b40c50_0 .net *"_ivl_9", 0 0, L_0x7fc746f49ce0;  1 drivers
S_0x7fc746b3fa30 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b3f870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f4a160 .functor XOR 1, L_0x7fc746f4a2c0, L_0x7fc746f4a3b0, C4<0>, C4<0>;
L_0x7fc746f4a1d0 .functor AND 1, L_0x7fc746f4a2c0, L_0x7fc746f4a3b0, C4<1>, C4<1>;
v0x7fc746b3fc80_0 .net "a", 0 0, L_0x7fc746f4a2c0;  1 drivers
v0x7fc746b3fd30_0 .net "b", 0 0, L_0x7fc746f4a3b0;  1 drivers
v0x7fc746b3fdd0_0 .net "c", 0 0, L_0x7fc746f4a1d0;  1 drivers
v0x7fc746b3fe60_0 .net "s", 0 0, L_0x7fc746f4a160;  1 drivers
S_0x7fc746b3ff00 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b3f870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f4a650 .functor XOR 1, L_0x7fc746f4a770, L_0x7fc746f4a890, C4<0>, C4<0>;
L_0x7fc746f4a6c0 .functor AND 1, L_0x7fc746f4a770, L_0x7fc746f4a890, C4<1>, C4<1>;
v0x7fc746b40130_0 .net "a", 0 0, L_0x7fc746f4a770;  1 drivers
v0x7fc746b401d0_0 .net "b", 0 0, L_0x7fc746f4a890;  1 drivers
v0x7fc746b40270_0 .net "c", 0 0, L_0x7fc746f4a6c0;  1 drivers
v0x7fc746b40320_0 .net "s", 0 0, L_0x7fc746f4a650;  1 drivers
S_0x7fc746b40ff0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746b3d8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b411b0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b427d0_0 .net "a", 1 0, L_0x7fc746f4c060;  1 drivers
v0x7fc746b42890_0 .net "b", 1 0, L_0x7fc746f4c100;  1 drivers
v0x7fc746b42930_0 .net "c", 3 0, L_0x7fc746f4bf00;  alias, 1 drivers
v0x7fc746b429c0_0 .net "temp", 3 0, L_0x7fc746f4b9b0;  1 drivers
L_0x7fc746f4acc0 .part L_0x7fc746f4c060, 0, 1;
L_0x7fc746f4ad60 .part L_0x7fc746f4c100, 0, 1;
L_0x7fc746f4aef0 .part L_0x7fc746f4c060, 1, 1;
L_0x7fc746f4afd0 .part L_0x7fc746f4c100, 0, 1;
L_0x7fc746f4b1a0 .part L_0x7fc746f4c060, 0, 1;
L_0x7fc746f4b240 .part L_0x7fc746f4c100, 1, 1;
L_0x7fc746f4b3d0 .part L_0x7fc746f4c060, 1, 1;
L_0x7fc746f4b4f0 .part L_0x7fc746f4c100, 1, 1;
L_0x7fc746f4b820 .part L_0x7fc746f4b9b0, 0, 1;
L_0x7fc746f4b910 .part L_0x7fc746f4b9b0, 1, 1;
L_0x7fc746f4b9b0 .concat8 [ 1 1 1 1], L_0x7fc746f4b0b0, L_0x7fc746f4b2e0, L_0x7fc746f4b610, L_0x7fc746f4b730;
L_0x7fc746f4bcd0 .part L_0x7fc746f4b9b0, 2, 1;
L_0x7fc746f4bdf0 .part L_0x7fc746f4b9b0, 3, 1;
L_0x7fc746f4bf00 .concat8 [ 1 1 1 1], L_0x7fc746f4ae00, L_0x7fc746f4b6c0, L_0x7fc746f4bbb0, L_0x7fc746f4bc20;
S_0x7fc746b41340 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b40ff0;
 .timescale -9 -12;
L_0x7fc746f4ae00 .functor AND 1, L_0x7fc746f4acc0, L_0x7fc746f4ad60, C4<1>, C4<1>;
L_0x7fc746f4b0b0 .functor AND 1, L_0x7fc746f4aef0, L_0x7fc746f4afd0, C4<1>, C4<1>;
L_0x7fc746f4b2e0 .functor AND 1, L_0x7fc746f4b1a0, L_0x7fc746f4b240, C4<1>, C4<1>;
L_0x7fc746f4b610 .functor AND 1, L_0x7fc746f4b3d0, L_0x7fc746f4b4f0, C4<1>, C4<1>;
v0x7fc746b41ef0_0 .net *"_ivl_0", 0 0, L_0x7fc746f4acc0;  1 drivers
v0x7fc746b41fb0_0 .net *"_ivl_1", 0 0, L_0x7fc746f4ad60;  1 drivers
v0x7fc746b42050_0 .net *"_ivl_10", 0 0, L_0x7fc746f4b2e0;  1 drivers
v0x7fc746b42100_0 .net *"_ivl_12", 0 0, L_0x7fc746f4b3d0;  1 drivers
v0x7fc746b421b0_0 .net *"_ivl_13", 0 0, L_0x7fc746f4b4f0;  1 drivers
v0x7fc746b422a0_0 .net *"_ivl_14", 0 0, L_0x7fc746f4b610;  1 drivers
v0x7fc746b42350_0 .net *"_ivl_2", 0 0, L_0x7fc746f4ae00;  1 drivers
v0x7fc746b42400_0 .net *"_ivl_4", 0 0, L_0x7fc746f4aef0;  1 drivers
v0x7fc746b424b0_0 .net *"_ivl_5", 0 0, L_0x7fc746f4afd0;  1 drivers
v0x7fc746b425c0_0 .net *"_ivl_6", 0 0, L_0x7fc746f4b0b0;  1 drivers
v0x7fc746b42670_0 .net *"_ivl_8", 0 0, L_0x7fc746f4b1a0;  1 drivers
v0x7fc746b42720_0 .net *"_ivl_9", 0 0, L_0x7fc746f4b240;  1 drivers
S_0x7fc746b41500 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b41340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f4b6c0 .functor XOR 1, L_0x7fc746f4b820, L_0x7fc746f4b910, C4<0>, C4<0>;
L_0x7fc746f4b730 .functor AND 1, L_0x7fc746f4b820, L_0x7fc746f4b910, C4<1>, C4<1>;
v0x7fc746b41750_0 .net "a", 0 0, L_0x7fc746f4b820;  1 drivers
v0x7fc746b41800_0 .net "b", 0 0, L_0x7fc746f4b910;  1 drivers
v0x7fc746b418a0_0 .net "c", 0 0, L_0x7fc746f4b730;  1 drivers
v0x7fc746b41930_0 .net "s", 0 0, L_0x7fc746f4b6c0;  1 drivers
S_0x7fc746b419d0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b41340;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f4bbb0 .functor XOR 1, L_0x7fc746f4bcd0, L_0x7fc746f4bdf0, C4<0>, C4<0>;
L_0x7fc746f4bc20 .functor AND 1, L_0x7fc746f4bcd0, L_0x7fc746f4bdf0, C4<1>, C4<1>;
v0x7fc746b41c00_0 .net "a", 0 0, L_0x7fc746f4bcd0;  1 drivers
v0x7fc746b41ca0_0 .net "b", 0 0, L_0x7fc746f4bdf0;  1 drivers
v0x7fc746b41d40_0 .net "c", 0 0, L_0x7fc746f4bc20;  1 drivers
v0x7fc746b41df0_0 .net "s", 0 0, L_0x7fc746f4bbb0;  1 drivers
S_0x7fc746b42ac0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746b3d8f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b42c80 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b44290_0 .net "a", 1 0, L_0x7fc746f4d540;  1 drivers
v0x7fc746b44350_0 .net "b", 1 0, L_0x7fc746f4d660;  1 drivers
v0x7fc746b443f0_0 .net "c", 3 0, L_0x7fc746f4d3e0;  alias, 1 drivers
v0x7fc746b44480_0 .net "temp", 3 0, L_0x7fc746f4ce90;  1 drivers
L_0x7fc746f4c1a0 .part L_0x7fc746f4d540, 0, 1;
L_0x7fc746f4c240 .part L_0x7fc746f4d660, 0, 1;
L_0x7fc746f4c3d0 .part L_0x7fc746f4d540, 1, 1;
L_0x7fc746f4c4b0 .part L_0x7fc746f4d660, 0, 1;
L_0x7fc746f4c680 .part L_0x7fc746f4d540, 0, 1;
L_0x7fc746f4c720 .part L_0x7fc746f4d660, 1, 1;
L_0x7fc746f4c8b0 .part L_0x7fc746f4d540, 1, 1;
L_0x7fc746f4c9d0 .part L_0x7fc746f4d660, 1, 1;
L_0x7fc746f4cd00 .part L_0x7fc746f4ce90, 0, 1;
L_0x7fc746f4cdf0 .part L_0x7fc746f4ce90, 1, 1;
L_0x7fc746f4ce90 .concat8 [ 1 1 1 1], L_0x7fc746f4c590, L_0x7fc746f4c7c0, L_0x7fc746f4caf0, L_0x7fc746f4cc10;
L_0x7fc746f4d1b0 .part L_0x7fc746f4ce90, 2, 1;
L_0x7fc746f4d2d0 .part L_0x7fc746f4ce90, 3, 1;
L_0x7fc746f4d3e0 .concat8 [ 1 1 1 1], L_0x7fc746f4c2e0, L_0x7fc746f4cba0, L_0x7fc746f4d090, L_0x7fc746f4d100;
S_0x7fc746b42df0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b42ac0;
 .timescale -9 -12;
L_0x7fc746f4c2e0 .functor AND 1, L_0x7fc746f4c1a0, L_0x7fc746f4c240, C4<1>, C4<1>;
L_0x7fc746f4c590 .functor AND 1, L_0x7fc746f4c3d0, L_0x7fc746f4c4b0, C4<1>, C4<1>;
L_0x7fc746f4c7c0 .functor AND 1, L_0x7fc746f4c680, L_0x7fc746f4c720, C4<1>, C4<1>;
L_0x7fc746f4caf0 .functor AND 1, L_0x7fc746f4c8b0, L_0x7fc746f4c9d0, C4<1>, C4<1>;
v0x7fc746b439b0_0 .net *"_ivl_0", 0 0, L_0x7fc746f4c1a0;  1 drivers
v0x7fc746b43a70_0 .net *"_ivl_1", 0 0, L_0x7fc746f4c240;  1 drivers
v0x7fc746b43b10_0 .net *"_ivl_10", 0 0, L_0x7fc746f4c7c0;  1 drivers
v0x7fc746b43bc0_0 .net *"_ivl_12", 0 0, L_0x7fc746f4c8b0;  1 drivers
v0x7fc746b43c70_0 .net *"_ivl_13", 0 0, L_0x7fc746f4c9d0;  1 drivers
v0x7fc746b43d60_0 .net *"_ivl_14", 0 0, L_0x7fc746f4caf0;  1 drivers
v0x7fc746b43e10_0 .net *"_ivl_2", 0 0, L_0x7fc746f4c2e0;  1 drivers
v0x7fc746b43ec0_0 .net *"_ivl_4", 0 0, L_0x7fc746f4c3d0;  1 drivers
v0x7fc746b43f70_0 .net *"_ivl_5", 0 0, L_0x7fc746f4c4b0;  1 drivers
v0x7fc746b44080_0 .net *"_ivl_6", 0 0, L_0x7fc746f4c590;  1 drivers
v0x7fc746b44130_0 .net *"_ivl_8", 0 0, L_0x7fc746f4c680;  1 drivers
v0x7fc746b441e0_0 .net *"_ivl_9", 0 0, L_0x7fc746f4c720;  1 drivers
S_0x7fc746b42fc0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b42df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f4cba0 .functor XOR 1, L_0x7fc746f4cd00, L_0x7fc746f4cdf0, C4<0>, C4<0>;
L_0x7fc746f4cc10 .functor AND 1, L_0x7fc746f4cd00, L_0x7fc746f4cdf0, C4<1>, C4<1>;
v0x7fc746b43210_0 .net "a", 0 0, L_0x7fc746f4cd00;  1 drivers
v0x7fc746b432c0_0 .net "b", 0 0, L_0x7fc746f4cdf0;  1 drivers
v0x7fc746b43360_0 .net "c", 0 0, L_0x7fc746f4cc10;  1 drivers
v0x7fc746b433f0_0 .net "s", 0 0, L_0x7fc746f4cba0;  1 drivers
S_0x7fc746b43490 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b42df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f4d090 .functor XOR 1, L_0x7fc746f4d1b0, L_0x7fc746f4d2d0, C4<0>, C4<0>;
L_0x7fc746f4d100 .functor AND 1, L_0x7fc746f4d1b0, L_0x7fc746f4d2d0, C4<1>, C4<1>;
v0x7fc746b436c0_0 .net "a", 0 0, L_0x7fc746f4d1b0;  1 drivers
v0x7fc746b43760_0 .net "b", 0 0, L_0x7fc746f4d2d0;  1 drivers
v0x7fc746b43800_0 .net "c", 0 0, L_0x7fc746f4d100;  1 drivers
v0x7fc746b438b0_0 .net "s", 0 0, L_0x7fc746f4d090;  1 drivers
S_0x7fc746b46440 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746decfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x7fc746b46610 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000001000>;
v0x7fc746b66a90_0 .net "a", 7 0, L_0x7fc746f69090;  1 drivers
v0x7fc746b66b50_0 .net "b", 7 0, L_0x7fc746f69170;  1 drivers
v0x7fc746b66bf0_0 .net "c", 15 0, L_0x7fc746f68f00;  alias, 1 drivers
v0x7fc746b66ca0_0 .net "concat1", 7 0, L_0x7fc746f68650;  1 drivers
v0x7fc746b66d50_0 .net "concat2", 11 0, L_0x7fc746f68830;  1 drivers
v0x7fc746b66e40_0 .net "concat3", 11 0, L_0x7fc746f688d0;  1 drivers
v0x7fc746b66ef0_0 .net "concat4", 11 0, L_0x7fc746f68b50;  1 drivers
v0x7fc746b66fa0_0 .net "mul_00", 7 0, L_0x7fc746f55000;  1 drivers
v0x7fc746b67040_0 .net "mul_01", 7 0, L_0x7fc746f619d0;  1 drivers
v0x7fc746b67170_0 .net "mul_10", 7 0, L_0x7fc746f5b190;  1 drivers
v0x7fc746b67200_0 .net "mul_11", 7 0, L_0x7fc746f68190;  1 drivers
v0x7fc746b67290_0 .net "sum_temp1", 7 0, L_0x7fc746f686f0;  1 drivers
v0x7fc746b67330_0 .net "sum_temp2", 11 0, L_0x7fc746f689b0;  1 drivers
v0x7fc746b673e0_0 .net "sum_temp3", 11 0, L_0x7fc746f68c30;  1 drivers
L_0x7fc746f55190 .part L_0x7fc746f69090, 0, 4;
L_0x7fc746f55230 .part L_0x7fc746f69170, 0, 4;
L_0x7fc746f5b320 .part L_0x7fc746f69090, 4, 4;
L_0x7fc746f5b400 .part L_0x7fc746f69170, 0, 4;
L_0x7fc746f61b60 .part L_0x7fc746f69090, 0, 4;
L_0x7fc746f61c00 .part L_0x7fc746f69170, 4, 4;
L_0x7fc746f68320 .part L_0x7fc746f69090, 4, 4;
L_0x7fc746f68440 .part L_0x7fc746f69170, 4, 4;
L_0x7fc746f68560 .part L_0x7fc746f55000, 4, 4;
L_0x7fc746f686f0 .arith/sum 8, L_0x7fc746f5b190, L_0x7fc746f68650;
L_0x7fc746f689b0 .arith/sum 12, L_0x7fc746f68830, L_0x7fc746f688d0;
L_0x7fc746f68c30 .arith/sum 12, L_0x7fc746f68b50, L_0x7fc746f689b0;
L_0x7fc746f68d70 .part L_0x7fc746f55000, 0, 4;
L_0x7fc746f68f00 .concat8 [ 4 12 0 0], L_0x7fc746f68d70, L_0x7fc746f68fe0;
S_0x7fc746b46780 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746b46440;
 .timescale -9 -12;
L_0x7fc746f68fe0 .functor BUFZ 12, L_0x7fc746f68c30, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7fc746b66580_0 .net *"_ivl_10", 3 0, L_0x7fc746f68560;  1 drivers
L_0x7fc746e05150 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746b66640_0 .net/2u *"_ivl_13", 3 0, L_0x7fc746e05150;  1 drivers
L_0x7fc746e05198 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746b666e0_0 .net/2u *"_ivl_17", 3 0, L_0x7fc746e05198;  1 drivers
L_0x7fc746e051e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746b66790_0 .net/2u *"_ivl_21", 3 0, L_0x7fc746e051e0;  1 drivers
v0x7fc746b66840_0 .net *"_ivl_25", 3 0, L_0x7fc746f68d70;  1 drivers
v0x7fc746b66930_0 .net *"_ivl_27", 11 0, L_0x7fc746f68fe0;  1 drivers
L_0x7fc746e05108 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746b669e0_0 .net/2u *"_ivl_8", 3 0, L_0x7fc746e05108;  1 drivers
L_0x7fc746f68650 .concat [ 4 4 0 0], L_0x7fc746f68560, L_0x7fc746e05108;
L_0x7fc746f68830 .concat [ 8 4 0 0], L_0x7fc746f619d0, L_0x7fc746e05150;
L_0x7fc746f688d0 .concat [ 4 8 0 0], L_0x7fc746e05198, L_0x7fc746f68190;
L_0x7fc746f68b50 .concat [ 8 4 0 0], L_0x7fc746f686f0, L_0x7fc746e051e0;
S_0x7fc746b46940 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746b46780;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746b46b10 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746b4ddc0_0 .net "a", 3 0, L_0x7fc746f55190;  1 drivers
v0x7fc746b4de80_0 .net "b", 3 0, L_0x7fc746f55230;  1 drivers
v0x7fc746b4df20_0 .net "c", 7 0, L_0x7fc746f55000;  alias, 1 drivers
v0x7fc746b4dfd0_0 .net "concat1", 3 0, L_0x7fc746f54750;  1 drivers
v0x7fc746b4e080_0 .net "concat2", 5 0, L_0x7fc746f54930;  1 drivers
v0x7fc746b4e170_0 .net "concat3", 5 0, L_0x7fc746f549d0;  1 drivers
v0x7fc746b4e220_0 .net "concat4", 5 0, L_0x7fc746f54c50;  1 drivers
v0x7fc746b4e2d0_0 .net "mul_00", 3 0, L_0x7fc746f503a0;  1 drivers
v0x7fc746b4e370_0 .net "mul_01", 3 0, L_0x7fc746f52de0;  1 drivers
v0x7fc746b4e4a0_0 .net "mul_10", 3 0, L_0x7fc746f51880;  1 drivers
v0x7fc746b4e530_0 .net "mul_11", 3 0, L_0x7fc746f542c0;  1 drivers
v0x7fc746b4e5c0_0 .net "sum_temp1", 3 0, L_0x7fc746f547f0;  1 drivers
v0x7fc746b4e660_0 .net "sum_temp2", 5 0, L_0x7fc746f54ab0;  1 drivers
v0x7fc746b4e710_0 .net "sum_temp3", 5 0, L_0x7fc746f54d30;  1 drivers
L_0x7fc746f50500 .part L_0x7fc746f55190, 0, 2;
L_0x7fc746f505a0 .part L_0x7fc746f55230, 0, 2;
L_0x7fc746f519e0 .part L_0x7fc746f55190, 2, 2;
L_0x7fc746f51ac0 .part L_0x7fc746f55230, 0, 2;
L_0x7fc746f52f40 .part L_0x7fc746f55190, 0, 2;
L_0x7fc746f52fe0 .part L_0x7fc746f55230, 2, 2;
L_0x7fc746f54420 .part L_0x7fc746f55190, 2, 2;
L_0x7fc746f54540 .part L_0x7fc746f55230, 2, 2;
L_0x7fc746f54660 .part L_0x7fc746f503a0, 2, 2;
L_0x7fc746f547f0 .arith/sum 4, L_0x7fc746f51880, L_0x7fc746f54750;
L_0x7fc746f54ab0 .arith/sum 6, L_0x7fc746f54930, L_0x7fc746f549d0;
L_0x7fc746f54d30 .arith/sum 6, L_0x7fc746f54c50, L_0x7fc746f54ab0;
L_0x7fc746f54e70 .part L_0x7fc746f503a0, 0, 2;
L_0x7fc746f55000 .concat8 [ 2 6 0 0], L_0x7fc746f54e70, L_0x7fc746f550e0;
S_0x7fc746b46c20 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746b46940;
 .timescale -9 -12;
L_0x7fc746f550e0 .functor BUFZ 6, L_0x7fc746f54d30, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746b4d8b0_0 .net *"_ivl_10", 1 0, L_0x7fc746f54660;  1 drivers
L_0x7fc746e04cd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b4d970_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e04cd0;  1 drivers
L_0x7fc746e04d18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b4da10_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e04d18;  1 drivers
L_0x7fc746e04d60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b4dac0_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e04d60;  1 drivers
v0x7fc746b4db70_0 .net *"_ivl_25", 1 0, L_0x7fc746f54e70;  1 drivers
v0x7fc746b4dc60_0 .net *"_ivl_27", 5 0, L_0x7fc746f550e0;  1 drivers
L_0x7fc746e04c88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b4dd10_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e04c88;  1 drivers
L_0x7fc746f54750 .concat [ 2 2 0 0], L_0x7fc746f54660, L_0x7fc746e04c88;
L_0x7fc746f54930 .concat [ 4 2 0 0], L_0x7fc746f52de0, L_0x7fc746e04cd0;
L_0x7fc746f549d0 .concat [ 2 4 0 0], L_0x7fc746e04d18, L_0x7fc746f542c0;
L_0x7fc746f54c50 .concat [ 4 2 0 0], L_0x7fc746f547f0, L_0x7fc746e04d60;
S_0x7fc746b46df0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746b46c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b46fc0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b48570_0 .net "a", 1 0, L_0x7fc746f50500;  1 drivers
v0x7fc746b48630_0 .net "b", 1 0, L_0x7fc746f505a0;  1 drivers
v0x7fc746b486d0_0 .net "c", 3 0, L_0x7fc746f503a0;  alias, 1 drivers
v0x7fc746b48760_0 .net "temp", 3 0, L_0x7fc746f4fe50;  1 drivers
L_0x7fc746f4f160 .part L_0x7fc746f50500, 0, 1;
L_0x7fc746f4f200 .part L_0x7fc746f505a0, 0, 1;
L_0x7fc746f4f390 .part L_0x7fc746f50500, 1, 1;
L_0x7fc746f4f470 .part L_0x7fc746f505a0, 0, 1;
L_0x7fc746f4f640 .part L_0x7fc746f50500, 0, 1;
L_0x7fc746f4f6e0 .part L_0x7fc746f505a0, 1, 1;
L_0x7fc746f4f870 .part L_0x7fc746f50500, 1, 1;
L_0x7fc746f4f990 .part L_0x7fc746f505a0, 1, 1;
L_0x7fc746f4fcc0 .part L_0x7fc746f4fe50, 0, 1;
L_0x7fc746f4fdb0 .part L_0x7fc746f4fe50, 1, 1;
L_0x7fc746f4fe50 .concat8 [ 1 1 1 1], L_0x7fc746f4f550, L_0x7fc746f4f780, L_0x7fc746f4fab0, L_0x7fc746f4fbd0;
L_0x7fc746f50170 .part L_0x7fc746f4fe50, 2, 1;
L_0x7fc746f50290 .part L_0x7fc746f4fe50, 3, 1;
L_0x7fc746f503a0 .concat8 [ 1 1 1 1], L_0x7fc746f4f2a0, L_0x7fc746f4fb60, L_0x7fc746f50050, L_0x7fc746f500c0;
S_0x7fc746b470d0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b46df0;
 .timescale -9 -12;
L_0x7fc746f4f2a0 .functor AND 1, L_0x7fc746f4f160, L_0x7fc746f4f200, C4<1>, C4<1>;
L_0x7fc746f4f550 .functor AND 1, L_0x7fc746f4f390, L_0x7fc746f4f470, C4<1>, C4<1>;
L_0x7fc746f4f780 .functor AND 1, L_0x7fc746f4f640, L_0x7fc746f4f6e0, C4<1>, C4<1>;
L_0x7fc746f4fab0 .functor AND 1, L_0x7fc746f4f870, L_0x7fc746f4f990, C4<1>, C4<1>;
v0x7fc746b47c90_0 .net *"_ivl_0", 0 0, L_0x7fc746f4f160;  1 drivers
v0x7fc746b47d50_0 .net *"_ivl_1", 0 0, L_0x7fc746f4f200;  1 drivers
v0x7fc746b47df0_0 .net *"_ivl_10", 0 0, L_0x7fc746f4f780;  1 drivers
v0x7fc746b47ea0_0 .net *"_ivl_12", 0 0, L_0x7fc746f4f870;  1 drivers
v0x7fc746b47f50_0 .net *"_ivl_13", 0 0, L_0x7fc746f4f990;  1 drivers
v0x7fc746b48040_0 .net *"_ivl_14", 0 0, L_0x7fc746f4fab0;  1 drivers
v0x7fc746b480f0_0 .net *"_ivl_2", 0 0, L_0x7fc746f4f2a0;  1 drivers
v0x7fc746b481a0_0 .net *"_ivl_4", 0 0, L_0x7fc746f4f390;  1 drivers
v0x7fc746b48250_0 .net *"_ivl_5", 0 0, L_0x7fc746f4f470;  1 drivers
v0x7fc746b48360_0 .net *"_ivl_6", 0 0, L_0x7fc746f4f550;  1 drivers
v0x7fc746b48410_0 .net *"_ivl_8", 0 0, L_0x7fc746f4f640;  1 drivers
v0x7fc746b484c0_0 .net *"_ivl_9", 0 0, L_0x7fc746f4f6e0;  1 drivers
S_0x7fc746b472a0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b470d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f4fb60 .functor XOR 1, L_0x7fc746f4fcc0, L_0x7fc746f4fdb0, C4<0>, C4<0>;
L_0x7fc746f4fbd0 .functor AND 1, L_0x7fc746f4fcc0, L_0x7fc746f4fdb0, C4<1>, C4<1>;
v0x7fc746b474f0_0 .net "a", 0 0, L_0x7fc746f4fcc0;  1 drivers
v0x7fc746b475a0_0 .net "b", 0 0, L_0x7fc746f4fdb0;  1 drivers
v0x7fc746b47640_0 .net "c", 0 0, L_0x7fc746f4fbd0;  1 drivers
v0x7fc746b476d0_0 .net "s", 0 0, L_0x7fc746f4fb60;  1 drivers
S_0x7fc746b47770 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b470d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f50050 .functor XOR 1, L_0x7fc746f50170, L_0x7fc746f50290, C4<0>, C4<0>;
L_0x7fc746f500c0 .functor AND 1, L_0x7fc746f50170, L_0x7fc746f50290, C4<1>, C4<1>;
v0x7fc746b479a0_0 .net "a", 0 0, L_0x7fc746f50170;  1 drivers
v0x7fc746b47a40_0 .net "b", 0 0, L_0x7fc746f50290;  1 drivers
v0x7fc746b47ae0_0 .net "c", 0 0, L_0x7fc746f500c0;  1 drivers
v0x7fc746b47b90_0 .net "s", 0 0, L_0x7fc746f50050;  1 drivers
S_0x7fc746b48860 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746b46c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b48a30 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b4a030_0 .net "a", 1 0, L_0x7fc746f519e0;  1 drivers
v0x7fc746b4a0f0_0 .net "b", 1 0, L_0x7fc746f51ac0;  1 drivers
v0x7fc746b4a190_0 .net "c", 3 0, L_0x7fc746f51880;  alias, 1 drivers
v0x7fc746b4a220_0 .net "temp", 3 0, L_0x7fc746f51330;  1 drivers
L_0x7fc746f50640 .part L_0x7fc746f519e0, 0, 1;
L_0x7fc746f506e0 .part L_0x7fc746f51ac0, 0, 1;
L_0x7fc746f50870 .part L_0x7fc746f519e0, 1, 1;
L_0x7fc746f50950 .part L_0x7fc746f51ac0, 0, 1;
L_0x7fc746f50b20 .part L_0x7fc746f519e0, 0, 1;
L_0x7fc746f50bc0 .part L_0x7fc746f51ac0, 1, 1;
L_0x7fc746f50d50 .part L_0x7fc746f519e0, 1, 1;
L_0x7fc746f50e70 .part L_0x7fc746f51ac0, 1, 1;
L_0x7fc746f511a0 .part L_0x7fc746f51330, 0, 1;
L_0x7fc746f51290 .part L_0x7fc746f51330, 1, 1;
L_0x7fc746f51330 .concat8 [ 1 1 1 1], L_0x7fc746f50a30, L_0x7fc746f50c60, L_0x7fc746f50f90, L_0x7fc746f510b0;
L_0x7fc746f51650 .part L_0x7fc746f51330, 2, 1;
L_0x7fc746f51770 .part L_0x7fc746f51330, 3, 1;
L_0x7fc746f51880 .concat8 [ 1 1 1 1], L_0x7fc746f50780, L_0x7fc746f51040, L_0x7fc746f51530, L_0x7fc746f515a0;
S_0x7fc746b48ba0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b48860;
 .timescale -9 -12;
L_0x7fc746f50780 .functor AND 1, L_0x7fc746f50640, L_0x7fc746f506e0, C4<1>, C4<1>;
L_0x7fc746f50a30 .functor AND 1, L_0x7fc746f50870, L_0x7fc746f50950, C4<1>, C4<1>;
L_0x7fc746f50c60 .functor AND 1, L_0x7fc746f50b20, L_0x7fc746f50bc0, C4<1>, C4<1>;
L_0x7fc746f50f90 .functor AND 1, L_0x7fc746f50d50, L_0x7fc746f50e70, C4<1>, C4<1>;
v0x7fc746b49750_0 .net *"_ivl_0", 0 0, L_0x7fc746f50640;  1 drivers
v0x7fc746b49810_0 .net *"_ivl_1", 0 0, L_0x7fc746f506e0;  1 drivers
v0x7fc746b498b0_0 .net *"_ivl_10", 0 0, L_0x7fc746f50c60;  1 drivers
v0x7fc746b49960_0 .net *"_ivl_12", 0 0, L_0x7fc746f50d50;  1 drivers
v0x7fc746b49a10_0 .net *"_ivl_13", 0 0, L_0x7fc746f50e70;  1 drivers
v0x7fc746b49b00_0 .net *"_ivl_14", 0 0, L_0x7fc746f50f90;  1 drivers
v0x7fc746b49bb0_0 .net *"_ivl_2", 0 0, L_0x7fc746f50780;  1 drivers
v0x7fc746b49c60_0 .net *"_ivl_4", 0 0, L_0x7fc746f50870;  1 drivers
v0x7fc746b49d10_0 .net *"_ivl_5", 0 0, L_0x7fc746f50950;  1 drivers
v0x7fc746b49e20_0 .net *"_ivl_6", 0 0, L_0x7fc746f50a30;  1 drivers
v0x7fc746b49ed0_0 .net *"_ivl_8", 0 0, L_0x7fc746f50b20;  1 drivers
v0x7fc746b49f80_0 .net *"_ivl_9", 0 0, L_0x7fc746f50bc0;  1 drivers
S_0x7fc746b48d60 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b48ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f51040 .functor XOR 1, L_0x7fc746f511a0, L_0x7fc746f51290, C4<0>, C4<0>;
L_0x7fc746f510b0 .functor AND 1, L_0x7fc746f511a0, L_0x7fc746f51290, C4<1>, C4<1>;
v0x7fc746b48fb0_0 .net "a", 0 0, L_0x7fc746f511a0;  1 drivers
v0x7fc746b49060_0 .net "b", 0 0, L_0x7fc746f51290;  1 drivers
v0x7fc746b49100_0 .net "c", 0 0, L_0x7fc746f510b0;  1 drivers
v0x7fc746b49190_0 .net "s", 0 0, L_0x7fc746f51040;  1 drivers
S_0x7fc746b49230 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b48ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f51530 .functor XOR 1, L_0x7fc746f51650, L_0x7fc746f51770, C4<0>, C4<0>;
L_0x7fc746f515a0 .functor AND 1, L_0x7fc746f51650, L_0x7fc746f51770, C4<1>, C4<1>;
v0x7fc746b49460_0 .net "a", 0 0, L_0x7fc746f51650;  1 drivers
v0x7fc746b49500_0 .net "b", 0 0, L_0x7fc746f51770;  1 drivers
v0x7fc746b495a0_0 .net "c", 0 0, L_0x7fc746f515a0;  1 drivers
v0x7fc746b49650_0 .net "s", 0 0, L_0x7fc746f51530;  1 drivers
S_0x7fc746b4a320 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746b46c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b4a4e0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b4bb00_0 .net "a", 1 0, L_0x7fc746f52f40;  1 drivers
v0x7fc746b4bbc0_0 .net "b", 1 0, L_0x7fc746f52fe0;  1 drivers
v0x7fc746b4bc60_0 .net "c", 3 0, L_0x7fc746f52de0;  alias, 1 drivers
v0x7fc746b4bcf0_0 .net "temp", 3 0, L_0x7fc746f52890;  1 drivers
L_0x7fc746f51ba0 .part L_0x7fc746f52f40, 0, 1;
L_0x7fc746f51c40 .part L_0x7fc746f52fe0, 0, 1;
L_0x7fc746f51dd0 .part L_0x7fc746f52f40, 1, 1;
L_0x7fc746f51eb0 .part L_0x7fc746f52fe0, 0, 1;
L_0x7fc746f52080 .part L_0x7fc746f52f40, 0, 1;
L_0x7fc746f52120 .part L_0x7fc746f52fe0, 1, 1;
L_0x7fc746f522b0 .part L_0x7fc746f52f40, 1, 1;
L_0x7fc746f523d0 .part L_0x7fc746f52fe0, 1, 1;
L_0x7fc746f52700 .part L_0x7fc746f52890, 0, 1;
L_0x7fc746f527f0 .part L_0x7fc746f52890, 1, 1;
L_0x7fc746f52890 .concat8 [ 1 1 1 1], L_0x7fc746f51f90, L_0x7fc746f521c0, L_0x7fc746f524f0, L_0x7fc746f52610;
L_0x7fc746f52bb0 .part L_0x7fc746f52890, 2, 1;
L_0x7fc746f52cd0 .part L_0x7fc746f52890, 3, 1;
L_0x7fc746f52de0 .concat8 [ 1 1 1 1], L_0x7fc746f51ce0, L_0x7fc746f525a0, L_0x7fc746f52a90, L_0x7fc746f52b00;
S_0x7fc746b4a670 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b4a320;
 .timescale -9 -12;
L_0x7fc746f51ce0 .functor AND 1, L_0x7fc746f51ba0, L_0x7fc746f51c40, C4<1>, C4<1>;
L_0x7fc746f51f90 .functor AND 1, L_0x7fc746f51dd0, L_0x7fc746f51eb0, C4<1>, C4<1>;
L_0x7fc746f521c0 .functor AND 1, L_0x7fc746f52080, L_0x7fc746f52120, C4<1>, C4<1>;
L_0x7fc746f524f0 .functor AND 1, L_0x7fc746f522b0, L_0x7fc746f523d0, C4<1>, C4<1>;
v0x7fc746b4b220_0 .net *"_ivl_0", 0 0, L_0x7fc746f51ba0;  1 drivers
v0x7fc746b4b2e0_0 .net *"_ivl_1", 0 0, L_0x7fc746f51c40;  1 drivers
v0x7fc746b4b380_0 .net *"_ivl_10", 0 0, L_0x7fc746f521c0;  1 drivers
v0x7fc746b4b430_0 .net *"_ivl_12", 0 0, L_0x7fc746f522b0;  1 drivers
v0x7fc746b4b4e0_0 .net *"_ivl_13", 0 0, L_0x7fc746f523d0;  1 drivers
v0x7fc746b4b5d0_0 .net *"_ivl_14", 0 0, L_0x7fc746f524f0;  1 drivers
v0x7fc746b4b680_0 .net *"_ivl_2", 0 0, L_0x7fc746f51ce0;  1 drivers
v0x7fc746b4b730_0 .net *"_ivl_4", 0 0, L_0x7fc746f51dd0;  1 drivers
v0x7fc746b4b7e0_0 .net *"_ivl_5", 0 0, L_0x7fc746f51eb0;  1 drivers
v0x7fc746b4b8f0_0 .net *"_ivl_6", 0 0, L_0x7fc746f51f90;  1 drivers
v0x7fc746b4b9a0_0 .net *"_ivl_8", 0 0, L_0x7fc746f52080;  1 drivers
v0x7fc746b4ba50_0 .net *"_ivl_9", 0 0, L_0x7fc746f52120;  1 drivers
S_0x7fc746b4a830 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b4a670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f525a0 .functor XOR 1, L_0x7fc746f52700, L_0x7fc746f527f0, C4<0>, C4<0>;
L_0x7fc746f52610 .functor AND 1, L_0x7fc746f52700, L_0x7fc746f527f0, C4<1>, C4<1>;
v0x7fc746b4aa80_0 .net "a", 0 0, L_0x7fc746f52700;  1 drivers
v0x7fc746b4ab30_0 .net "b", 0 0, L_0x7fc746f527f0;  1 drivers
v0x7fc746b4abd0_0 .net "c", 0 0, L_0x7fc746f52610;  1 drivers
v0x7fc746b4ac60_0 .net "s", 0 0, L_0x7fc746f525a0;  1 drivers
S_0x7fc746b4ad00 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b4a670;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f52a90 .functor XOR 1, L_0x7fc746f52bb0, L_0x7fc746f52cd0, C4<0>, C4<0>;
L_0x7fc746f52b00 .functor AND 1, L_0x7fc746f52bb0, L_0x7fc746f52cd0, C4<1>, C4<1>;
v0x7fc746b4af30_0 .net "a", 0 0, L_0x7fc746f52bb0;  1 drivers
v0x7fc746b4afd0_0 .net "b", 0 0, L_0x7fc746f52cd0;  1 drivers
v0x7fc746b4b070_0 .net "c", 0 0, L_0x7fc746f52b00;  1 drivers
v0x7fc746b4b120_0 .net "s", 0 0, L_0x7fc746f52a90;  1 drivers
S_0x7fc746b4bdf0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746b46c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b4bfb0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b4d5c0_0 .net "a", 1 0, L_0x7fc746f54420;  1 drivers
v0x7fc746b4d680_0 .net "b", 1 0, L_0x7fc746f54540;  1 drivers
v0x7fc746b4d720_0 .net "c", 3 0, L_0x7fc746f542c0;  alias, 1 drivers
v0x7fc746b4d7b0_0 .net "temp", 3 0, L_0x7fc746f53d70;  1 drivers
L_0x7fc746f53080 .part L_0x7fc746f54420, 0, 1;
L_0x7fc746f53120 .part L_0x7fc746f54540, 0, 1;
L_0x7fc746f532b0 .part L_0x7fc746f54420, 1, 1;
L_0x7fc746f53390 .part L_0x7fc746f54540, 0, 1;
L_0x7fc746f53560 .part L_0x7fc746f54420, 0, 1;
L_0x7fc746f53600 .part L_0x7fc746f54540, 1, 1;
L_0x7fc746f53790 .part L_0x7fc746f54420, 1, 1;
L_0x7fc746f538b0 .part L_0x7fc746f54540, 1, 1;
L_0x7fc746f53be0 .part L_0x7fc746f53d70, 0, 1;
L_0x7fc746f53cd0 .part L_0x7fc746f53d70, 1, 1;
L_0x7fc746f53d70 .concat8 [ 1 1 1 1], L_0x7fc746f53470, L_0x7fc746f536a0, L_0x7fc746f539d0, L_0x7fc746f53af0;
L_0x7fc746f54090 .part L_0x7fc746f53d70, 2, 1;
L_0x7fc746f541b0 .part L_0x7fc746f53d70, 3, 1;
L_0x7fc746f542c0 .concat8 [ 1 1 1 1], L_0x7fc746f531c0, L_0x7fc746f53a80, L_0x7fc746f53f70, L_0x7fc746f53fe0;
S_0x7fc746b4c120 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b4bdf0;
 .timescale -9 -12;
L_0x7fc746f531c0 .functor AND 1, L_0x7fc746f53080, L_0x7fc746f53120, C4<1>, C4<1>;
L_0x7fc746f53470 .functor AND 1, L_0x7fc746f532b0, L_0x7fc746f53390, C4<1>, C4<1>;
L_0x7fc746f536a0 .functor AND 1, L_0x7fc746f53560, L_0x7fc746f53600, C4<1>, C4<1>;
L_0x7fc746f539d0 .functor AND 1, L_0x7fc746f53790, L_0x7fc746f538b0, C4<1>, C4<1>;
v0x7fc746b4cce0_0 .net *"_ivl_0", 0 0, L_0x7fc746f53080;  1 drivers
v0x7fc746b4cda0_0 .net *"_ivl_1", 0 0, L_0x7fc746f53120;  1 drivers
v0x7fc746b4ce40_0 .net *"_ivl_10", 0 0, L_0x7fc746f536a0;  1 drivers
v0x7fc746b4cef0_0 .net *"_ivl_12", 0 0, L_0x7fc746f53790;  1 drivers
v0x7fc746b4cfa0_0 .net *"_ivl_13", 0 0, L_0x7fc746f538b0;  1 drivers
v0x7fc746b4d090_0 .net *"_ivl_14", 0 0, L_0x7fc746f539d0;  1 drivers
v0x7fc746b4d140_0 .net *"_ivl_2", 0 0, L_0x7fc746f531c0;  1 drivers
v0x7fc746b4d1f0_0 .net *"_ivl_4", 0 0, L_0x7fc746f532b0;  1 drivers
v0x7fc746b4d2a0_0 .net *"_ivl_5", 0 0, L_0x7fc746f53390;  1 drivers
v0x7fc746b4d3b0_0 .net *"_ivl_6", 0 0, L_0x7fc746f53470;  1 drivers
v0x7fc746b4d460_0 .net *"_ivl_8", 0 0, L_0x7fc746f53560;  1 drivers
v0x7fc746b4d510_0 .net *"_ivl_9", 0 0, L_0x7fc746f53600;  1 drivers
S_0x7fc746b4c2f0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b4c120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f53a80 .functor XOR 1, L_0x7fc746f53be0, L_0x7fc746f53cd0, C4<0>, C4<0>;
L_0x7fc746f53af0 .functor AND 1, L_0x7fc746f53be0, L_0x7fc746f53cd0, C4<1>, C4<1>;
v0x7fc746b4c540_0 .net "a", 0 0, L_0x7fc746f53be0;  1 drivers
v0x7fc746b4c5f0_0 .net "b", 0 0, L_0x7fc746f53cd0;  1 drivers
v0x7fc746b4c690_0 .net "c", 0 0, L_0x7fc746f53af0;  1 drivers
v0x7fc746b4c720_0 .net "s", 0 0, L_0x7fc746f53a80;  1 drivers
S_0x7fc746b4c7c0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b4c120;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f53f70 .functor XOR 1, L_0x7fc746f54090, L_0x7fc746f541b0, C4<0>, C4<0>;
L_0x7fc746f53fe0 .functor AND 1, L_0x7fc746f54090, L_0x7fc746f541b0, C4<1>, C4<1>;
v0x7fc746b4c9f0_0 .net "a", 0 0, L_0x7fc746f54090;  1 drivers
v0x7fc746b4ca90_0 .net "b", 0 0, L_0x7fc746f541b0;  1 drivers
v0x7fc746b4cb30_0 .net "c", 0 0, L_0x7fc746f53fe0;  1 drivers
v0x7fc746b4cbe0_0 .net "s", 0 0, L_0x7fc746f53f70;  1 drivers
S_0x7fc746b4e810 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746b46780;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746b4e9e0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746b55ce0_0 .net "a", 3 0, L_0x7fc746f5b320;  1 drivers
v0x7fc746b55da0_0 .net "b", 3 0, L_0x7fc746f5b400;  1 drivers
v0x7fc746b55e40_0 .net "c", 7 0, L_0x7fc746f5b190;  alias, 1 drivers
v0x7fc746b55ef0_0 .net "concat1", 3 0, L_0x7fc746f5a8e0;  1 drivers
v0x7fc746b55fa0_0 .net "concat2", 5 0, L_0x7fc746f5aac0;  1 drivers
v0x7fc746b56090_0 .net "concat3", 5 0, L_0x7fc746f5ab60;  1 drivers
v0x7fc746b56140_0 .net "concat4", 5 0, L_0x7fc746f5ade0;  1 drivers
v0x7fc746b561f0_0 .net "mul_00", 3 0, L_0x7fc746f56510;  1 drivers
v0x7fc746b56290_0 .net "mul_01", 3 0, L_0x7fc746f58f50;  1 drivers
v0x7fc746b563c0_0 .net "mul_10", 3 0, L_0x7fc746f579f0;  1 drivers
v0x7fc746b56450_0 .net "mul_11", 3 0, L_0x7fc746f5a450;  1 drivers
v0x7fc746b564e0_0 .net "sum_temp1", 3 0, L_0x7fc746f5a980;  1 drivers
v0x7fc746b56580_0 .net "sum_temp2", 5 0, L_0x7fc746f5ac40;  1 drivers
v0x7fc746b56630_0 .net "sum_temp3", 5 0, L_0x7fc746f5aec0;  1 drivers
L_0x7fc746f56670 .part L_0x7fc746f5b320, 0, 2;
L_0x7fc746f56710 .part L_0x7fc746f5b400, 0, 2;
L_0x7fc746f57b50 .part L_0x7fc746f5b320, 2, 2;
L_0x7fc746f57c30 .part L_0x7fc746f5b400, 0, 2;
L_0x7fc746f590b0 .part L_0x7fc746f5b320, 0, 2;
L_0x7fc746f59150 .part L_0x7fc746f5b400, 2, 2;
L_0x7fc746f5a5b0 .part L_0x7fc746f5b320, 2, 2;
L_0x7fc746f5a6d0 .part L_0x7fc746f5b400, 2, 2;
L_0x7fc746f5a7f0 .part L_0x7fc746f56510, 2, 2;
L_0x7fc746f5a980 .arith/sum 4, L_0x7fc746f579f0, L_0x7fc746f5a8e0;
L_0x7fc746f5ac40 .arith/sum 6, L_0x7fc746f5aac0, L_0x7fc746f5ab60;
L_0x7fc746f5aec0 .arith/sum 6, L_0x7fc746f5ade0, L_0x7fc746f5ac40;
L_0x7fc746f5b000 .part L_0x7fc746f56510, 0, 2;
L_0x7fc746f5b190 .concat8 [ 2 6 0 0], L_0x7fc746f5b000, L_0x7fc746f5b270;
S_0x7fc746b4eb50 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746b4e810;
 .timescale -9 -12;
L_0x7fc746f5b270 .functor BUFZ 6, L_0x7fc746f5aec0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746b557d0_0 .net *"_ivl_10", 1 0, L_0x7fc746f5a7f0;  1 drivers
L_0x7fc746e04df0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b55890_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e04df0;  1 drivers
L_0x7fc746e04e38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b55930_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e04e38;  1 drivers
L_0x7fc746e04e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b559e0_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e04e80;  1 drivers
v0x7fc746b55a90_0 .net *"_ivl_25", 1 0, L_0x7fc746f5b000;  1 drivers
v0x7fc746b55b80_0 .net *"_ivl_27", 5 0, L_0x7fc746f5b270;  1 drivers
L_0x7fc746e04da8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b55c30_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e04da8;  1 drivers
L_0x7fc746f5a8e0 .concat [ 2 2 0 0], L_0x7fc746f5a7f0, L_0x7fc746e04da8;
L_0x7fc746f5aac0 .concat [ 4 2 0 0], L_0x7fc746f58f50, L_0x7fc746e04df0;
L_0x7fc746f5ab60 .concat [ 2 4 0 0], L_0x7fc746e04e38, L_0x7fc746f5a450;
L_0x7fc746f5ade0 .concat [ 4 2 0 0], L_0x7fc746f5a980, L_0x7fc746e04e80;
S_0x7fc746b4ed10 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746b4eb50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b4eee0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b50490_0 .net "a", 1 0, L_0x7fc746f56670;  1 drivers
v0x7fc746b50550_0 .net "b", 1 0, L_0x7fc746f56710;  1 drivers
v0x7fc746b505f0_0 .net "c", 3 0, L_0x7fc746f56510;  alias, 1 drivers
v0x7fc746b50680_0 .net "temp", 3 0, L_0x7fc746f55fc0;  1 drivers
L_0x7fc746f552d0 .part L_0x7fc746f56670, 0, 1;
L_0x7fc746f55370 .part L_0x7fc746f56710, 0, 1;
L_0x7fc746f55500 .part L_0x7fc746f56670, 1, 1;
L_0x7fc746f555e0 .part L_0x7fc746f56710, 0, 1;
L_0x7fc746f557b0 .part L_0x7fc746f56670, 0, 1;
L_0x7fc746f55850 .part L_0x7fc746f56710, 1, 1;
L_0x7fc746f559e0 .part L_0x7fc746f56670, 1, 1;
L_0x7fc746f55b00 .part L_0x7fc746f56710, 1, 1;
L_0x7fc746f55e30 .part L_0x7fc746f55fc0, 0, 1;
L_0x7fc746f55f20 .part L_0x7fc746f55fc0, 1, 1;
L_0x7fc746f55fc0 .concat8 [ 1 1 1 1], L_0x7fc746f556c0, L_0x7fc746f558f0, L_0x7fc746f55c20, L_0x7fc746f55d40;
L_0x7fc746f562e0 .part L_0x7fc746f55fc0, 2, 1;
L_0x7fc746f56400 .part L_0x7fc746f55fc0, 3, 1;
L_0x7fc746f56510 .concat8 [ 1 1 1 1], L_0x7fc746f55410, L_0x7fc746f55cd0, L_0x7fc746f561c0, L_0x7fc746f56230;
S_0x7fc746b4eff0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b4ed10;
 .timescale -9 -12;
L_0x7fc746f55410 .functor AND 1, L_0x7fc746f552d0, L_0x7fc746f55370, C4<1>, C4<1>;
L_0x7fc746f556c0 .functor AND 1, L_0x7fc746f55500, L_0x7fc746f555e0, C4<1>, C4<1>;
L_0x7fc746f558f0 .functor AND 1, L_0x7fc746f557b0, L_0x7fc746f55850, C4<1>, C4<1>;
L_0x7fc746f55c20 .functor AND 1, L_0x7fc746f559e0, L_0x7fc746f55b00, C4<1>, C4<1>;
v0x7fc746b4fbb0_0 .net *"_ivl_0", 0 0, L_0x7fc746f552d0;  1 drivers
v0x7fc746b4fc70_0 .net *"_ivl_1", 0 0, L_0x7fc746f55370;  1 drivers
v0x7fc746b4fd10_0 .net *"_ivl_10", 0 0, L_0x7fc746f558f0;  1 drivers
v0x7fc746b4fdc0_0 .net *"_ivl_12", 0 0, L_0x7fc746f559e0;  1 drivers
v0x7fc746b4fe70_0 .net *"_ivl_13", 0 0, L_0x7fc746f55b00;  1 drivers
v0x7fc746b4ff60_0 .net *"_ivl_14", 0 0, L_0x7fc746f55c20;  1 drivers
v0x7fc746b50010_0 .net *"_ivl_2", 0 0, L_0x7fc746f55410;  1 drivers
v0x7fc746b500c0_0 .net *"_ivl_4", 0 0, L_0x7fc746f55500;  1 drivers
v0x7fc746b50170_0 .net *"_ivl_5", 0 0, L_0x7fc746f555e0;  1 drivers
v0x7fc746b50280_0 .net *"_ivl_6", 0 0, L_0x7fc746f556c0;  1 drivers
v0x7fc746b50330_0 .net *"_ivl_8", 0 0, L_0x7fc746f557b0;  1 drivers
v0x7fc746b503e0_0 .net *"_ivl_9", 0 0, L_0x7fc746f55850;  1 drivers
S_0x7fc746b4f1c0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b4eff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f55cd0 .functor XOR 1, L_0x7fc746f55e30, L_0x7fc746f55f20, C4<0>, C4<0>;
L_0x7fc746f55d40 .functor AND 1, L_0x7fc746f55e30, L_0x7fc746f55f20, C4<1>, C4<1>;
v0x7fc746b4f410_0 .net "a", 0 0, L_0x7fc746f55e30;  1 drivers
v0x7fc746b4f4c0_0 .net "b", 0 0, L_0x7fc746f55f20;  1 drivers
v0x7fc746b4f560_0 .net "c", 0 0, L_0x7fc746f55d40;  1 drivers
v0x7fc746b4f5f0_0 .net "s", 0 0, L_0x7fc746f55cd0;  1 drivers
S_0x7fc746b4f690 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b4eff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f561c0 .functor XOR 1, L_0x7fc746f562e0, L_0x7fc746f56400, C4<0>, C4<0>;
L_0x7fc746f56230 .functor AND 1, L_0x7fc746f562e0, L_0x7fc746f56400, C4<1>, C4<1>;
v0x7fc746b4f8c0_0 .net "a", 0 0, L_0x7fc746f562e0;  1 drivers
v0x7fc746b4f960_0 .net "b", 0 0, L_0x7fc746f56400;  1 drivers
v0x7fc746b4fa00_0 .net "c", 0 0, L_0x7fc746f56230;  1 drivers
v0x7fc746b4fab0_0 .net "s", 0 0, L_0x7fc746f561c0;  1 drivers
S_0x7fc746b50780 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746b4eb50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b50950 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b51f50_0 .net "a", 1 0, L_0x7fc746f57b50;  1 drivers
v0x7fc746b52010_0 .net "b", 1 0, L_0x7fc746f57c30;  1 drivers
v0x7fc746b520b0_0 .net "c", 3 0, L_0x7fc746f579f0;  alias, 1 drivers
v0x7fc746b52140_0 .net "temp", 3 0, L_0x7fc746f574a0;  1 drivers
L_0x7fc746f567b0 .part L_0x7fc746f57b50, 0, 1;
L_0x7fc746f56850 .part L_0x7fc746f57c30, 0, 1;
L_0x7fc746f569e0 .part L_0x7fc746f57b50, 1, 1;
L_0x7fc746f56ac0 .part L_0x7fc746f57c30, 0, 1;
L_0x7fc746f56c90 .part L_0x7fc746f57b50, 0, 1;
L_0x7fc746f56d30 .part L_0x7fc746f57c30, 1, 1;
L_0x7fc746f56ec0 .part L_0x7fc746f57b50, 1, 1;
L_0x7fc746f56fe0 .part L_0x7fc746f57c30, 1, 1;
L_0x7fc746f57310 .part L_0x7fc746f574a0, 0, 1;
L_0x7fc746f57400 .part L_0x7fc746f574a0, 1, 1;
L_0x7fc746f574a0 .concat8 [ 1 1 1 1], L_0x7fc746f56ba0, L_0x7fc746f56dd0, L_0x7fc746f57100, L_0x7fc746f57220;
L_0x7fc746f577c0 .part L_0x7fc746f574a0, 2, 1;
L_0x7fc746f578e0 .part L_0x7fc746f574a0, 3, 1;
L_0x7fc746f579f0 .concat8 [ 1 1 1 1], L_0x7fc746f568f0, L_0x7fc746f571b0, L_0x7fc746f576a0, L_0x7fc746f57710;
S_0x7fc746b50ac0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b50780;
 .timescale -9 -12;
L_0x7fc746f568f0 .functor AND 1, L_0x7fc746f567b0, L_0x7fc746f56850, C4<1>, C4<1>;
L_0x7fc746f56ba0 .functor AND 1, L_0x7fc746f569e0, L_0x7fc746f56ac0, C4<1>, C4<1>;
L_0x7fc746f56dd0 .functor AND 1, L_0x7fc746f56c90, L_0x7fc746f56d30, C4<1>, C4<1>;
L_0x7fc746f57100 .functor AND 1, L_0x7fc746f56ec0, L_0x7fc746f56fe0, C4<1>, C4<1>;
v0x7fc746b51670_0 .net *"_ivl_0", 0 0, L_0x7fc746f567b0;  1 drivers
v0x7fc746b51730_0 .net *"_ivl_1", 0 0, L_0x7fc746f56850;  1 drivers
v0x7fc746b517d0_0 .net *"_ivl_10", 0 0, L_0x7fc746f56dd0;  1 drivers
v0x7fc746b51880_0 .net *"_ivl_12", 0 0, L_0x7fc746f56ec0;  1 drivers
v0x7fc746b51930_0 .net *"_ivl_13", 0 0, L_0x7fc746f56fe0;  1 drivers
v0x7fc746b51a20_0 .net *"_ivl_14", 0 0, L_0x7fc746f57100;  1 drivers
v0x7fc746b51ad0_0 .net *"_ivl_2", 0 0, L_0x7fc746f568f0;  1 drivers
v0x7fc746b51b80_0 .net *"_ivl_4", 0 0, L_0x7fc746f569e0;  1 drivers
v0x7fc746b51c30_0 .net *"_ivl_5", 0 0, L_0x7fc746f56ac0;  1 drivers
v0x7fc746b51d40_0 .net *"_ivl_6", 0 0, L_0x7fc746f56ba0;  1 drivers
v0x7fc746b51df0_0 .net *"_ivl_8", 0 0, L_0x7fc746f56c90;  1 drivers
v0x7fc746b51ea0_0 .net *"_ivl_9", 0 0, L_0x7fc746f56d30;  1 drivers
S_0x7fc746b50c80 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b50ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f571b0 .functor XOR 1, L_0x7fc746f57310, L_0x7fc746f57400, C4<0>, C4<0>;
L_0x7fc746f57220 .functor AND 1, L_0x7fc746f57310, L_0x7fc746f57400, C4<1>, C4<1>;
v0x7fc746b50ed0_0 .net "a", 0 0, L_0x7fc746f57310;  1 drivers
v0x7fc746b50f80_0 .net "b", 0 0, L_0x7fc746f57400;  1 drivers
v0x7fc746b51020_0 .net "c", 0 0, L_0x7fc746f57220;  1 drivers
v0x7fc746b510b0_0 .net "s", 0 0, L_0x7fc746f571b0;  1 drivers
S_0x7fc746b51150 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b50ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f576a0 .functor XOR 1, L_0x7fc746f577c0, L_0x7fc746f578e0, C4<0>, C4<0>;
L_0x7fc746f57710 .functor AND 1, L_0x7fc746f577c0, L_0x7fc746f578e0, C4<1>, C4<1>;
v0x7fc746b51380_0 .net "a", 0 0, L_0x7fc746f577c0;  1 drivers
v0x7fc746b51420_0 .net "b", 0 0, L_0x7fc746f578e0;  1 drivers
v0x7fc746b514c0_0 .net "c", 0 0, L_0x7fc746f57710;  1 drivers
v0x7fc746b51570_0 .net "s", 0 0, L_0x7fc746f576a0;  1 drivers
S_0x7fc746b52240 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746b4eb50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b52400 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b53a20_0 .net "a", 1 0, L_0x7fc746f590b0;  1 drivers
v0x7fc746b53ae0_0 .net "b", 1 0, L_0x7fc746f59150;  1 drivers
v0x7fc746b53b80_0 .net "c", 3 0, L_0x7fc746f58f50;  alias, 1 drivers
v0x7fc746b53c10_0 .net "temp", 3 0, L_0x7fc746f58a00;  1 drivers
L_0x7fc746f57d10 .part L_0x7fc746f590b0, 0, 1;
L_0x7fc746f57db0 .part L_0x7fc746f59150, 0, 1;
L_0x7fc746f57f40 .part L_0x7fc746f590b0, 1, 1;
L_0x7fc746f58020 .part L_0x7fc746f59150, 0, 1;
L_0x7fc746f581f0 .part L_0x7fc746f590b0, 0, 1;
L_0x7fc746f58290 .part L_0x7fc746f59150, 1, 1;
L_0x7fc746f58420 .part L_0x7fc746f590b0, 1, 1;
L_0x7fc746f58540 .part L_0x7fc746f59150, 1, 1;
L_0x7fc746f58870 .part L_0x7fc746f58a00, 0, 1;
L_0x7fc746f58960 .part L_0x7fc746f58a00, 1, 1;
L_0x7fc746f58a00 .concat8 [ 1 1 1 1], L_0x7fc746f58100, L_0x7fc746f58330, L_0x7fc746f58660, L_0x7fc746f58780;
L_0x7fc746f58d20 .part L_0x7fc746f58a00, 2, 1;
L_0x7fc746f58e40 .part L_0x7fc746f58a00, 3, 1;
L_0x7fc746f58f50 .concat8 [ 1 1 1 1], L_0x7fc746f57e50, L_0x7fc746f58710, L_0x7fc746f58c00, L_0x7fc746f58c70;
S_0x7fc746b52590 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b52240;
 .timescale -9 -12;
L_0x7fc746f57e50 .functor AND 1, L_0x7fc746f57d10, L_0x7fc746f57db0, C4<1>, C4<1>;
L_0x7fc746f58100 .functor AND 1, L_0x7fc746f57f40, L_0x7fc746f58020, C4<1>, C4<1>;
L_0x7fc746f58330 .functor AND 1, L_0x7fc746f581f0, L_0x7fc746f58290, C4<1>, C4<1>;
L_0x7fc746f58660 .functor AND 1, L_0x7fc746f58420, L_0x7fc746f58540, C4<1>, C4<1>;
v0x7fc746b53140_0 .net *"_ivl_0", 0 0, L_0x7fc746f57d10;  1 drivers
v0x7fc746b53200_0 .net *"_ivl_1", 0 0, L_0x7fc746f57db0;  1 drivers
v0x7fc746b532a0_0 .net *"_ivl_10", 0 0, L_0x7fc746f58330;  1 drivers
v0x7fc746b53350_0 .net *"_ivl_12", 0 0, L_0x7fc746f58420;  1 drivers
v0x7fc746b53400_0 .net *"_ivl_13", 0 0, L_0x7fc746f58540;  1 drivers
v0x7fc746b534f0_0 .net *"_ivl_14", 0 0, L_0x7fc746f58660;  1 drivers
v0x7fc746b535a0_0 .net *"_ivl_2", 0 0, L_0x7fc746f57e50;  1 drivers
v0x7fc746b53650_0 .net *"_ivl_4", 0 0, L_0x7fc746f57f40;  1 drivers
v0x7fc746b53700_0 .net *"_ivl_5", 0 0, L_0x7fc746f58020;  1 drivers
v0x7fc746b53810_0 .net *"_ivl_6", 0 0, L_0x7fc746f58100;  1 drivers
v0x7fc746b538c0_0 .net *"_ivl_8", 0 0, L_0x7fc746f581f0;  1 drivers
v0x7fc746b53970_0 .net *"_ivl_9", 0 0, L_0x7fc746f58290;  1 drivers
S_0x7fc746b52750 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b52590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f58710 .functor XOR 1, L_0x7fc746f58870, L_0x7fc746f58960, C4<0>, C4<0>;
L_0x7fc746f58780 .functor AND 1, L_0x7fc746f58870, L_0x7fc746f58960, C4<1>, C4<1>;
v0x7fc746b529a0_0 .net "a", 0 0, L_0x7fc746f58870;  1 drivers
v0x7fc746b52a50_0 .net "b", 0 0, L_0x7fc746f58960;  1 drivers
v0x7fc746b52af0_0 .net "c", 0 0, L_0x7fc746f58780;  1 drivers
v0x7fc746b52b80_0 .net "s", 0 0, L_0x7fc746f58710;  1 drivers
S_0x7fc746b52c20 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b52590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f58c00 .functor XOR 1, L_0x7fc746f58d20, L_0x7fc746f58e40, C4<0>, C4<0>;
L_0x7fc746f58c70 .functor AND 1, L_0x7fc746f58d20, L_0x7fc746f58e40, C4<1>, C4<1>;
v0x7fc746b52e50_0 .net "a", 0 0, L_0x7fc746f58d20;  1 drivers
v0x7fc746b52ef0_0 .net "b", 0 0, L_0x7fc746f58e40;  1 drivers
v0x7fc746b52f90_0 .net "c", 0 0, L_0x7fc746f58c70;  1 drivers
v0x7fc746b53040_0 .net "s", 0 0, L_0x7fc746f58c00;  1 drivers
S_0x7fc746b53d10 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746b4eb50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b53ed0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b554e0_0 .net "a", 1 0, L_0x7fc746f5a5b0;  1 drivers
v0x7fc746b555a0_0 .net "b", 1 0, L_0x7fc746f5a6d0;  1 drivers
v0x7fc746b55640_0 .net "c", 3 0, L_0x7fc746f5a450;  alias, 1 drivers
v0x7fc746b556d0_0 .net "temp", 3 0, L_0x7fc746f59ee0;  1 drivers
L_0x7fc746f591f0 .part L_0x7fc746f5a5b0, 0, 1;
L_0x7fc746f59290 .part L_0x7fc746f5a6d0, 0, 1;
L_0x7fc746f59420 .part L_0x7fc746f5a5b0, 1, 1;
L_0x7fc746f59500 .part L_0x7fc746f5a6d0, 0, 1;
L_0x7fc746f596d0 .part L_0x7fc746f5a5b0, 0, 1;
L_0x7fc746f59770 .part L_0x7fc746f5a6d0, 1, 1;
L_0x7fc746f59900 .part L_0x7fc746f5a5b0, 1, 1;
L_0x7fc746f59a20 .part L_0x7fc746f5a6d0, 1, 1;
L_0x7fc746f59d50 .part L_0x7fc746f59ee0, 0, 1;
L_0x7fc746f59e40 .part L_0x7fc746f59ee0, 1, 1;
L_0x7fc746f59ee0 .concat8 [ 1 1 1 1], L_0x7fc746f595e0, L_0x7fc746f59810, L_0x7fc746f59b40, L_0x7fc746f59c60;
L_0x7fc746f5a220 .part L_0x7fc746f59ee0, 2, 1;
L_0x7fc746f5a340 .part L_0x7fc746f59ee0, 3, 1;
L_0x7fc746f5a450 .concat8 [ 1 1 1 1], L_0x7fc746f59330, L_0x7fc746f59bf0, L_0x7fc746f5a0e0, L_0x7fc746f5a150;
S_0x7fc746b54040 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b53d10;
 .timescale -9 -12;
L_0x7fc746f59330 .functor AND 1, L_0x7fc746f591f0, L_0x7fc746f59290, C4<1>, C4<1>;
L_0x7fc746f595e0 .functor AND 1, L_0x7fc746f59420, L_0x7fc746f59500, C4<1>, C4<1>;
L_0x7fc746f59810 .functor AND 1, L_0x7fc746f596d0, L_0x7fc746f59770, C4<1>, C4<1>;
L_0x7fc746f59b40 .functor AND 1, L_0x7fc746f59900, L_0x7fc746f59a20, C4<1>, C4<1>;
v0x7fc746b54c00_0 .net *"_ivl_0", 0 0, L_0x7fc746f591f0;  1 drivers
v0x7fc746b54cc0_0 .net *"_ivl_1", 0 0, L_0x7fc746f59290;  1 drivers
v0x7fc746b54d60_0 .net *"_ivl_10", 0 0, L_0x7fc746f59810;  1 drivers
v0x7fc746b54e10_0 .net *"_ivl_12", 0 0, L_0x7fc746f59900;  1 drivers
v0x7fc746b54ec0_0 .net *"_ivl_13", 0 0, L_0x7fc746f59a20;  1 drivers
v0x7fc746b54fb0_0 .net *"_ivl_14", 0 0, L_0x7fc746f59b40;  1 drivers
v0x7fc746b55060_0 .net *"_ivl_2", 0 0, L_0x7fc746f59330;  1 drivers
v0x7fc746b55110_0 .net *"_ivl_4", 0 0, L_0x7fc746f59420;  1 drivers
v0x7fc746b551c0_0 .net *"_ivl_5", 0 0, L_0x7fc746f59500;  1 drivers
v0x7fc746b552d0_0 .net *"_ivl_6", 0 0, L_0x7fc746f595e0;  1 drivers
v0x7fc746b55380_0 .net *"_ivl_8", 0 0, L_0x7fc746f596d0;  1 drivers
v0x7fc746b55430_0 .net *"_ivl_9", 0 0, L_0x7fc746f59770;  1 drivers
S_0x7fc746b54210 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b54040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f59bf0 .functor XOR 1, L_0x7fc746f59d50, L_0x7fc746f59e40, C4<0>, C4<0>;
L_0x7fc746f59c60 .functor AND 1, L_0x7fc746f59d50, L_0x7fc746f59e40, C4<1>, C4<1>;
v0x7fc746b54460_0 .net "a", 0 0, L_0x7fc746f59d50;  1 drivers
v0x7fc746b54510_0 .net "b", 0 0, L_0x7fc746f59e40;  1 drivers
v0x7fc746b545b0_0 .net "c", 0 0, L_0x7fc746f59c60;  1 drivers
v0x7fc746b54640_0 .net "s", 0 0, L_0x7fc746f59bf0;  1 drivers
S_0x7fc746b546e0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b54040;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f5a0e0 .functor XOR 1, L_0x7fc746f5a220, L_0x7fc746f5a340, C4<0>, C4<0>;
L_0x7fc746f5a150 .functor AND 1, L_0x7fc746f5a220, L_0x7fc746f5a340, C4<1>, C4<1>;
v0x7fc746b54910_0 .net "a", 0 0, L_0x7fc746f5a220;  1 drivers
v0x7fc746b549b0_0 .net "b", 0 0, L_0x7fc746f5a340;  1 drivers
v0x7fc746b54a50_0 .net "c", 0 0, L_0x7fc746f5a150;  1 drivers
v0x7fc746b54b00_0 .net "s", 0 0, L_0x7fc746f5a0e0;  1 drivers
S_0x7fc746b56730 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746b46780;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746b568f0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746b5dc10_0 .net "a", 3 0, L_0x7fc746f61b60;  1 drivers
v0x7fc746b5dcd0_0 .net "b", 3 0, L_0x7fc746f61c00;  1 drivers
v0x7fc746b5dd70_0 .net "c", 7 0, L_0x7fc746f619d0;  alias, 1 drivers
v0x7fc746b5de20_0 .net "concat1", 3 0, L_0x7fc746f61120;  1 drivers
v0x7fc746b5ded0_0 .net "concat2", 5 0, L_0x7fc746f61300;  1 drivers
v0x7fc746b5dfc0_0 .net "concat3", 5 0, L_0x7fc746f613a0;  1 drivers
v0x7fc746b5e070_0 .net "concat4", 5 0, L_0x7fc746f61620;  1 drivers
v0x7fc746b5e120_0 .net "mul_00", 3 0, L_0x7fc746f5c880;  1 drivers
v0x7fc746b5e1c0_0 .net "mul_01", 3 0, L_0x7fc746f5f5e0;  1 drivers
v0x7fc746b5e2f0_0 .net "mul_10", 3 0, L_0x7fc746f5df20;  1 drivers
v0x7fc746b5e380_0 .net "mul_11", 3 0, L_0x7fc746f60c50;  1 drivers
v0x7fc746b5e410_0 .net "sum_temp1", 3 0, L_0x7fc746f611c0;  1 drivers
v0x7fc746b5e4b0_0 .net "sum_temp2", 5 0, L_0x7fc746f61480;  1 drivers
v0x7fc746b5e560_0 .net "sum_temp3", 5 0, L_0x7fc746f61700;  1 drivers
L_0x7fc746f5ca20 .part L_0x7fc746f61b60, 0, 2;
L_0x7fc746f5cac0 .part L_0x7fc746f61c00, 0, 2;
L_0x7fc746f5e0c0 .part L_0x7fc746f61b60, 2, 2;
L_0x7fc746f5e1a0 .part L_0x7fc746f61c00, 0, 2;
L_0x7fc746f5f780 .part L_0x7fc746f61b60, 0, 2;
L_0x7fc746f5f850 .part L_0x7fc746f61c00, 2, 2;
L_0x7fc746f60df0 .part L_0x7fc746f61b60, 2, 2;
L_0x7fc746f60f10 .part L_0x7fc746f61c00, 2, 2;
L_0x7fc746f61030 .part L_0x7fc746f5c880, 2, 2;
L_0x7fc746f611c0 .arith/sum 4, L_0x7fc746f5df20, L_0x7fc746f61120;
L_0x7fc746f61480 .arith/sum 6, L_0x7fc746f61300, L_0x7fc746f613a0;
L_0x7fc746f61700 .arith/sum 6, L_0x7fc746f61620, L_0x7fc746f61480;
L_0x7fc746f61840 .part L_0x7fc746f5c880, 0, 2;
L_0x7fc746f619d0 .concat8 [ 2 6 0 0], L_0x7fc746f61840, L_0x7fc746f61ab0;
S_0x7fc746b56a80 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746b56730;
 .timescale -9 -12;
L_0x7fc746f61ab0 .functor BUFZ 6, L_0x7fc746f61700, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746b5d700_0 .net *"_ivl_10", 1 0, L_0x7fc746f61030;  1 drivers
L_0x7fc746e04f10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b5d7c0_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e04f10;  1 drivers
L_0x7fc746e04f58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b5d860_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e04f58;  1 drivers
L_0x7fc746e04fa0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b5d910_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e04fa0;  1 drivers
v0x7fc746b5d9c0_0 .net *"_ivl_25", 1 0, L_0x7fc746f61840;  1 drivers
v0x7fc746b5dab0_0 .net *"_ivl_27", 5 0, L_0x7fc746f61ab0;  1 drivers
L_0x7fc746e04ec8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b5db60_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e04ec8;  1 drivers
L_0x7fc746f61120 .concat [ 2 2 0 0], L_0x7fc746f61030, L_0x7fc746e04ec8;
L_0x7fc746f61300 .concat [ 4 2 0 0], L_0x7fc746f5f5e0, L_0x7fc746e04f10;
L_0x7fc746f613a0 .concat [ 2 4 0 0], L_0x7fc746e04f58, L_0x7fc746f60c50;
L_0x7fc746f61620 .concat [ 4 2 0 0], L_0x7fc746f611c0, L_0x7fc746e04fa0;
S_0x7fc746b56c40 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746b56a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b56e10 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b583c0_0 .net "a", 1 0, L_0x7fc746f5ca20;  1 drivers
v0x7fc746b58480_0 .net "b", 1 0, L_0x7fc746f5cac0;  1 drivers
v0x7fc746b58520_0 .net "c", 3 0, L_0x7fc746f5c880;  alias, 1 drivers
v0x7fc746b585b0_0 .net "temp", 3 0, L_0x7fc746f5c300;  1 drivers
L_0x7fc746f5b4e0 .part L_0x7fc746f5ca20, 0, 1;
L_0x7fc746f5b580 .part L_0x7fc746f5cac0, 0, 1;
L_0x7fc746f5b710 .part L_0x7fc746f5ca20, 1, 1;
L_0x7fc746f5b7f0 .part L_0x7fc746f5cac0, 0, 1;
L_0x7fc746f5b9e0 .part L_0x7fc746f5ca20, 0, 1;
L_0x7fc746f5bab0 .part L_0x7fc746f5cac0, 1, 1;
L_0x7fc746f5bc60 .part L_0x7fc746f5ca20, 1, 1;
L_0x7fc746f5bd80 .part L_0x7fc746f5cac0, 1, 1;
L_0x7fc746f5c170 .part L_0x7fc746f5c300, 0, 1;
L_0x7fc746f5c260 .part L_0x7fc746f5c300, 1, 1;
L_0x7fc746f5c300 .concat8 [ 1 1 1 1], L_0x7fc746f5b8d0, L_0x7fc746f5bb50, L_0x7fc746f5bec0, L_0x7fc746f5c040;
L_0x7fc746f5c650 .part L_0x7fc746f5c300, 2, 1;
L_0x7fc746f5c770 .part L_0x7fc746f5c300, 3, 1;
L_0x7fc746f5c880 .concat8 [ 1 1 1 1], L_0x7fc746f5b620, L_0x7fc746f5bf90, L_0x7fc746f5c4f0, L_0x7fc746f5c560;
S_0x7fc746b56f20 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b56c40;
 .timescale -9 -12;
L_0x7fc746f5b620 .functor AND 1, L_0x7fc746f5b4e0, L_0x7fc746f5b580, C4<1>, C4<1>;
L_0x7fc746f5b8d0 .functor AND 1, L_0x7fc746f5b710, L_0x7fc746f5b7f0, C4<1>, C4<1>;
L_0x7fc746f5bb50 .functor AND 1, L_0x7fc746f5b9e0, L_0x7fc746f5bab0, C4<1>, C4<1>;
L_0x7fc746f5bec0 .functor AND 1, L_0x7fc746f5bc60, L_0x7fc746f5bd80, C4<1>, C4<1>;
v0x7fc746b57ae0_0 .net *"_ivl_0", 0 0, L_0x7fc746f5b4e0;  1 drivers
v0x7fc746b57ba0_0 .net *"_ivl_1", 0 0, L_0x7fc746f5b580;  1 drivers
v0x7fc746b57c40_0 .net *"_ivl_10", 0 0, L_0x7fc746f5bb50;  1 drivers
v0x7fc746b57cf0_0 .net *"_ivl_12", 0 0, L_0x7fc746f5bc60;  1 drivers
v0x7fc746b57da0_0 .net *"_ivl_13", 0 0, L_0x7fc746f5bd80;  1 drivers
v0x7fc746b57e90_0 .net *"_ivl_14", 0 0, L_0x7fc746f5bec0;  1 drivers
v0x7fc746b57f40_0 .net *"_ivl_2", 0 0, L_0x7fc746f5b620;  1 drivers
v0x7fc746b57ff0_0 .net *"_ivl_4", 0 0, L_0x7fc746f5b710;  1 drivers
v0x7fc746b580a0_0 .net *"_ivl_5", 0 0, L_0x7fc746f5b7f0;  1 drivers
v0x7fc746b581b0_0 .net *"_ivl_6", 0 0, L_0x7fc746f5b8d0;  1 drivers
v0x7fc746b58260_0 .net *"_ivl_8", 0 0, L_0x7fc746f5b9e0;  1 drivers
v0x7fc746b58310_0 .net *"_ivl_9", 0 0, L_0x7fc746f5bab0;  1 drivers
S_0x7fc746b570f0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b56f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f5bf90 .functor XOR 1, L_0x7fc746f5c170, L_0x7fc746f5c260, C4<0>, C4<0>;
L_0x7fc746f5c040 .functor AND 1, L_0x7fc746f5c170, L_0x7fc746f5c260, C4<1>, C4<1>;
v0x7fc746b57340_0 .net "a", 0 0, L_0x7fc746f5c170;  1 drivers
v0x7fc746b573f0_0 .net "b", 0 0, L_0x7fc746f5c260;  1 drivers
v0x7fc746b57490_0 .net "c", 0 0, L_0x7fc746f5c040;  1 drivers
v0x7fc746b57520_0 .net "s", 0 0, L_0x7fc746f5bf90;  1 drivers
S_0x7fc746b575c0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b56f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f5c4f0 .functor XOR 1, L_0x7fc746f5c650, L_0x7fc746f5c770, C4<0>, C4<0>;
L_0x7fc746f5c560 .functor AND 1, L_0x7fc746f5c650, L_0x7fc746f5c770, C4<1>, C4<1>;
v0x7fc746b577f0_0 .net "a", 0 0, L_0x7fc746f5c650;  1 drivers
v0x7fc746b57890_0 .net "b", 0 0, L_0x7fc746f5c770;  1 drivers
v0x7fc746b57930_0 .net "c", 0 0, L_0x7fc746f5c560;  1 drivers
v0x7fc746b579e0_0 .net "s", 0 0, L_0x7fc746f5c4f0;  1 drivers
S_0x7fc746b586b0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746b56a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b58880 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b59e80_0 .net "a", 1 0, L_0x7fc746f5e0c0;  1 drivers
v0x7fc746b59f40_0 .net "b", 1 0, L_0x7fc746f5e1a0;  1 drivers
v0x7fc746b59fe0_0 .net "c", 3 0, L_0x7fc746f5df20;  alias, 1 drivers
v0x7fc746b5a070_0 .net "temp", 3 0, L_0x7fc746f5d9a0;  1 drivers
L_0x7fc746f5cb60 .part L_0x7fc746f5e0c0, 0, 1;
L_0x7fc746f5cc00 .part L_0x7fc746f5e1a0, 0, 1;
L_0x7fc746f5cdb0 .part L_0x7fc746f5e0c0, 1, 1;
L_0x7fc746f5ce90 .part L_0x7fc746f5e1a0, 0, 1;
L_0x7fc746f5d080 .part L_0x7fc746f5e0c0, 0, 1;
L_0x7fc746f5d150 .part L_0x7fc746f5e1a0, 1, 1;
L_0x7fc746f5d300 .part L_0x7fc746f5e0c0, 1, 1;
L_0x7fc746f5d420 .part L_0x7fc746f5e1a0, 1, 1;
L_0x7fc746f5d810 .part L_0x7fc746f5d9a0, 0, 1;
L_0x7fc746f5d900 .part L_0x7fc746f5d9a0, 1, 1;
L_0x7fc746f5d9a0 .concat8 [ 1 1 1 1], L_0x7fc746f5cf70, L_0x7fc746f5d1f0, L_0x7fc746f5d560, L_0x7fc746f5d6e0;
L_0x7fc746f5dcf0 .part L_0x7fc746f5d9a0, 2, 1;
L_0x7fc746f5de10 .part L_0x7fc746f5d9a0, 3, 1;
L_0x7fc746f5df20 .concat8 [ 1 1 1 1], L_0x7fc746f5cca0, L_0x7fc746f5d630, L_0x7fc746f5db90, L_0x7fc746f5dc00;
S_0x7fc746b589f0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b586b0;
 .timescale -9 -12;
L_0x7fc746f5cca0 .functor AND 1, L_0x7fc746f5cb60, L_0x7fc746f5cc00, C4<1>, C4<1>;
L_0x7fc746f5cf70 .functor AND 1, L_0x7fc746f5cdb0, L_0x7fc746f5ce90, C4<1>, C4<1>;
L_0x7fc746f5d1f0 .functor AND 1, L_0x7fc746f5d080, L_0x7fc746f5d150, C4<1>, C4<1>;
L_0x7fc746f5d560 .functor AND 1, L_0x7fc746f5d300, L_0x7fc746f5d420, C4<1>, C4<1>;
v0x7fc746b595a0_0 .net *"_ivl_0", 0 0, L_0x7fc746f5cb60;  1 drivers
v0x7fc746b59660_0 .net *"_ivl_1", 0 0, L_0x7fc746f5cc00;  1 drivers
v0x7fc746b59700_0 .net *"_ivl_10", 0 0, L_0x7fc746f5d1f0;  1 drivers
v0x7fc746b597b0_0 .net *"_ivl_12", 0 0, L_0x7fc746f5d300;  1 drivers
v0x7fc746b59860_0 .net *"_ivl_13", 0 0, L_0x7fc746f5d420;  1 drivers
v0x7fc746b59950_0 .net *"_ivl_14", 0 0, L_0x7fc746f5d560;  1 drivers
v0x7fc746b59a00_0 .net *"_ivl_2", 0 0, L_0x7fc746f5cca0;  1 drivers
v0x7fc746b59ab0_0 .net *"_ivl_4", 0 0, L_0x7fc746f5cdb0;  1 drivers
v0x7fc746b59b60_0 .net *"_ivl_5", 0 0, L_0x7fc746f5ce90;  1 drivers
v0x7fc746b59c70_0 .net *"_ivl_6", 0 0, L_0x7fc746f5cf70;  1 drivers
v0x7fc746b59d20_0 .net *"_ivl_8", 0 0, L_0x7fc746f5d080;  1 drivers
v0x7fc746b59dd0_0 .net *"_ivl_9", 0 0, L_0x7fc746f5d150;  1 drivers
S_0x7fc746b58bb0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b589f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f5d630 .functor XOR 1, L_0x7fc746f5d810, L_0x7fc746f5d900, C4<0>, C4<0>;
L_0x7fc746f5d6e0 .functor AND 1, L_0x7fc746f5d810, L_0x7fc746f5d900, C4<1>, C4<1>;
v0x7fc746b58e00_0 .net "a", 0 0, L_0x7fc746f5d810;  1 drivers
v0x7fc746b58eb0_0 .net "b", 0 0, L_0x7fc746f5d900;  1 drivers
v0x7fc746b58f50_0 .net "c", 0 0, L_0x7fc746f5d6e0;  1 drivers
v0x7fc746b58fe0_0 .net "s", 0 0, L_0x7fc746f5d630;  1 drivers
S_0x7fc746b59080 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b589f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f5db90 .functor XOR 1, L_0x7fc746f5dcf0, L_0x7fc746f5de10, C4<0>, C4<0>;
L_0x7fc746f5dc00 .functor AND 1, L_0x7fc746f5dcf0, L_0x7fc746f5de10, C4<1>, C4<1>;
v0x7fc746b592b0_0 .net "a", 0 0, L_0x7fc746f5dcf0;  1 drivers
v0x7fc746b59350_0 .net "b", 0 0, L_0x7fc746f5de10;  1 drivers
v0x7fc746b593f0_0 .net "c", 0 0, L_0x7fc746f5dc00;  1 drivers
v0x7fc746b594a0_0 .net "s", 0 0, L_0x7fc746f5db90;  1 drivers
S_0x7fc746b5a170 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746b56a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b5a330 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b5b950_0 .net "a", 1 0, L_0x7fc746f5f780;  1 drivers
v0x7fc746b5ba10_0 .net "b", 1 0, L_0x7fc746f5f850;  1 drivers
v0x7fc746b5bab0_0 .net "c", 3 0, L_0x7fc746f5f5e0;  alias, 1 drivers
v0x7fc746b5bb40_0 .net "temp", 3 0, L_0x7fc746f5f060;  1 drivers
L_0x7fc746f5e280 .part L_0x7fc746f5f780, 0, 1;
L_0x7fc746f5e320 .part L_0x7fc746f5f850, 0, 1;
L_0x7fc746f5e4b0 .part L_0x7fc746f5f780, 1, 1;
L_0x7fc746f5e590 .part L_0x7fc746f5f850, 0, 1;
L_0x7fc746f5e760 .part L_0x7fc746f5f780, 0, 1;
L_0x7fc746f5e830 .part L_0x7fc746f5f850, 1, 1;
L_0x7fc746f5e9c0 .part L_0x7fc746f5f780, 1, 1;
L_0x7fc746f5eae0 .part L_0x7fc746f5f850, 1, 1;
L_0x7fc746f5eed0 .part L_0x7fc746f5f060, 0, 1;
L_0x7fc746f5efc0 .part L_0x7fc746f5f060, 1, 1;
L_0x7fc746f5f060 .concat8 [ 1 1 1 1], L_0x7fc746f5e670, L_0x7fc746f5e8d0, L_0x7fc746f5ec20, L_0x7fc746f5eda0;
L_0x7fc746f5f3b0 .part L_0x7fc746f5f060, 2, 1;
L_0x7fc746f5f4d0 .part L_0x7fc746f5f060, 3, 1;
L_0x7fc746f5f5e0 .concat8 [ 1 1 1 1], L_0x7fc746f5e3c0, L_0x7fc746f5ecf0, L_0x7fc746f5f250, L_0x7fc746f5f2c0;
S_0x7fc746b5a4c0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b5a170;
 .timescale -9 -12;
L_0x7fc746f5e3c0 .functor AND 1, L_0x7fc746f5e280, L_0x7fc746f5e320, C4<1>, C4<1>;
L_0x7fc746f5e670 .functor AND 1, L_0x7fc746f5e4b0, L_0x7fc746f5e590, C4<1>, C4<1>;
L_0x7fc746f5e8d0 .functor AND 1, L_0x7fc746f5e760, L_0x7fc746f5e830, C4<1>, C4<1>;
L_0x7fc746f5ec20 .functor AND 1, L_0x7fc746f5e9c0, L_0x7fc746f5eae0, C4<1>, C4<1>;
v0x7fc746b5b070_0 .net *"_ivl_0", 0 0, L_0x7fc746f5e280;  1 drivers
v0x7fc746b5b130_0 .net *"_ivl_1", 0 0, L_0x7fc746f5e320;  1 drivers
v0x7fc746b5b1d0_0 .net *"_ivl_10", 0 0, L_0x7fc746f5e8d0;  1 drivers
v0x7fc746b5b280_0 .net *"_ivl_12", 0 0, L_0x7fc746f5e9c0;  1 drivers
v0x7fc746b5b330_0 .net *"_ivl_13", 0 0, L_0x7fc746f5eae0;  1 drivers
v0x7fc746b5b420_0 .net *"_ivl_14", 0 0, L_0x7fc746f5ec20;  1 drivers
v0x7fc746b5b4d0_0 .net *"_ivl_2", 0 0, L_0x7fc746f5e3c0;  1 drivers
v0x7fc746b5b580_0 .net *"_ivl_4", 0 0, L_0x7fc746f5e4b0;  1 drivers
v0x7fc746b5b630_0 .net *"_ivl_5", 0 0, L_0x7fc746f5e590;  1 drivers
v0x7fc746b5b740_0 .net *"_ivl_6", 0 0, L_0x7fc746f5e670;  1 drivers
v0x7fc746b5b7f0_0 .net *"_ivl_8", 0 0, L_0x7fc746f5e760;  1 drivers
v0x7fc746b5b8a0_0 .net *"_ivl_9", 0 0, L_0x7fc746f5e830;  1 drivers
S_0x7fc746b5a680 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b5a4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f5ecf0 .functor XOR 1, L_0x7fc746f5eed0, L_0x7fc746f5efc0, C4<0>, C4<0>;
L_0x7fc746f5eda0 .functor AND 1, L_0x7fc746f5eed0, L_0x7fc746f5efc0, C4<1>, C4<1>;
v0x7fc746b5a8d0_0 .net "a", 0 0, L_0x7fc746f5eed0;  1 drivers
v0x7fc746b5a980_0 .net "b", 0 0, L_0x7fc746f5efc0;  1 drivers
v0x7fc746b5aa20_0 .net "c", 0 0, L_0x7fc746f5eda0;  1 drivers
v0x7fc746b5aab0_0 .net "s", 0 0, L_0x7fc746f5ecf0;  1 drivers
S_0x7fc746b5ab50 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b5a4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f5f250 .functor XOR 1, L_0x7fc746f5f3b0, L_0x7fc746f5f4d0, C4<0>, C4<0>;
L_0x7fc746f5f2c0 .functor AND 1, L_0x7fc746f5f3b0, L_0x7fc746f5f4d0, C4<1>, C4<1>;
v0x7fc746b5ad80_0 .net "a", 0 0, L_0x7fc746f5f3b0;  1 drivers
v0x7fc746b5ae20_0 .net "b", 0 0, L_0x7fc746f5f4d0;  1 drivers
v0x7fc746b5aec0_0 .net "c", 0 0, L_0x7fc746f5f2c0;  1 drivers
v0x7fc746b5af70_0 .net "s", 0 0, L_0x7fc746f5f250;  1 drivers
S_0x7fc746b5bc40 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746b56a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b5be00 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b5d410_0 .net "a", 1 0, L_0x7fc746f60df0;  1 drivers
v0x7fc746b5d4d0_0 .net "b", 1 0, L_0x7fc746f60f10;  1 drivers
v0x7fc746b5d570_0 .net "c", 3 0, L_0x7fc746f60c50;  alias, 1 drivers
v0x7fc746b5d600_0 .net "temp", 3 0, L_0x7fc746f606d0;  1 drivers
L_0x7fc746f5f8f0 .part L_0x7fc746f60df0, 0, 1;
L_0x7fc746f5f990 .part L_0x7fc746f60f10, 0, 1;
L_0x7fc746f5fb20 .part L_0x7fc746f60df0, 1, 1;
L_0x7fc746f5fc00 .part L_0x7fc746f60f10, 0, 1;
L_0x7fc746f5fdd0 .part L_0x7fc746f60df0, 0, 1;
L_0x7fc746f5fea0 .part L_0x7fc746f60f10, 1, 1;
L_0x7fc746f60030 .part L_0x7fc746f60df0, 1, 1;
L_0x7fc746f60150 .part L_0x7fc746f60f10, 1, 1;
L_0x7fc746f60540 .part L_0x7fc746f606d0, 0, 1;
L_0x7fc746f60630 .part L_0x7fc746f606d0, 1, 1;
L_0x7fc746f606d0 .concat8 [ 1 1 1 1], L_0x7fc746f5fce0, L_0x7fc746f5ff40, L_0x7fc746f60290, L_0x7fc746f60410;
L_0x7fc746f60a20 .part L_0x7fc746f606d0, 2, 1;
L_0x7fc746f60b40 .part L_0x7fc746f606d0, 3, 1;
L_0x7fc746f60c50 .concat8 [ 1 1 1 1], L_0x7fc746f5fa30, L_0x7fc746f60360, L_0x7fc746f608c0, L_0x7fc746f60930;
S_0x7fc746b5bf70 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b5bc40;
 .timescale -9 -12;
L_0x7fc746f5fa30 .functor AND 1, L_0x7fc746f5f8f0, L_0x7fc746f5f990, C4<1>, C4<1>;
L_0x7fc746f5fce0 .functor AND 1, L_0x7fc746f5fb20, L_0x7fc746f5fc00, C4<1>, C4<1>;
L_0x7fc746f5ff40 .functor AND 1, L_0x7fc746f5fdd0, L_0x7fc746f5fea0, C4<1>, C4<1>;
L_0x7fc746f60290 .functor AND 1, L_0x7fc746f60030, L_0x7fc746f60150, C4<1>, C4<1>;
v0x7fc746b5cb30_0 .net *"_ivl_0", 0 0, L_0x7fc746f5f8f0;  1 drivers
v0x7fc746b5cbf0_0 .net *"_ivl_1", 0 0, L_0x7fc746f5f990;  1 drivers
v0x7fc746b5cc90_0 .net *"_ivl_10", 0 0, L_0x7fc746f5ff40;  1 drivers
v0x7fc746b5cd40_0 .net *"_ivl_12", 0 0, L_0x7fc746f60030;  1 drivers
v0x7fc746b5cdf0_0 .net *"_ivl_13", 0 0, L_0x7fc746f60150;  1 drivers
v0x7fc746b5cee0_0 .net *"_ivl_14", 0 0, L_0x7fc746f60290;  1 drivers
v0x7fc746b5cf90_0 .net *"_ivl_2", 0 0, L_0x7fc746f5fa30;  1 drivers
v0x7fc746b5d040_0 .net *"_ivl_4", 0 0, L_0x7fc746f5fb20;  1 drivers
v0x7fc746b5d0f0_0 .net *"_ivl_5", 0 0, L_0x7fc746f5fc00;  1 drivers
v0x7fc746b5d200_0 .net *"_ivl_6", 0 0, L_0x7fc746f5fce0;  1 drivers
v0x7fc746b5d2b0_0 .net *"_ivl_8", 0 0, L_0x7fc746f5fdd0;  1 drivers
v0x7fc746b5d360_0 .net *"_ivl_9", 0 0, L_0x7fc746f5fea0;  1 drivers
S_0x7fc746b5c140 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b5bf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f60360 .functor XOR 1, L_0x7fc746f60540, L_0x7fc746f60630, C4<0>, C4<0>;
L_0x7fc746f60410 .functor AND 1, L_0x7fc746f60540, L_0x7fc746f60630, C4<1>, C4<1>;
v0x7fc746b5c390_0 .net "a", 0 0, L_0x7fc746f60540;  1 drivers
v0x7fc746b5c440_0 .net "b", 0 0, L_0x7fc746f60630;  1 drivers
v0x7fc746b5c4e0_0 .net "c", 0 0, L_0x7fc746f60410;  1 drivers
v0x7fc746b5c570_0 .net "s", 0 0, L_0x7fc746f60360;  1 drivers
S_0x7fc746b5c610 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b5bf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f608c0 .functor XOR 1, L_0x7fc746f60a20, L_0x7fc746f60b40, C4<0>, C4<0>;
L_0x7fc746f60930 .functor AND 1, L_0x7fc746f60a20, L_0x7fc746f60b40, C4<1>, C4<1>;
v0x7fc746b5c840_0 .net "a", 0 0, L_0x7fc746f60a20;  1 drivers
v0x7fc746b5c8e0_0 .net "b", 0 0, L_0x7fc746f60b40;  1 drivers
v0x7fc746b5c980_0 .net "c", 0 0, L_0x7fc746f60930;  1 drivers
v0x7fc746b5ca30_0 .net "s", 0 0, L_0x7fc746f608c0;  1 drivers
S_0x7fc746b5e660 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746b46780;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746b5e820 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746b65b30_0 .net "a", 3 0, L_0x7fc746f68320;  1 drivers
v0x7fc746b65bf0_0 .net "b", 3 0, L_0x7fc746f68440;  1 drivers
v0x7fc746b65c90_0 .net "c", 7 0, L_0x7fc746f68190;  alias, 1 drivers
v0x7fc746b65d40_0 .net "concat1", 3 0, L_0x7fc746f678e0;  1 drivers
v0x7fc746b65df0_0 .net "concat2", 5 0, L_0x7fc746f67ac0;  1 drivers
v0x7fc746b65ee0_0 .net "concat3", 5 0, L_0x7fc746f67b60;  1 drivers
v0x7fc746b65f90_0 .net "concat4", 5 0, L_0x7fc746f67de0;  1 drivers
v0x7fc746b66040_0 .net "mul_00", 3 0, L_0x7fc746f63040;  1 drivers
v0x7fc746b660e0_0 .net "mul_01", 3 0, L_0x7fc746f65da0;  1 drivers
v0x7fc746b66210_0 .net "mul_10", 3 0, L_0x7fc746f646e0;  1 drivers
v0x7fc746b662a0_0 .net "mul_11", 3 0, L_0x7fc746f67410;  1 drivers
v0x7fc746b66330_0 .net "sum_temp1", 3 0, L_0x7fc746f67980;  1 drivers
v0x7fc746b663d0_0 .net "sum_temp2", 5 0, L_0x7fc746f67c40;  1 drivers
v0x7fc746b66480_0 .net "sum_temp3", 5 0, L_0x7fc746f67ec0;  1 drivers
L_0x7fc746f631e0 .part L_0x7fc746f68320, 0, 2;
L_0x7fc746f63280 .part L_0x7fc746f68440, 0, 2;
L_0x7fc746f64880 .part L_0x7fc746f68320, 2, 2;
L_0x7fc746f64960 .part L_0x7fc746f68440, 0, 2;
L_0x7fc746f65f40 .part L_0x7fc746f68320, 0, 2;
L_0x7fc746f66010 .part L_0x7fc746f68440, 2, 2;
L_0x7fc746f675b0 .part L_0x7fc746f68320, 2, 2;
L_0x7fc746f676d0 .part L_0x7fc746f68440, 2, 2;
L_0x7fc746f677f0 .part L_0x7fc746f63040, 2, 2;
L_0x7fc746f67980 .arith/sum 4, L_0x7fc746f646e0, L_0x7fc746f678e0;
L_0x7fc746f67c40 .arith/sum 6, L_0x7fc746f67ac0, L_0x7fc746f67b60;
L_0x7fc746f67ec0 .arith/sum 6, L_0x7fc746f67de0, L_0x7fc746f67c40;
L_0x7fc746f68000 .part L_0x7fc746f63040, 0, 2;
L_0x7fc746f68190 .concat8 [ 2 6 0 0], L_0x7fc746f68000, L_0x7fc746f68270;
S_0x7fc746b5e990 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746b5e660;
 .timescale -9 -12;
L_0x7fc746f68270 .functor BUFZ 6, L_0x7fc746f67ec0, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746b65620_0 .net *"_ivl_10", 1 0, L_0x7fc746f677f0;  1 drivers
L_0x7fc746e05030 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b656e0_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e05030;  1 drivers
L_0x7fc746e05078 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b65780_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e05078;  1 drivers
L_0x7fc746e050c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b65830_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e050c0;  1 drivers
v0x7fc746b658e0_0 .net *"_ivl_25", 1 0, L_0x7fc746f68000;  1 drivers
v0x7fc746b659d0_0 .net *"_ivl_27", 5 0, L_0x7fc746f68270;  1 drivers
L_0x7fc746e04fe8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b65a80_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e04fe8;  1 drivers
L_0x7fc746f678e0 .concat [ 2 2 0 0], L_0x7fc746f677f0, L_0x7fc746e04fe8;
L_0x7fc746f67ac0 .concat [ 4 2 0 0], L_0x7fc746f65da0, L_0x7fc746e05030;
L_0x7fc746f67b60 .concat [ 2 4 0 0], L_0x7fc746e05078, L_0x7fc746f67410;
L_0x7fc746f67de0 .concat [ 4 2 0 0], L_0x7fc746f67980, L_0x7fc746e050c0;
S_0x7fc746b5eb60 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746b5e990;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b5ed30 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b602e0_0 .net "a", 1 0, L_0x7fc746f631e0;  1 drivers
v0x7fc746b603a0_0 .net "b", 1 0, L_0x7fc746f63280;  1 drivers
v0x7fc746b60440_0 .net "c", 3 0, L_0x7fc746f63040;  alias, 1 drivers
v0x7fc746b604d0_0 .net "temp", 3 0, L_0x7fc746f62ac0;  1 drivers
L_0x7fc746f61ca0 .part L_0x7fc746f631e0, 0, 1;
L_0x7fc746f61d40 .part L_0x7fc746f63280, 0, 1;
L_0x7fc746f61ed0 .part L_0x7fc746f631e0, 1, 1;
L_0x7fc746f61fb0 .part L_0x7fc746f63280, 0, 1;
L_0x7fc746f621a0 .part L_0x7fc746f631e0, 0, 1;
L_0x7fc746f62270 .part L_0x7fc746f63280, 1, 1;
L_0x7fc746f62420 .part L_0x7fc746f631e0, 1, 1;
L_0x7fc746f62540 .part L_0x7fc746f63280, 1, 1;
L_0x7fc746f62930 .part L_0x7fc746f62ac0, 0, 1;
L_0x7fc746f62a20 .part L_0x7fc746f62ac0, 1, 1;
L_0x7fc746f62ac0 .concat8 [ 1 1 1 1], L_0x7fc746f62090, L_0x7fc746f62310, L_0x7fc746f62680, L_0x7fc746f62800;
L_0x7fc746f62e10 .part L_0x7fc746f62ac0, 2, 1;
L_0x7fc746f62f30 .part L_0x7fc746f62ac0, 3, 1;
L_0x7fc746f63040 .concat8 [ 1 1 1 1], L_0x7fc746f61de0, L_0x7fc746f62750, L_0x7fc746f62cb0, L_0x7fc746f62d20;
S_0x7fc746b5ee40 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b5eb60;
 .timescale -9 -12;
L_0x7fc746f61de0 .functor AND 1, L_0x7fc746f61ca0, L_0x7fc746f61d40, C4<1>, C4<1>;
L_0x7fc746f62090 .functor AND 1, L_0x7fc746f61ed0, L_0x7fc746f61fb0, C4<1>, C4<1>;
L_0x7fc746f62310 .functor AND 1, L_0x7fc746f621a0, L_0x7fc746f62270, C4<1>, C4<1>;
L_0x7fc746f62680 .functor AND 1, L_0x7fc746f62420, L_0x7fc746f62540, C4<1>, C4<1>;
v0x7fc746b5fa00_0 .net *"_ivl_0", 0 0, L_0x7fc746f61ca0;  1 drivers
v0x7fc746b5fac0_0 .net *"_ivl_1", 0 0, L_0x7fc746f61d40;  1 drivers
v0x7fc746b5fb60_0 .net *"_ivl_10", 0 0, L_0x7fc746f62310;  1 drivers
v0x7fc746b5fc10_0 .net *"_ivl_12", 0 0, L_0x7fc746f62420;  1 drivers
v0x7fc746b5fcc0_0 .net *"_ivl_13", 0 0, L_0x7fc746f62540;  1 drivers
v0x7fc746b5fdb0_0 .net *"_ivl_14", 0 0, L_0x7fc746f62680;  1 drivers
v0x7fc746b5fe60_0 .net *"_ivl_2", 0 0, L_0x7fc746f61de0;  1 drivers
v0x7fc746b5ff10_0 .net *"_ivl_4", 0 0, L_0x7fc746f61ed0;  1 drivers
v0x7fc746b5ffc0_0 .net *"_ivl_5", 0 0, L_0x7fc746f61fb0;  1 drivers
v0x7fc746b600d0_0 .net *"_ivl_6", 0 0, L_0x7fc746f62090;  1 drivers
v0x7fc746b60180_0 .net *"_ivl_8", 0 0, L_0x7fc746f621a0;  1 drivers
v0x7fc746b60230_0 .net *"_ivl_9", 0 0, L_0x7fc746f62270;  1 drivers
S_0x7fc746b5f010 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b5ee40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f62750 .functor XOR 1, L_0x7fc746f62930, L_0x7fc746f62a20, C4<0>, C4<0>;
L_0x7fc746f62800 .functor AND 1, L_0x7fc746f62930, L_0x7fc746f62a20, C4<1>, C4<1>;
v0x7fc746b5f260_0 .net "a", 0 0, L_0x7fc746f62930;  1 drivers
v0x7fc746b5f310_0 .net "b", 0 0, L_0x7fc746f62a20;  1 drivers
v0x7fc746b5f3b0_0 .net "c", 0 0, L_0x7fc746f62800;  1 drivers
v0x7fc746b5f440_0 .net "s", 0 0, L_0x7fc746f62750;  1 drivers
S_0x7fc746b5f4e0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b5ee40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f62cb0 .functor XOR 1, L_0x7fc746f62e10, L_0x7fc746f62f30, C4<0>, C4<0>;
L_0x7fc746f62d20 .functor AND 1, L_0x7fc746f62e10, L_0x7fc746f62f30, C4<1>, C4<1>;
v0x7fc746b5f710_0 .net "a", 0 0, L_0x7fc746f62e10;  1 drivers
v0x7fc746b5f7b0_0 .net "b", 0 0, L_0x7fc746f62f30;  1 drivers
v0x7fc746b5f850_0 .net "c", 0 0, L_0x7fc746f62d20;  1 drivers
v0x7fc746b5f900_0 .net "s", 0 0, L_0x7fc746f62cb0;  1 drivers
S_0x7fc746b605d0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746b5e990;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b607a0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b61da0_0 .net "a", 1 0, L_0x7fc746f64880;  1 drivers
v0x7fc746b61e60_0 .net "b", 1 0, L_0x7fc746f64960;  1 drivers
v0x7fc746b61f00_0 .net "c", 3 0, L_0x7fc746f646e0;  alias, 1 drivers
v0x7fc746b61f90_0 .net "temp", 3 0, L_0x7fc746f64160;  1 drivers
L_0x7fc746f63320 .part L_0x7fc746f64880, 0, 1;
L_0x7fc746f633c0 .part L_0x7fc746f64960, 0, 1;
L_0x7fc746f63570 .part L_0x7fc746f64880, 1, 1;
L_0x7fc746f63650 .part L_0x7fc746f64960, 0, 1;
L_0x7fc746f63840 .part L_0x7fc746f64880, 0, 1;
L_0x7fc746f63910 .part L_0x7fc746f64960, 1, 1;
L_0x7fc746f63ac0 .part L_0x7fc746f64880, 1, 1;
L_0x7fc746f63be0 .part L_0x7fc746f64960, 1, 1;
L_0x7fc746f63fd0 .part L_0x7fc746f64160, 0, 1;
L_0x7fc746f640c0 .part L_0x7fc746f64160, 1, 1;
L_0x7fc746f64160 .concat8 [ 1 1 1 1], L_0x7fc746f63730, L_0x7fc746f639b0, L_0x7fc746f63d20, L_0x7fc746f63ea0;
L_0x7fc746f644b0 .part L_0x7fc746f64160, 2, 1;
L_0x7fc746f645d0 .part L_0x7fc746f64160, 3, 1;
L_0x7fc746f646e0 .concat8 [ 1 1 1 1], L_0x7fc746f63460, L_0x7fc746f63df0, L_0x7fc746f64350, L_0x7fc746f643c0;
S_0x7fc746b60910 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b605d0;
 .timescale -9 -12;
L_0x7fc746f63460 .functor AND 1, L_0x7fc746f63320, L_0x7fc746f633c0, C4<1>, C4<1>;
L_0x7fc746f63730 .functor AND 1, L_0x7fc746f63570, L_0x7fc746f63650, C4<1>, C4<1>;
L_0x7fc746f639b0 .functor AND 1, L_0x7fc746f63840, L_0x7fc746f63910, C4<1>, C4<1>;
L_0x7fc746f63d20 .functor AND 1, L_0x7fc746f63ac0, L_0x7fc746f63be0, C4<1>, C4<1>;
v0x7fc746b614c0_0 .net *"_ivl_0", 0 0, L_0x7fc746f63320;  1 drivers
v0x7fc746b61580_0 .net *"_ivl_1", 0 0, L_0x7fc746f633c0;  1 drivers
v0x7fc746b61620_0 .net *"_ivl_10", 0 0, L_0x7fc746f639b0;  1 drivers
v0x7fc746b616d0_0 .net *"_ivl_12", 0 0, L_0x7fc746f63ac0;  1 drivers
v0x7fc746b61780_0 .net *"_ivl_13", 0 0, L_0x7fc746f63be0;  1 drivers
v0x7fc746b61870_0 .net *"_ivl_14", 0 0, L_0x7fc746f63d20;  1 drivers
v0x7fc746b61920_0 .net *"_ivl_2", 0 0, L_0x7fc746f63460;  1 drivers
v0x7fc746b619d0_0 .net *"_ivl_4", 0 0, L_0x7fc746f63570;  1 drivers
v0x7fc746b61a80_0 .net *"_ivl_5", 0 0, L_0x7fc746f63650;  1 drivers
v0x7fc746b61b90_0 .net *"_ivl_6", 0 0, L_0x7fc746f63730;  1 drivers
v0x7fc746b61c40_0 .net *"_ivl_8", 0 0, L_0x7fc746f63840;  1 drivers
v0x7fc746b61cf0_0 .net *"_ivl_9", 0 0, L_0x7fc746f63910;  1 drivers
S_0x7fc746b60ad0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b60910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f63df0 .functor XOR 1, L_0x7fc746f63fd0, L_0x7fc746f640c0, C4<0>, C4<0>;
L_0x7fc746f63ea0 .functor AND 1, L_0x7fc746f63fd0, L_0x7fc746f640c0, C4<1>, C4<1>;
v0x7fc746b60d20_0 .net "a", 0 0, L_0x7fc746f63fd0;  1 drivers
v0x7fc746b60dd0_0 .net "b", 0 0, L_0x7fc746f640c0;  1 drivers
v0x7fc746b60e70_0 .net "c", 0 0, L_0x7fc746f63ea0;  1 drivers
v0x7fc746b60f00_0 .net "s", 0 0, L_0x7fc746f63df0;  1 drivers
S_0x7fc746b60fa0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b60910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f64350 .functor XOR 1, L_0x7fc746f644b0, L_0x7fc746f645d0, C4<0>, C4<0>;
L_0x7fc746f643c0 .functor AND 1, L_0x7fc746f644b0, L_0x7fc746f645d0, C4<1>, C4<1>;
v0x7fc746b611d0_0 .net "a", 0 0, L_0x7fc746f644b0;  1 drivers
v0x7fc746b61270_0 .net "b", 0 0, L_0x7fc746f645d0;  1 drivers
v0x7fc746b61310_0 .net "c", 0 0, L_0x7fc746f643c0;  1 drivers
v0x7fc746b613c0_0 .net "s", 0 0, L_0x7fc746f64350;  1 drivers
S_0x7fc746b62090 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746b5e990;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b62250 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b63870_0 .net "a", 1 0, L_0x7fc746f65f40;  1 drivers
v0x7fc746b63930_0 .net "b", 1 0, L_0x7fc746f66010;  1 drivers
v0x7fc746b639d0_0 .net "c", 3 0, L_0x7fc746f65da0;  alias, 1 drivers
v0x7fc746b63a60_0 .net "temp", 3 0, L_0x7fc746f65820;  1 drivers
L_0x7fc746f64a40 .part L_0x7fc746f65f40, 0, 1;
L_0x7fc746f64ae0 .part L_0x7fc746f66010, 0, 1;
L_0x7fc746f64c70 .part L_0x7fc746f65f40, 1, 1;
L_0x7fc746f64d50 .part L_0x7fc746f66010, 0, 1;
L_0x7fc746f64f20 .part L_0x7fc746f65f40, 0, 1;
L_0x7fc746f64ff0 .part L_0x7fc746f66010, 1, 1;
L_0x7fc746f65180 .part L_0x7fc746f65f40, 1, 1;
L_0x7fc746f652a0 .part L_0x7fc746f66010, 1, 1;
L_0x7fc746f65690 .part L_0x7fc746f65820, 0, 1;
L_0x7fc746f65780 .part L_0x7fc746f65820, 1, 1;
L_0x7fc746f65820 .concat8 [ 1 1 1 1], L_0x7fc746f64e30, L_0x7fc746f65090, L_0x7fc746f653e0, L_0x7fc746f65560;
L_0x7fc746f65b70 .part L_0x7fc746f65820, 2, 1;
L_0x7fc746f65c90 .part L_0x7fc746f65820, 3, 1;
L_0x7fc746f65da0 .concat8 [ 1 1 1 1], L_0x7fc746f64b80, L_0x7fc746f654b0, L_0x7fc746f65a10, L_0x7fc746f65a80;
S_0x7fc746b623e0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b62090;
 .timescale -9 -12;
L_0x7fc746f64b80 .functor AND 1, L_0x7fc746f64a40, L_0x7fc746f64ae0, C4<1>, C4<1>;
L_0x7fc746f64e30 .functor AND 1, L_0x7fc746f64c70, L_0x7fc746f64d50, C4<1>, C4<1>;
L_0x7fc746f65090 .functor AND 1, L_0x7fc746f64f20, L_0x7fc746f64ff0, C4<1>, C4<1>;
L_0x7fc746f653e0 .functor AND 1, L_0x7fc746f65180, L_0x7fc746f652a0, C4<1>, C4<1>;
v0x7fc746b62f90_0 .net *"_ivl_0", 0 0, L_0x7fc746f64a40;  1 drivers
v0x7fc746b63050_0 .net *"_ivl_1", 0 0, L_0x7fc746f64ae0;  1 drivers
v0x7fc746b630f0_0 .net *"_ivl_10", 0 0, L_0x7fc746f65090;  1 drivers
v0x7fc746b631a0_0 .net *"_ivl_12", 0 0, L_0x7fc746f65180;  1 drivers
v0x7fc746b63250_0 .net *"_ivl_13", 0 0, L_0x7fc746f652a0;  1 drivers
v0x7fc746b63340_0 .net *"_ivl_14", 0 0, L_0x7fc746f653e0;  1 drivers
v0x7fc746b633f0_0 .net *"_ivl_2", 0 0, L_0x7fc746f64b80;  1 drivers
v0x7fc746b634a0_0 .net *"_ivl_4", 0 0, L_0x7fc746f64c70;  1 drivers
v0x7fc746b63550_0 .net *"_ivl_5", 0 0, L_0x7fc746f64d50;  1 drivers
v0x7fc746b63660_0 .net *"_ivl_6", 0 0, L_0x7fc746f64e30;  1 drivers
v0x7fc746b63710_0 .net *"_ivl_8", 0 0, L_0x7fc746f64f20;  1 drivers
v0x7fc746b637c0_0 .net *"_ivl_9", 0 0, L_0x7fc746f64ff0;  1 drivers
S_0x7fc746b625a0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b623e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f654b0 .functor XOR 1, L_0x7fc746f65690, L_0x7fc746f65780, C4<0>, C4<0>;
L_0x7fc746f65560 .functor AND 1, L_0x7fc746f65690, L_0x7fc746f65780, C4<1>, C4<1>;
v0x7fc746b627f0_0 .net "a", 0 0, L_0x7fc746f65690;  1 drivers
v0x7fc746b628a0_0 .net "b", 0 0, L_0x7fc746f65780;  1 drivers
v0x7fc746b62940_0 .net "c", 0 0, L_0x7fc746f65560;  1 drivers
v0x7fc746b629d0_0 .net "s", 0 0, L_0x7fc746f654b0;  1 drivers
S_0x7fc746b62a70 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b623e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f65a10 .functor XOR 1, L_0x7fc746f65b70, L_0x7fc746f65c90, C4<0>, C4<0>;
L_0x7fc746f65a80 .functor AND 1, L_0x7fc746f65b70, L_0x7fc746f65c90, C4<1>, C4<1>;
v0x7fc746b62ca0_0 .net "a", 0 0, L_0x7fc746f65b70;  1 drivers
v0x7fc746b62d40_0 .net "b", 0 0, L_0x7fc746f65c90;  1 drivers
v0x7fc746b62de0_0 .net "c", 0 0, L_0x7fc746f65a80;  1 drivers
v0x7fc746b62e90_0 .net "s", 0 0, L_0x7fc746f65a10;  1 drivers
S_0x7fc746b63b60 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746b5e990;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b63d20 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b65330_0 .net "a", 1 0, L_0x7fc746f675b0;  1 drivers
v0x7fc746b653f0_0 .net "b", 1 0, L_0x7fc746f676d0;  1 drivers
v0x7fc746b65490_0 .net "c", 3 0, L_0x7fc746f67410;  alias, 1 drivers
v0x7fc746b65520_0 .net "temp", 3 0, L_0x7fc746f66e90;  1 drivers
L_0x7fc746f660b0 .part L_0x7fc746f675b0, 0, 1;
L_0x7fc746f66150 .part L_0x7fc746f676d0, 0, 1;
L_0x7fc746f662e0 .part L_0x7fc746f675b0, 1, 1;
L_0x7fc746f663c0 .part L_0x7fc746f676d0, 0, 1;
L_0x7fc746f66590 .part L_0x7fc746f675b0, 0, 1;
L_0x7fc746f66660 .part L_0x7fc746f676d0, 1, 1;
L_0x7fc746f667f0 .part L_0x7fc746f675b0, 1, 1;
L_0x7fc746f66910 .part L_0x7fc746f676d0, 1, 1;
L_0x7fc746f66d00 .part L_0x7fc746f66e90, 0, 1;
L_0x7fc746f66df0 .part L_0x7fc746f66e90, 1, 1;
L_0x7fc746f66e90 .concat8 [ 1 1 1 1], L_0x7fc746f664a0, L_0x7fc746f66700, L_0x7fc746f66a50, L_0x7fc746f66bd0;
L_0x7fc746f671e0 .part L_0x7fc746f66e90, 2, 1;
L_0x7fc746f67300 .part L_0x7fc746f66e90, 3, 1;
L_0x7fc746f67410 .concat8 [ 1 1 1 1], L_0x7fc746f661f0, L_0x7fc746f66b20, L_0x7fc746f67080, L_0x7fc746f670f0;
S_0x7fc746b63e90 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b63b60;
 .timescale -9 -12;
L_0x7fc746f661f0 .functor AND 1, L_0x7fc746f660b0, L_0x7fc746f66150, C4<1>, C4<1>;
L_0x7fc746f664a0 .functor AND 1, L_0x7fc746f662e0, L_0x7fc746f663c0, C4<1>, C4<1>;
L_0x7fc746f66700 .functor AND 1, L_0x7fc746f66590, L_0x7fc746f66660, C4<1>, C4<1>;
L_0x7fc746f66a50 .functor AND 1, L_0x7fc746f667f0, L_0x7fc746f66910, C4<1>, C4<1>;
v0x7fc746b64a50_0 .net *"_ivl_0", 0 0, L_0x7fc746f660b0;  1 drivers
v0x7fc746b64b10_0 .net *"_ivl_1", 0 0, L_0x7fc746f66150;  1 drivers
v0x7fc746b64bb0_0 .net *"_ivl_10", 0 0, L_0x7fc746f66700;  1 drivers
v0x7fc746b64c60_0 .net *"_ivl_12", 0 0, L_0x7fc746f667f0;  1 drivers
v0x7fc746b64d10_0 .net *"_ivl_13", 0 0, L_0x7fc746f66910;  1 drivers
v0x7fc746b64e00_0 .net *"_ivl_14", 0 0, L_0x7fc746f66a50;  1 drivers
v0x7fc746b64eb0_0 .net *"_ivl_2", 0 0, L_0x7fc746f661f0;  1 drivers
v0x7fc746b64f60_0 .net *"_ivl_4", 0 0, L_0x7fc746f662e0;  1 drivers
v0x7fc746b65010_0 .net *"_ivl_5", 0 0, L_0x7fc746f663c0;  1 drivers
v0x7fc746b65120_0 .net *"_ivl_6", 0 0, L_0x7fc746f664a0;  1 drivers
v0x7fc746b651d0_0 .net *"_ivl_8", 0 0, L_0x7fc746f66590;  1 drivers
v0x7fc746b65280_0 .net *"_ivl_9", 0 0, L_0x7fc746f66660;  1 drivers
S_0x7fc746b64060 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b63e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f66b20 .functor XOR 1, L_0x7fc746f66d00, L_0x7fc746f66df0, C4<0>, C4<0>;
L_0x7fc746f66bd0 .functor AND 1, L_0x7fc746f66d00, L_0x7fc746f66df0, C4<1>, C4<1>;
v0x7fc746b642b0_0 .net "a", 0 0, L_0x7fc746f66d00;  1 drivers
v0x7fc746b64360_0 .net "b", 0 0, L_0x7fc746f66df0;  1 drivers
v0x7fc746b64400_0 .net "c", 0 0, L_0x7fc746f66bd0;  1 drivers
v0x7fc746b64490_0 .net "s", 0 0, L_0x7fc746f66b20;  1 drivers
S_0x7fc746b64530 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b63e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f67080 .functor XOR 1, L_0x7fc746f671e0, L_0x7fc746f67300, C4<0>, C4<0>;
L_0x7fc746f670f0 .functor AND 1, L_0x7fc746f671e0, L_0x7fc746f67300, C4<1>, C4<1>;
v0x7fc746b64760_0 .net "a", 0 0, L_0x7fc746f671e0;  1 drivers
v0x7fc746b64800_0 .net "b", 0 0, L_0x7fc746f67300;  1 drivers
v0x7fc746b648a0_0 .net "c", 0 0, L_0x7fc746f670f0;  1 drivers
v0x7fc746b64950_0 .net "s", 0 0, L_0x7fc746f67080;  1 drivers
S_0x7fc746b674e0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746decfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x7fc746b676a0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000001000>;
v0x7fc746b87b40_0 .net "a", 7 0, L_0x7fc746f83e00;  1 drivers
v0x7fc746b87c00_0 .net "b", 7 0, L_0x7fc746f83ea0;  1 drivers
v0x7fc746b87ca0_0 .net "c", 15 0, L_0x7fc746f83c70;  alias, 1 drivers
v0x7fc746b87d50_0 .net "concat1", 7 0, L_0x7fc746f833c0;  1 drivers
v0x7fc746b87e00_0 .net "concat2", 11 0, L_0x7fc746f835a0;  1 drivers
v0x7fc746b87ef0_0 .net "concat3", 11 0, L_0x7fc746f83640;  1 drivers
v0x7fc746b87fa0_0 .net "concat4", 11 0, L_0x7fc746f838c0;  1 drivers
v0x7fc746b88050_0 .net "mul_00", 7 0, L_0x7fc746f6f740;  1 drivers
v0x7fc746b880f0_0 .net "mul_01", 7 0, L_0x7fc746f7c740;  1 drivers
v0x7fc746b88220_0 .net "mul_10", 7 0, L_0x7fc746f75f40;  1 drivers
v0x7fc746b882b0_0 .net "mul_11", 7 0, L_0x7fc746f82f00;  1 drivers
v0x7fc746b88340_0 .net "sum_temp1", 7 0, L_0x7fc746f83460;  1 drivers
v0x7fc746b883e0_0 .net "sum_temp2", 11 0, L_0x7fc746f83720;  1 drivers
v0x7fc746b88490_0 .net "sum_temp3", 11 0, L_0x7fc746f839a0;  1 drivers
L_0x7fc746f6f8d0 .part L_0x7fc746f83e00, 0, 4;
L_0x7fc746f6f970 .part L_0x7fc746f83ea0, 0, 4;
L_0x7fc746f760d0 .part L_0x7fc746f83e00, 4, 4;
L_0x7fc746f761b0 .part L_0x7fc746f83ea0, 0, 4;
L_0x7fc746f7c8d0 .part L_0x7fc746f83e00, 0, 4;
L_0x7fc746f7c970 .part L_0x7fc746f83ea0, 4, 4;
L_0x7fc746f83090 .part L_0x7fc746f83e00, 4, 4;
L_0x7fc746f831b0 .part L_0x7fc746f83ea0, 4, 4;
L_0x7fc746f832d0 .part L_0x7fc746f6f740, 4, 4;
L_0x7fc746f83460 .arith/sum 8, L_0x7fc746f75f40, L_0x7fc746f833c0;
L_0x7fc746f83720 .arith/sum 12, L_0x7fc746f835a0, L_0x7fc746f83640;
L_0x7fc746f839a0 .arith/sum 12, L_0x7fc746f838c0, L_0x7fc746f83720;
L_0x7fc746f83ae0 .part L_0x7fc746f6f740, 0, 4;
L_0x7fc746f83c70 .concat8 [ 4 12 0 0], L_0x7fc746f83ae0, L_0x7fc746f83d50;
S_0x7fc746b67830 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746b674e0;
 .timescale -9 -12;
L_0x7fc746f83d50 .functor BUFZ 12, L_0x7fc746f839a0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7fc746b87630_0 .net *"_ivl_10", 3 0, L_0x7fc746f832d0;  1 drivers
L_0x7fc746e056f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746b876f0_0 .net/2u *"_ivl_13", 3 0, L_0x7fc746e056f0;  1 drivers
L_0x7fc746e05738 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746b87790_0 .net/2u *"_ivl_17", 3 0, L_0x7fc746e05738;  1 drivers
L_0x7fc746e05780 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746b87840_0 .net/2u *"_ivl_21", 3 0, L_0x7fc746e05780;  1 drivers
v0x7fc746b878f0_0 .net *"_ivl_25", 3 0, L_0x7fc746f83ae0;  1 drivers
v0x7fc746b879e0_0 .net *"_ivl_27", 11 0, L_0x7fc746f83d50;  1 drivers
L_0x7fc746e056a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc746b87a90_0 .net/2u *"_ivl_8", 3 0, L_0x7fc746e056a8;  1 drivers
L_0x7fc746f833c0 .concat [ 4 4 0 0], L_0x7fc746f832d0, L_0x7fc746e056a8;
L_0x7fc746f835a0 .concat [ 8 4 0 0], L_0x7fc746f7c740, L_0x7fc746e056f0;
L_0x7fc746f83640 .concat [ 4 8 0 0], L_0x7fc746e05738, L_0x7fc746f82f00;
L_0x7fc746f838c0 .concat [ 8 4 0 0], L_0x7fc746f83460, L_0x7fc746e05780;
S_0x7fc746b679f0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746b67830;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746b67bc0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746b6ee70_0 .net "a", 3 0, L_0x7fc746f6f8d0;  1 drivers
v0x7fc746b6ef30_0 .net "b", 3 0, L_0x7fc746f6f970;  1 drivers
v0x7fc746b6efd0_0 .net "c", 7 0, L_0x7fc746f6f740;  alias, 1 drivers
v0x7fc746b6f080_0 .net "concat1", 3 0, L_0x7fc746f6ee90;  1 drivers
v0x7fc746b6f130_0 .net "concat2", 5 0, L_0x7fc746f6f070;  1 drivers
v0x7fc746b6f220_0 .net "concat3", 5 0, L_0x7fc746f6f110;  1 drivers
v0x7fc746b6f2d0_0 .net "concat4", 5 0, L_0x7fc746f6f390;  1 drivers
v0x7fc746b6f380_0 .net "mul_00", 3 0, L_0x7fc746f6a5f0;  1 drivers
v0x7fc746b6f420_0 .net "mul_01", 3 0, L_0x7fc746f6d350;  1 drivers
v0x7fc746b6f550_0 .net "mul_10", 3 0, L_0x7fc746f6bc90;  1 drivers
v0x7fc746b6f5e0_0 .net "mul_11", 3 0, L_0x7fc746f6e9c0;  1 drivers
v0x7fc746b6f670_0 .net "sum_temp1", 3 0, L_0x7fc746f6ef30;  1 drivers
v0x7fc746b6f710_0 .net "sum_temp2", 5 0, L_0x7fc746f6f1f0;  1 drivers
v0x7fc746b6f7c0_0 .net "sum_temp3", 5 0, L_0x7fc746f6f470;  1 drivers
L_0x7fc746f6a790 .part L_0x7fc746f6f8d0, 0, 2;
L_0x7fc746f6a830 .part L_0x7fc746f6f970, 0, 2;
L_0x7fc746f6be30 .part L_0x7fc746f6f8d0, 2, 2;
L_0x7fc746f6bf10 .part L_0x7fc746f6f970, 0, 2;
L_0x7fc746f6d4f0 .part L_0x7fc746f6f8d0, 0, 2;
L_0x7fc746f6d5c0 .part L_0x7fc746f6f970, 2, 2;
L_0x7fc746f6eb60 .part L_0x7fc746f6f8d0, 2, 2;
L_0x7fc746f6ec80 .part L_0x7fc746f6f970, 2, 2;
L_0x7fc746f6eda0 .part L_0x7fc746f6a5f0, 2, 2;
L_0x7fc746f6ef30 .arith/sum 4, L_0x7fc746f6bc90, L_0x7fc746f6ee90;
L_0x7fc746f6f1f0 .arith/sum 6, L_0x7fc746f6f070, L_0x7fc746f6f110;
L_0x7fc746f6f470 .arith/sum 6, L_0x7fc746f6f390, L_0x7fc746f6f1f0;
L_0x7fc746f6f5b0 .part L_0x7fc746f6a5f0, 0, 2;
L_0x7fc746f6f740 .concat8 [ 2 6 0 0], L_0x7fc746f6f5b0, L_0x7fc746f6f820;
S_0x7fc746b67cd0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746b679f0;
 .timescale -9 -12;
L_0x7fc746f6f820 .functor BUFZ 6, L_0x7fc746f6f470, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746b6e960_0 .net *"_ivl_10", 1 0, L_0x7fc746f6eda0;  1 drivers
L_0x7fc746e05270 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b6ea20_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e05270;  1 drivers
L_0x7fc746e052b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b6eac0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e052b8;  1 drivers
L_0x7fc746e05300 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b6eb70_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e05300;  1 drivers
v0x7fc746b6ec20_0 .net *"_ivl_25", 1 0, L_0x7fc746f6f5b0;  1 drivers
v0x7fc746b6ed10_0 .net *"_ivl_27", 5 0, L_0x7fc746f6f820;  1 drivers
L_0x7fc746e05228 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b6edc0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e05228;  1 drivers
L_0x7fc746f6ee90 .concat [ 2 2 0 0], L_0x7fc746f6eda0, L_0x7fc746e05228;
L_0x7fc746f6f070 .concat [ 4 2 0 0], L_0x7fc746f6d350, L_0x7fc746e05270;
L_0x7fc746f6f110 .concat [ 2 4 0 0], L_0x7fc746e052b8, L_0x7fc746f6e9c0;
L_0x7fc746f6f390 .concat [ 4 2 0 0], L_0x7fc746f6ef30, L_0x7fc746e05300;
S_0x7fc746b67ea0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746b67cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b68070 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b69620_0 .net "a", 1 0, L_0x7fc746f6a790;  1 drivers
v0x7fc746b696e0_0 .net "b", 1 0, L_0x7fc746f6a830;  1 drivers
v0x7fc746b69780_0 .net "c", 3 0, L_0x7fc746f6a5f0;  alias, 1 drivers
v0x7fc746b69810_0 .net "temp", 3 0, L_0x7fc746f6a070;  1 drivers
L_0x7fc746f69250 .part L_0x7fc746f6a790, 0, 1;
L_0x7fc746f692f0 .part L_0x7fc746f6a830, 0, 1;
L_0x7fc746f69480 .part L_0x7fc746f6a790, 1, 1;
L_0x7fc746f69560 .part L_0x7fc746f6a830, 0, 1;
L_0x7fc746f69750 .part L_0x7fc746f6a790, 0, 1;
L_0x7fc746f69820 .part L_0x7fc746f6a830, 1, 1;
L_0x7fc746f699d0 .part L_0x7fc746f6a790, 1, 1;
L_0x7fc746f69af0 .part L_0x7fc746f6a830, 1, 1;
L_0x7fc746f69ee0 .part L_0x7fc746f6a070, 0, 1;
L_0x7fc746f69fd0 .part L_0x7fc746f6a070, 1, 1;
L_0x7fc746f6a070 .concat8 [ 1 1 1 1], L_0x7fc746f69640, L_0x7fc746f698c0, L_0x7fc746f69c30, L_0x7fc746f69db0;
L_0x7fc746f6a3c0 .part L_0x7fc746f6a070, 2, 1;
L_0x7fc746f6a4e0 .part L_0x7fc746f6a070, 3, 1;
L_0x7fc746f6a5f0 .concat8 [ 1 1 1 1], L_0x7fc746f69390, L_0x7fc746f69d00, L_0x7fc746f6a260, L_0x7fc746f6a2d0;
S_0x7fc746b68180 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b67ea0;
 .timescale -9 -12;
L_0x7fc746f69390 .functor AND 1, L_0x7fc746f69250, L_0x7fc746f692f0, C4<1>, C4<1>;
L_0x7fc746f69640 .functor AND 1, L_0x7fc746f69480, L_0x7fc746f69560, C4<1>, C4<1>;
L_0x7fc746f698c0 .functor AND 1, L_0x7fc746f69750, L_0x7fc746f69820, C4<1>, C4<1>;
L_0x7fc746f69c30 .functor AND 1, L_0x7fc746f699d0, L_0x7fc746f69af0, C4<1>, C4<1>;
v0x7fc746b68d40_0 .net *"_ivl_0", 0 0, L_0x7fc746f69250;  1 drivers
v0x7fc746b68e00_0 .net *"_ivl_1", 0 0, L_0x7fc746f692f0;  1 drivers
v0x7fc746b68ea0_0 .net *"_ivl_10", 0 0, L_0x7fc746f698c0;  1 drivers
v0x7fc746b68f50_0 .net *"_ivl_12", 0 0, L_0x7fc746f699d0;  1 drivers
v0x7fc746b69000_0 .net *"_ivl_13", 0 0, L_0x7fc746f69af0;  1 drivers
v0x7fc746b690f0_0 .net *"_ivl_14", 0 0, L_0x7fc746f69c30;  1 drivers
v0x7fc746b691a0_0 .net *"_ivl_2", 0 0, L_0x7fc746f69390;  1 drivers
v0x7fc746b69250_0 .net *"_ivl_4", 0 0, L_0x7fc746f69480;  1 drivers
v0x7fc746b69300_0 .net *"_ivl_5", 0 0, L_0x7fc746f69560;  1 drivers
v0x7fc746b69410_0 .net *"_ivl_6", 0 0, L_0x7fc746f69640;  1 drivers
v0x7fc746b694c0_0 .net *"_ivl_8", 0 0, L_0x7fc746f69750;  1 drivers
v0x7fc746b69570_0 .net *"_ivl_9", 0 0, L_0x7fc746f69820;  1 drivers
S_0x7fc746b68350 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b68180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f69d00 .functor XOR 1, L_0x7fc746f69ee0, L_0x7fc746f69fd0, C4<0>, C4<0>;
L_0x7fc746f69db0 .functor AND 1, L_0x7fc746f69ee0, L_0x7fc746f69fd0, C4<1>, C4<1>;
v0x7fc746b685a0_0 .net "a", 0 0, L_0x7fc746f69ee0;  1 drivers
v0x7fc746b68650_0 .net "b", 0 0, L_0x7fc746f69fd0;  1 drivers
v0x7fc746b686f0_0 .net "c", 0 0, L_0x7fc746f69db0;  1 drivers
v0x7fc746b68780_0 .net "s", 0 0, L_0x7fc746f69d00;  1 drivers
S_0x7fc746b68820 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b68180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f6a260 .functor XOR 1, L_0x7fc746f6a3c0, L_0x7fc746f6a4e0, C4<0>, C4<0>;
L_0x7fc746f6a2d0 .functor AND 1, L_0x7fc746f6a3c0, L_0x7fc746f6a4e0, C4<1>, C4<1>;
v0x7fc746b68a50_0 .net "a", 0 0, L_0x7fc746f6a3c0;  1 drivers
v0x7fc746b68af0_0 .net "b", 0 0, L_0x7fc746f6a4e0;  1 drivers
v0x7fc746b68b90_0 .net "c", 0 0, L_0x7fc746f6a2d0;  1 drivers
v0x7fc746b68c40_0 .net "s", 0 0, L_0x7fc746f6a260;  1 drivers
S_0x7fc746b69910 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746b67cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b69ae0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b6b0e0_0 .net "a", 1 0, L_0x7fc746f6be30;  1 drivers
v0x7fc746b6b1a0_0 .net "b", 1 0, L_0x7fc746f6bf10;  1 drivers
v0x7fc746b6b240_0 .net "c", 3 0, L_0x7fc746f6bc90;  alias, 1 drivers
v0x7fc746b6b2d0_0 .net "temp", 3 0, L_0x7fc746f6b710;  1 drivers
L_0x7fc746f6a8d0 .part L_0x7fc746f6be30, 0, 1;
L_0x7fc746f6a970 .part L_0x7fc746f6bf10, 0, 1;
L_0x7fc746f6ab20 .part L_0x7fc746f6be30, 1, 1;
L_0x7fc746f6ac00 .part L_0x7fc746f6bf10, 0, 1;
L_0x7fc746f6adf0 .part L_0x7fc746f6be30, 0, 1;
L_0x7fc746f6aec0 .part L_0x7fc746f6bf10, 1, 1;
L_0x7fc746f6b070 .part L_0x7fc746f6be30, 1, 1;
L_0x7fc746f6b190 .part L_0x7fc746f6bf10, 1, 1;
L_0x7fc746f6b580 .part L_0x7fc746f6b710, 0, 1;
L_0x7fc746f6b670 .part L_0x7fc746f6b710, 1, 1;
L_0x7fc746f6b710 .concat8 [ 1 1 1 1], L_0x7fc746f6ace0, L_0x7fc746f6af60, L_0x7fc746f6b2d0, L_0x7fc746f6b450;
L_0x7fc746f6ba60 .part L_0x7fc746f6b710, 2, 1;
L_0x7fc746f6bb80 .part L_0x7fc746f6b710, 3, 1;
L_0x7fc746f6bc90 .concat8 [ 1 1 1 1], L_0x7fc746f6aa10, L_0x7fc746f6b3a0, L_0x7fc746f6b900, L_0x7fc746f6b970;
S_0x7fc746b69c50 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b69910;
 .timescale -9 -12;
L_0x7fc746f6aa10 .functor AND 1, L_0x7fc746f6a8d0, L_0x7fc746f6a970, C4<1>, C4<1>;
L_0x7fc746f6ace0 .functor AND 1, L_0x7fc746f6ab20, L_0x7fc746f6ac00, C4<1>, C4<1>;
L_0x7fc746f6af60 .functor AND 1, L_0x7fc746f6adf0, L_0x7fc746f6aec0, C4<1>, C4<1>;
L_0x7fc746f6b2d0 .functor AND 1, L_0x7fc746f6b070, L_0x7fc746f6b190, C4<1>, C4<1>;
v0x7fc746b6a800_0 .net *"_ivl_0", 0 0, L_0x7fc746f6a8d0;  1 drivers
v0x7fc746b6a8c0_0 .net *"_ivl_1", 0 0, L_0x7fc746f6a970;  1 drivers
v0x7fc746b6a960_0 .net *"_ivl_10", 0 0, L_0x7fc746f6af60;  1 drivers
v0x7fc746b6aa10_0 .net *"_ivl_12", 0 0, L_0x7fc746f6b070;  1 drivers
v0x7fc746b6aac0_0 .net *"_ivl_13", 0 0, L_0x7fc746f6b190;  1 drivers
v0x7fc746b6abb0_0 .net *"_ivl_14", 0 0, L_0x7fc746f6b2d0;  1 drivers
v0x7fc746b6ac60_0 .net *"_ivl_2", 0 0, L_0x7fc746f6aa10;  1 drivers
v0x7fc746b6ad10_0 .net *"_ivl_4", 0 0, L_0x7fc746f6ab20;  1 drivers
v0x7fc746b6adc0_0 .net *"_ivl_5", 0 0, L_0x7fc746f6ac00;  1 drivers
v0x7fc746b6aed0_0 .net *"_ivl_6", 0 0, L_0x7fc746f6ace0;  1 drivers
v0x7fc746b6af80_0 .net *"_ivl_8", 0 0, L_0x7fc746f6adf0;  1 drivers
v0x7fc746b6b030_0 .net *"_ivl_9", 0 0, L_0x7fc746f6aec0;  1 drivers
S_0x7fc746b69e10 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b69c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f6b3a0 .functor XOR 1, L_0x7fc746f6b580, L_0x7fc746f6b670, C4<0>, C4<0>;
L_0x7fc746f6b450 .functor AND 1, L_0x7fc746f6b580, L_0x7fc746f6b670, C4<1>, C4<1>;
v0x7fc746b6a060_0 .net "a", 0 0, L_0x7fc746f6b580;  1 drivers
v0x7fc746b6a110_0 .net "b", 0 0, L_0x7fc746f6b670;  1 drivers
v0x7fc746b6a1b0_0 .net "c", 0 0, L_0x7fc746f6b450;  1 drivers
v0x7fc746b6a240_0 .net "s", 0 0, L_0x7fc746f6b3a0;  1 drivers
S_0x7fc746b6a2e0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b69c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f6b900 .functor XOR 1, L_0x7fc746f6ba60, L_0x7fc746f6bb80, C4<0>, C4<0>;
L_0x7fc746f6b970 .functor AND 1, L_0x7fc746f6ba60, L_0x7fc746f6bb80, C4<1>, C4<1>;
v0x7fc746b6a510_0 .net "a", 0 0, L_0x7fc746f6ba60;  1 drivers
v0x7fc746b6a5b0_0 .net "b", 0 0, L_0x7fc746f6bb80;  1 drivers
v0x7fc746b6a650_0 .net "c", 0 0, L_0x7fc746f6b970;  1 drivers
v0x7fc746b6a700_0 .net "s", 0 0, L_0x7fc746f6b900;  1 drivers
S_0x7fc746b6b3d0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746b67cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b6b590 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b6cbb0_0 .net "a", 1 0, L_0x7fc746f6d4f0;  1 drivers
v0x7fc746b6cc70_0 .net "b", 1 0, L_0x7fc746f6d5c0;  1 drivers
v0x7fc746b6cd10_0 .net "c", 3 0, L_0x7fc746f6d350;  alias, 1 drivers
v0x7fc746b6cda0_0 .net "temp", 3 0, L_0x7fc746f6cdd0;  1 drivers
L_0x7fc746f6bff0 .part L_0x7fc746f6d4f0, 0, 1;
L_0x7fc746f6c090 .part L_0x7fc746f6d5c0, 0, 1;
L_0x7fc746f6c220 .part L_0x7fc746f6d4f0, 1, 1;
L_0x7fc746f6c300 .part L_0x7fc746f6d5c0, 0, 1;
L_0x7fc746f6c4d0 .part L_0x7fc746f6d4f0, 0, 1;
L_0x7fc746f6c5a0 .part L_0x7fc746f6d5c0, 1, 1;
L_0x7fc746f6c730 .part L_0x7fc746f6d4f0, 1, 1;
L_0x7fc746f6c850 .part L_0x7fc746f6d5c0, 1, 1;
L_0x7fc746f6cc40 .part L_0x7fc746f6cdd0, 0, 1;
L_0x7fc746f6cd30 .part L_0x7fc746f6cdd0, 1, 1;
L_0x7fc746f6cdd0 .concat8 [ 1 1 1 1], L_0x7fc746f6c3e0, L_0x7fc746f6c640, L_0x7fc746f6c990, L_0x7fc746f6cb10;
L_0x7fc746f6d120 .part L_0x7fc746f6cdd0, 2, 1;
L_0x7fc746f6d240 .part L_0x7fc746f6cdd0, 3, 1;
L_0x7fc746f6d350 .concat8 [ 1 1 1 1], L_0x7fc746f6c130, L_0x7fc746f6ca60, L_0x7fc746f6cfc0, L_0x7fc746f6d030;
S_0x7fc746b6b720 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b6b3d0;
 .timescale -9 -12;
L_0x7fc746f6c130 .functor AND 1, L_0x7fc746f6bff0, L_0x7fc746f6c090, C4<1>, C4<1>;
L_0x7fc746f6c3e0 .functor AND 1, L_0x7fc746f6c220, L_0x7fc746f6c300, C4<1>, C4<1>;
L_0x7fc746f6c640 .functor AND 1, L_0x7fc746f6c4d0, L_0x7fc746f6c5a0, C4<1>, C4<1>;
L_0x7fc746f6c990 .functor AND 1, L_0x7fc746f6c730, L_0x7fc746f6c850, C4<1>, C4<1>;
v0x7fc746b6c2d0_0 .net *"_ivl_0", 0 0, L_0x7fc746f6bff0;  1 drivers
v0x7fc746b6c390_0 .net *"_ivl_1", 0 0, L_0x7fc746f6c090;  1 drivers
v0x7fc746b6c430_0 .net *"_ivl_10", 0 0, L_0x7fc746f6c640;  1 drivers
v0x7fc746b6c4e0_0 .net *"_ivl_12", 0 0, L_0x7fc746f6c730;  1 drivers
v0x7fc746b6c590_0 .net *"_ivl_13", 0 0, L_0x7fc746f6c850;  1 drivers
v0x7fc746b6c680_0 .net *"_ivl_14", 0 0, L_0x7fc746f6c990;  1 drivers
v0x7fc746b6c730_0 .net *"_ivl_2", 0 0, L_0x7fc746f6c130;  1 drivers
v0x7fc746b6c7e0_0 .net *"_ivl_4", 0 0, L_0x7fc746f6c220;  1 drivers
v0x7fc746b6c890_0 .net *"_ivl_5", 0 0, L_0x7fc746f6c300;  1 drivers
v0x7fc746b6c9a0_0 .net *"_ivl_6", 0 0, L_0x7fc746f6c3e0;  1 drivers
v0x7fc746b6ca50_0 .net *"_ivl_8", 0 0, L_0x7fc746f6c4d0;  1 drivers
v0x7fc746b6cb00_0 .net *"_ivl_9", 0 0, L_0x7fc746f6c5a0;  1 drivers
S_0x7fc746b6b8e0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b6b720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f6ca60 .functor XOR 1, L_0x7fc746f6cc40, L_0x7fc746f6cd30, C4<0>, C4<0>;
L_0x7fc746f6cb10 .functor AND 1, L_0x7fc746f6cc40, L_0x7fc746f6cd30, C4<1>, C4<1>;
v0x7fc746b6bb30_0 .net "a", 0 0, L_0x7fc746f6cc40;  1 drivers
v0x7fc746b6bbe0_0 .net "b", 0 0, L_0x7fc746f6cd30;  1 drivers
v0x7fc746b6bc80_0 .net "c", 0 0, L_0x7fc746f6cb10;  1 drivers
v0x7fc746b6bd10_0 .net "s", 0 0, L_0x7fc746f6ca60;  1 drivers
S_0x7fc746b6bdb0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b6b720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f6cfc0 .functor XOR 1, L_0x7fc746f6d120, L_0x7fc746f6d240, C4<0>, C4<0>;
L_0x7fc746f6d030 .functor AND 1, L_0x7fc746f6d120, L_0x7fc746f6d240, C4<1>, C4<1>;
v0x7fc746b6bfe0_0 .net "a", 0 0, L_0x7fc746f6d120;  1 drivers
v0x7fc746b6c080_0 .net "b", 0 0, L_0x7fc746f6d240;  1 drivers
v0x7fc746b6c120_0 .net "c", 0 0, L_0x7fc746f6d030;  1 drivers
v0x7fc746b6c1d0_0 .net "s", 0 0, L_0x7fc746f6cfc0;  1 drivers
S_0x7fc746b6cea0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746b67cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b6d060 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b6e670_0 .net "a", 1 0, L_0x7fc746f6eb60;  1 drivers
v0x7fc746b6e730_0 .net "b", 1 0, L_0x7fc746f6ec80;  1 drivers
v0x7fc746b6e7d0_0 .net "c", 3 0, L_0x7fc746f6e9c0;  alias, 1 drivers
v0x7fc746b6e860_0 .net "temp", 3 0, L_0x7fc746f6e440;  1 drivers
L_0x7fc746f6d660 .part L_0x7fc746f6eb60, 0, 1;
L_0x7fc746f6d700 .part L_0x7fc746f6ec80, 0, 1;
L_0x7fc746f6d890 .part L_0x7fc746f6eb60, 1, 1;
L_0x7fc746f6d970 .part L_0x7fc746f6ec80, 0, 1;
L_0x7fc746f6db40 .part L_0x7fc746f6eb60, 0, 1;
L_0x7fc746f6dc10 .part L_0x7fc746f6ec80, 1, 1;
L_0x7fc746f6dda0 .part L_0x7fc746f6eb60, 1, 1;
L_0x7fc746f6dec0 .part L_0x7fc746f6ec80, 1, 1;
L_0x7fc746f6e2b0 .part L_0x7fc746f6e440, 0, 1;
L_0x7fc746f6e3a0 .part L_0x7fc746f6e440, 1, 1;
L_0x7fc746f6e440 .concat8 [ 1 1 1 1], L_0x7fc746f6da50, L_0x7fc746f6dcb0, L_0x7fc746f6e000, L_0x7fc746f6e180;
L_0x7fc746f6e790 .part L_0x7fc746f6e440, 2, 1;
L_0x7fc746f6e8b0 .part L_0x7fc746f6e440, 3, 1;
L_0x7fc746f6e9c0 .concat8 [ 1 1 1 1], L_0x7fc746f6d7a0, L_0x7fc746f6e0d0, L_0x7fc746f6e630, L_0x7fc746f6e6a0;
S_0x7fc746b6d1d0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b6cea0;
 .timescale -9 -12;
L_0x7fc746f6d7a0 .functor AND 1, L_0x7fc746f6d660, L_0x7fc746f6d700, C4<1>, C4<1>;
L_0x7fc746f6da50 .functor AND 1, L_0x7fc746f6d890, L_0x7fc746f6d970, C4<1>, C4<1>;
L_0x7fc746f6dcb0 .functor AND 1, L_0x7fc746f6db40, L_0x7fc746f6dc10, C4<1>, C4<1>;
L_0x7fc746f6e000 .functor AND 1, L_0x7fc746f6dda0, L_0x7fc746f6dec0, C4<1>, C4<1>;
v0x7fc746b6dd90_0 .net *"_ivl_0", 0 0, L_0x7fc746f6d660;  1 drivers
v0x7fc746b6de50_0 .net *"_ivl_1", 0 0, L_0x7fc746f6d700;  1 drivers
v0x7fc746b6def0_0 .net *"_ivl_10", 0 0, L_0x7fc746f6dcb0;  1 drivers
v0x7fc746b6dfa0_0 .net *"_ivl_12", 0 0, L_0x7fc746f6dda0;  1 drivers
v0x7fc746b6e050_0 .net *"_ivl_13", 0 0, L_0x7fc746f6dec0;  1 drivers
v0x7fc746b6e140_0 .net *"_ivl_14", 0 0, L_0x7fc746f6e000;  1 drivers
v0x7fc746b6e1f0_0 .net *"_ivl_2", 0 0, L_0x7fc746f6d7a0;  1 drivers
v0x7fc746b6e2a0_0 .net *"_ivl_4", 0 0, L_0x7fc746f6d890;  1 drivers
v0x7fc746b6e350_0 .net *"_ivl_5", 0 0, L_0x7fc746f6d970;  1 drivers
v0x7fc746b6e460_0 .net *"_ivl_6", 0 0, L_0x7fc746f6da50;  1 drivers
v0x7fc746b6e510_0 .net *"_ivl_8", 0 0, L_0x7fc746f6db40;  1 drivers
v0x7fc746b6e5c0_0 .net *"_ivl_9", 0 0, L_0x7fc746f6dc10;  1 drivers
S_0x7fc746b6d3a0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b6d1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f6e0d0 .functor XOR 1, L_0x7fc746f6e2b0, L_0x7fc746f6e3a0, C4<0>, C4<0>;
L_0x7fc746f6e180 .functor AND 1, L_0x7fc746f6e2b0, L_0x7fc746f6e3a0, C4<1>, C4<1>;
v0x7fc746b6d5f0_0 .net "a", 0 0, L_0x7fc746f6e2b0;  1 drivers
v0x7fc746b6d6a0_0 .net "b", 0 0, L_0x7fc746f6e3a0;  1 drivers
v0x7fc746b6d740_0 .net "c", 0 0, L_0x7fc746f6e180;  1 drivers
v0x7fc746b6d7d0_0 .net "s", 0 0, L_0x7fc746f6e0d0;  1 drivers
S_0x7fc746b6d870 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b6d1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f6e630 .functor XOR 1, L_0x7fc746f6e790, L_0x7fc746f6e8b0, C4<0>, C4<0>;
L_0x7fc746f6e6a0 .functor AND 1, L_0x7fc746f6e790, L_0x7fc746f6e8b0, C4<1>, C4<1>;
v0x7fc746b6daa0_0 .net "a", 0 0, L_0x7fc746f6e790;  1 drivers
v0x7fc746b6db40_0 .net "b", 0 0, L_0x7fc746f6e8b0;  1 drivers
v0x7fc746b6dbe0_0 .net "c", 0 0, L_0x7fc746f6e6a0;  1 drivers
v0x7fc746b6dc90_0 .net "s", 0 0, L_0x7fc746f6e630;  1 drivers
S_0x7fc746b6f8c0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746b67830;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746b6fa90 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746b76d90_0 .net "a", 3 0, L_0x7fc746f760d0;  1 drivers
v0x7fc746b76e50_0 .net "b", 3 0, L_0x7fc746f761b0;  1 drivers
v0x7fc746b76ef0_0 .net "c", 7 0, L_0x7fc746f75f40;  alias, 1 drivers
v0x7fc746b76fa0_0 .net "concat1", 3 0, L_0x7fc746f75690;  1 drivers
v0x7fc746b77050_0 .net "concat2", 5 0, L_0x7fc746f75870;  1 drivers
v0x7fc746b77140_0 .net "concat3", 5 0, L_0x7fc746f75910;  1 drivers
v0x7fc746b771f0_0 .net "concat4", 5 0, L_0x7fc746f75b90;  1 drivers
v0x7fc746b772a0_0 .net "mul_00", 3 0, L_0x7fc746f70df0;  1 drivers
v0x7fc746b77340_0 .net "mul_01", 3 0, L_0x7fc746f73b50;  1 drivers
v0x7fc746b77470_0 .net "mul_10", 3 0, L_0x7fc746f72490;  1 drivers
v0x7fc746b77500_0 .net "mul_11", 3 0, L_0x7fc746f751c0;  1 drivers
v0x7fc746b77590_0 .net "sum_temp1", 3 0, L_0x7fc746f75730;  1 drivers
v0x7fc746b77630_0 .net "sum_temp2", 5 0, L_0x7fc746f759f0;  1 drivers
v0x7fc746b776e0_0 .net "sum_temp3", 5 0, L_0x7fc746f75c70;  1 drivers
L_0x7fc746f70f90 .part L_0x7fc746f760d0, 0, 2;
L_0x7fc746f71030 .part L_0x7fc746f761b0, 0, 2;
L_0x7fc746f72630 .part L_0x7fc746f760d0, 2, 2;
L_0x7fc746f72710 .part L_0x7fc746f761b0, 0, 2;
L_0x7fc746f73cf0 .part L_0x7fc746f760d0, 0, 2;
L_0x7fc746f73dc0 .part L_0x7fc746f761b0, 2, 2;
L_0x7fc746f75360 .part L_0x7fc746f760d0, 2, 2;
L_0x7fc746f75480 .part L_0x7fc746f761b0, 2, 2;
L_0x7fc746f755a0 .part L_0x7fc746f70df0, 2, 2;
L_0x7fc746f75730 .arith/sum 4, L_0x7fc746f72490, L_0x7fc746f75690;
L_0x7fc746f759f0 .arith/sum 6, L_0x7fc746f75870, L_0x7fc746f75910;
L_0x7fc746f75c70 .arith/sum 6, L_0x7fc746f75b90, L_0x7fc746f759f0;
L_0x7fc746f75db0 .part L_0x7fc746f70df0, 0, 2;
L_0x7fc746f75f40 .concat8 [ 2 6 0 0], L_0x7fc746f75db0, L_0x7fc746f76020;
S_0x7fc746b6fc00 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746b6f8c0;
 .timescale -9 -12;
L_0x7fc746f76020 .functor BUFZ 6, L_0x7fc746f75c70, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746b76880_0 .net *"_ivl_10", 1 0, L_0x7fc746f755a0;  1 drivers
L_0x7fc746e05390 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b76940_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e05390;  1 drivers
L_0x7fc746e053d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b769e0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e053d8;  1 drivers
L_0x7fc746e05420 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b76a90_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e05420;  1 drivers
v0x7fc746b76b40_0 .net *"_ivl_25", 1 0, L_0x7fc746f75db0;  1 drivers
v0x7fc746b76c30_0 .net *"_ivl_27", 5 0, L_0x7fc746f76020;  1 drivers
L_0x7fc746e05348 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b76ce0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e05348;  1 drivers
L_0x7fc746f75690 .concat [ 2 2 0 0], L_0x7fc746f755a0, L_0x7fc746e05348;
L_0x7fc746f75870 .concat [ 4 2 0 0], L_0x7fc746f73b50, L_0x7fc746e05390;
L_0x7fc746f75910 .concat [ 2 4 0 0], L_0x7fc746e053d8, L_0x7fc746f751c0;
L_0x7fc746f75b90 .concat [ 4 2 0 0], L_0x7fc746f75730, L_0x7fc746e05420;
S_0x7fc746b6fdc0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746b6fc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b6ff90 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b71540_0 .net "a", 1 0, L_0x7fc746f70f90;  1 drivers
v0x7fc746b71600_0 .net "b", 1 0, L_0x7fc746f71030;  1 drivers
v0x7fc746b716a0_0 .net "c", 3 0, L_0x7fc746f70df0;  alias, 1 drivers
v0x7fc746b71730_0 .net "temp", 3 0, L_0x7fc746f70870;  1 drivers
L_0x7fc746f6fa10 .part L_0x7fc746f70f90, 0, 1;
L_0x7fc746f6fab0 .part L_0x7fc746f71030, 0, 1;
L_0x7fc746f6fc80 .part L_0x7fc746f70f90, 1, 1;
L_0x7fc746f6fd60 .part L_0x7fc746f71030, 0, 1;
L_0x7fc746f6ff50 .part L_0x7fc746f70f90, 0, 1;
L_0x7fc746f70020 .part L_0x7fc746f71030, 1, 1;
L_0x7fc746f701d0 .part L_0x7fc746f70f90, 1, 1;
L_0x7fc746f702f0 .part L_0x7fc746f71030, 1, 1;
L_0x7fc746f706e0 .part L_0x7fc746f70870, 0, 1;
L_0x7fc746f707d0 .part L_0x7fc746f70870, 1, 1;
L_0x7fc746f70870 .concat8 [ 1 1 1 1], L_0x7fc746f6fe40, L_0x7fc746f700c0, L_0x7fc746f70430, L_0x7fc746f705b0;
L_0x7fc746f70bc0 .part L_0x7fc746f70870, 2, 1;
L_0x7fc746f70ce0 .part L_0x7fc746f70870, 3, 1;
L_0x7fc746f70df0 .concat8 [ 1 1 1 1], L_0x7fc746f6fb50, L_0x7fc746f70500, L_0x7fc746f70a60, L_0x7fc746f70ad0;
S_0x7fc746b700a0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b6fdc0;
 .timescale -9 -12;
L_0x7fc746f6fb50 .functor AND 1, L_0x7fc746f6fa10, L_0x7fc746f6fab0, C4<1>, C4<1>;
L_0x7fc746f6fe40 .functor AND 1, L_0x7fc746f6fc80, L_0x7fc746f6fd60, C4<1>, C4<1>;
L_0x7fc746f700c0 .functor AND 1, L_0x7fc746f6ff50, L_0x7fc746f70020, C4<1>, C4<1>;
L_0x7fc746f70430 .functor AND 1, L_0x7fc746f701d0, L_0x7fc746f702f0, C4<1>, C4<1>;
v0x7fc746b70c60_0 .net *"_ivl_0", 0 0, L_0x7fc746f6fa10;  1 drivers
v0x7fc746b70d20_0 .net *"_ivl_1", 0 0, L_0x7fc746f6fab0;  1 drivers
v0x7fc746b70dc0_0 .net *"_ivl_10", 0 0, L_0x7fc746f700c0;  1 drivers
v0x7fc746b70e70_0 .net *"_ivl_12", 0 0, L_0x7fc746f701d0;  1 drivers
v0x7fc746b70f20_0 .net *"_ivl_13", 0 0, L_0x7fc746f702f0;  1 drivers
v0x7fc746b71010_0 .net *"_ivl_14", 0 0, L_0x7fc746f70430;  1 drivers
v0x7fc746b710c0_0 .net *"_ivl_2", 0 0, L_0x7fc746f6fb50;  1 drivers
v0x7fc746b71170_0 .net *"_ivl_4", 0 0, L_0x7fc746f6fc80;  1 drivers
v0x7fc746b71220_0 .net *"_ivl_5", 0 0, L_0x7fc746f6fd60;  1 drivers
v0x7fc746b71330_0 .net *"_ivl_6", 0 0, L_0x7fc746f6fe40;  1 drivers
v0x7fc746b713e0_0 .net *"_ivl_8", 0 0, L_0x7fc746f6ff50;  1 drivers
v0x7fc746b71490_0 .net *"_ivl_9", 0 0, L_0x7fc746f70020;  1 drivers
S_0x7fc746b70270 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b700a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f70500 .functor XOR 1, L_0x7fc746f706e0, L_0x7fc746f707d0, C4<0>, C4<0>;
L_0x7fc746f705b0 .functor AND 1, L_0x7fc746f706e0, L_0x7fc746f707d0, C4<1>, C4<1>;
v0x7fc746b704c0_0 .net "a", 0 0, L_0x7fc746f706e0;  1 drivers
v0x7fc746b70570_0 .net "b", 0 0, L_0x7fc746f707d0;  1 drivers
v0x7fc746b70610_0 .net "c", 0 0, L_0x7fc746f705b0;  1 drivers
v0x7fc746b706a0_0 .net "s", 0 0, L_0x7fc746f70500;  1 drivers
S_0x7fc746b70740 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b700a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f70a60 .functor XOR 1, L_0x7fc746f70bc0, L_0x7fc746f70ce0, C4<0>, C4<0>;
L_0x7fc746f70ad0 .functor AND 1, L_0x7fc746f70bc0, L_0x7fc746f70ce0, C4<1>, C4<1>;
v0x7fc746b70970_0 .net "a", 0 0, L_0x7fc746f70bc0;  1 drivers
v0x7fc746b70a10_0 .net "b", 0 0, L_0x7fc746f70ce0;  1 drivers
v0x7fc746b70ab0_0 .net "c", 0 0, L_0x7fc746f70ad0;  1 drivers
v0x7fc746b70b60_0 .net "s", 0 0, L_0x7fc746f70a60;  1 drivers
S_0x7fc746b71830 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746b6fc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b71a00 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b73000_0 .net "a", 1 0, L_0x7fc746f72630;  1 drivers
v0x7fc746b730c0_0 .net "b", 1 0, L_0x7fc746f72710;  1 drivers
v0x7fc746b73160_0 .net "c", 3 0, L_0x7fc746f72490;  alias, 1 drivers
v0x7fc746b731f0_0 .net "temp", 3 0, L_0x7fc746f71f10;  1 drivers
L_0x7fc746f710d0 .part L_0x7fc746f72630, 0, 1;
L_0x7fc746f71170 .part L_0x7fc746f72710, 0, 1;
L_0x7fc746f71320 .part L_0x7fc746f72630, 1, 1;
L_0x7fc746f71400 .part L_0x7fc746f72710, 0, 1;
L_0x7fc746f715f0 .part L_0x7fc746f72630, 0, 1;
L_0x7fc746f716c0 .part L_0x7fc746f72710, 1, 1;
L_0x7fc746f71870 .part L_0x7fc746f72630, 1, 1;
L_0x7fc746f71990 .part L_0x7fc746f72710, 1, 1;
L_0x7fc746f71d80 .part L_0x7fc746f71f10, 0, 1;
L_0x7fc746f71e70 .part L_0x7fc746f71f10, 1, 1;
L_0x7fc746f71f10 .concat8 [ 1 1 1 1], L_0x7fc746f714e0, L_0x7fc746f71760, L_0x7fc746f71ad0, L_0x7fc746f71c50;
L_0x7fc746f72260 .part L_0x7fc746f71f10, 2, 1;
L_0x7fc746f72380 .part L_0x7fc746f71f10, 3, 1;
L_0x7fc746f72490 .concat8 [ 1 1 1 1], L_0x7fc746f71210, L_0x7fc746f71ba0, L_0x7fc746f72100, L_0x7fc746f72170;
S_0x7fc746b71b70 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b71830;
 .timescale -9 -12;
L_0x7fc746f71210 .functor AND 1, L_0x7fc746f710d0, L_0x7fc746f71170, C4<1>, C4<1>;
L_0x7fc746f714e0 .functor AND 1, L_0x7fc746f71320, L_0x7fc746f71400, C4<1>, C4<1>;
L_0x7fc746f71760 .functor AND 1, L_0x7fc746f715f0, L_0x7fc746f716c0, C4<1>, C4<1>;
L_0x7fc746f71ad0 .functor AND 1, L_0x7fc746f71870, L_0x7fc746f71990, C4<1>, C4<1>;
v0x7fc746b72720_0 .net *"_ivl_0", 0 0, L_0x7fc746f710d0;  1 drivers
v0x7fc746b727e0_0 .net *"_ivl_1", 0 0, L_0x7fc746f71170;  1 drivers
v0x7fc746b72880_0 .net *"_ivl_10", 0 0, L_0x7fc746f71760;  1 drivers
v0x7fc746b72930_0 .net *"_ivl_12", 0 0, L_0x7fc746f71870;  1 drivers
v0x7fc746b729e0_0 .net *"_ivl_13", 0 0, L_0x7fc746f71990;  1 drivers
v0x7fc746b72ad0_0 .net *"_ivl_14", 0 0, L_0x7fc746f71ad0;  1 drivers
v0x7fc746b72b80_0 .net *"_ivl_2", 0 0, L_0x7fc746f71210;  1 drivers
v0x7fc746b72c30_0 .net *"_ivl_4", 0 0, L_0x7fc746f71320;  1 drivers
v0x7fc746b72ce0_0 .net *"_ivl_5", 0 0, L_0x7fc746f71400;  1 drivers
v0x7fc746b72df0_0 .net *"_ivl_6", 0 0, L_0x7fc746f714e0;  1 drivers
v0x7fc746b72ea0_0 .net *"_ivl_8", 0 0, L_0x7fc746f715f0;  1 drivers
v0x7fc746b72f50_0 .net *"_ivl_9", 0 0, L_0x7fc746f716c0;  1 drivers
S_0x7fc746b71d30 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b71b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f71ba0 .functor XOR 1, L_0x7fc746f71d80, L_0x7fc746f71e70, C4<0>, C4<0>;
L_0x7fc746f71c50 .functor AND 1, L_0x7fc746f71d80, L_0x7fc746f71e70, C4<1>, C4<1>;
v0x7fc746b71f80_0 .net "a", 0 0, L_0x7fc746f71d80;  1 drivers
v0x7fc746b72030_0 .net "b", 0 0, L_0x7fc746f71e70;  1 drivers
v0x7fc746b720d0_0 .net "c", 0 0, L_0x7fc746f71c50;  1 drivers
v0x7fc746b72160_0 .net "s", 0 0, L_0x7fc746f71ba0;  1 drivers
S_0x7fc746b72200 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b71b70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f72100 .functor XOR 1, L_0x7fc746f72260, L_0x7fc746f72380, C4<0>, C4<0>;
L_0x7fc746f72170 .functor AND 1, L_0x7fc746f72260, L_0x7fc746f72380, C4<1>, C4<1>;
v0x7fc746b72430_0 .net "a", 0 0, L_0x7fc746f72260;  1 drivers
v0x7fc746b724d0_0 .net "b", 0 0, L_0x7fc746f72380;  1 drivers
v0x7fc746b72570_0 .net "c", 0 0, L_0x7fc746f72170;  1 drivers
v0x7fc746b72620_0 .net "s", 0 0, L_0x7fc746f72100;  1 drivers
S_0x7fc746b732f0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746b6fc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b734b0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b74ad0_0 .net "a", 1 0, L_0x7fc746f73cf0;  1 drivers
v0x7fc746b74b90_0 .net "b", 1 0, L_0x7fc746f73dc0;  1 drivers
v0x7fc746b74c30_0 .net "c", 3 0, L_0x7fc746f73b50;  alias, 1 drivers
v0x7fc746b74cc0_0 .net "temp", 3 0, L_0x7fc746f735d0;  1 drivers
L_0x7fc746f727f0 .part L_0x7fc746f73cf0, 0, 1;
L_0x7fc746f72890 .part L_0x7fc746f73dc0, 0, 1;
L_0x7fc746f72a20 .part L_0x7fc746f73cf0, 1, 1;
L_0x7fc746f72b00 .part L_0x7fc746f73dc0, 0, 1;
L_0x7fc746f72cd0 .part L_0x7fc746f73cf0, 0, 1;
L_0x7fc746f72da0 .part L_0x7fc746f73dc0, 1, 1;
L_0x7fc746f72f30 .part L_0x7fc746f73cf0, 1, 1;
L_0x7fc746f73050 .part L_0x7fc746f73dc0, 1, 1;
L_0x7fc746f73440 .part L_0x7fc746f735d0, 0, 1;
L_0x7fc746f73530 .part L_0x7fc746f735d0, 1, 1;
L_0x7fc746f735d0 .concat8 [ 1 1 1 1], L_0x7fc746f72be0, L_0x7fc746f72e40, L_0x7fc746f73190, L_0x7fc746f73310;
L_0x7fc746f73920 .part L_0x7fc746f735d0, 2, 1;
L_0x7fc746f73a40 .part L_0x7fc746f735d0, 3, 1;
L_0x7fc746f73b50 .concat8 [ 1 1 1 1], L_0x7fc746f72930, L_0x7fc746f73260, L_0x7fc746f737c0, L_0x7fc746f73830;
S_0x7fc746b73640 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b732f0;
 .timescale -9 -12;
L_0x7fc746f72930 .functor AND 1, L_0x7fc746f727f0, L_0x7fc746f72890, C4<1>, C4<1>;
L_0x7fc746f72be0 .functor AND 1, L_0x7fc746f72a20, L_0x7fc746f72b00, C4<1>, C4<1>;
L_0x7fc746f72e40 .functor AND 1, L_0x7fc746f72cd0, L_0x7fc746f72da0, C4<1>, C4<1>;
L_0x7fc746f73190 .functor AND 1, L_0x7fc746f72f30, L_0x7fc746f73050, C4<1>, C4<1>;
v0x7fc746b741f0_0 .net *"_ivl_0", 0 0, L_0x7fc746f727f0;  1 drivers
v0x7fc746b742b0_0 .net *"_ivl_1", 0 0, L_0x7fc746f72890;  1 drivers
v0x7fc746b74350_0 .net *"_ivl_10", 0 0, L_0x7fc746f72e40;  1 drivers
v0x7fc746b74400_0 .net *"_ivl_12", 0 0, L_0x7fc746f72f30;  1 drivers
v0x7fc746b744b0_0 .net *"_ivl_13", 0 0, L_0x7fc746f73050;  1 drivers
v0x7fc746b745a0_0 .net *"_ivl_14", 0 0, L_0x7fc746f73190;  1 drivers
v0x7fc746b74650_0 .net *"_ivl_2", 0 0, L_0x7fc746f72930;  1 drivers
v0x7fc746b74700_0 .net *"_ivl_4", 0 0, L_0x7fc746f72a20;  1 drivers
v0x7fc746b747b0_0 .net *"_ivl_5", 0 0, L_0x7fc746f72b00;  1 drivers
v0x7fc746b748c0_0 .net *"_ivl_6", 0 0, L_0x7fc746f72be0;  1 drivers
v0x7fc746b74970_0 .net *"_ivl_8", 0 0, L_0x7fc746f72cd0;  1 drivers
v0x7fc746b74a20_0 .net *"_ivl_9", 0 0, L_0x7fc746f72da0;  1 drivers
S_0x7fc746b73800 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b73640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f73260 .functor XOR 1, L_0x7fc746f73440, L_0x7fc746f73530, C4<0>, C4<0>;
L_0x7fc746f73310 .functor AND 1, L_0x7fc746f73440, L_0x7fc746f73530, C4<1>, C4<1>;
v0x7fc746b73a50_0 .net "a", 0 0, L_0x7fc746f73440;  1 drivers
v0x7fc746b73b00_0 .net "b", 0 0, L_0x7fc746f73530;  1 drivers
v0x7fc746b73ba0_0 .net "c", 0 0, L_0x7fc746f73310;  1 drivers
v0x7fc746b73c30_0 .net "s", 0 0, L_0x7fc746f73260;  1 drivers
S_0x7fc746b73cd0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b73640;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f737c0 .functor XOR 1, L_0x7fc746f73920, L_0x7fc746f73a40, C4<0>, C4<0>;
L_0x7fc746f73830 .functor AND 1, L_0x7fc746f73920, L_0x7fc746f73a40, C4<1>, C4<1>;
v0x7fc746b73f00_0 .net "a", 0 0, L_0x7fc746f73920;  1 drivers
v0x7fc746b73fa0_0 .net "b", 0 0, L_0x7fc746f73a40;  1 drivers
v0x7fc746b74040_0 .net "c", 0 0, L_0x7fc746f73830;  1 drivers
v0x7fc746b740f0_0 .net "s", 0 0, L_0x7fc746f737c0;  1 drivers
S_0x7fc746b74dc0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746b6fc00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b74f80 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b76590_0 .net "a", 1 0, L_0x7fc746f75360;  1 drivers
v0x7fc746b76650_0 .net "b", 1 0, L_0x7fc746f75480;  1 drivers
v0x7fc746b766f0_0 .net "c", 3 0, L_0x7fc746f751c0;  alias, 1 drivers
v0x7fc746b76780_0 .net "temp", 3 0, L_0x7fc746f74c40;  1 drivers
L_0x7fc746f73e60 .part L_0x7fc746f75360, 0, 1;
L_0x7fc746f73f00 .part L_0x7fc746f75480, 0, 1;
L_0x7fc746f74090 .part L_0x7fc746f75360, 1, 1;
L_0x7fc746f74170 .part L_0x7fc746f75480, 0, 1;
L_0x7fc746f74340 .part L_0x7fc746f75360, 0, 1;
L_0x7fc746f74410 .part L_0x7fc746f75480, 1, 1;
L_0x7fc746f745a0 .part L_0x7fc746f75360, 1, 1;
L_0x7fc746f746c0 .part L_0x7fc746f75480, 1, 1;
L_0x7fc746f74ab0 .part L_0x7fc746f74c40, 0, 1;
L_0x7fc746f74ba0 .part L_0x7fc746f74c40, 1, 1;
L_0x7fc746f74c40 .concat8 [ 1 1 1 1], L_0x7fc746f74250, L_0x7fc746f744b0, L_0x7fc746f74800, L_0x7fc746f74980;
L_0x7fc746f74f90 .part L_0x7fc746f74c40, 2, 1;
L_0x7fc746f750b0 .part L_0x7fc746f74c40, 3, 1;
L_0x7fc746f751c0 .concat8 [ 1 1 1 1], L_0x7fc746f73fa0, L_0x7fc746f748d0, L_0x7fc746f74e30, L_0x7fc746f74ea0;
S_0x7fc746b750f0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b74dc0;
 .timescale -9 -12;
L_0x7fc746f73fa0 .functor AND 1, L_0x7fc746f73e60, L_0x7fc746f73f00, C4<1>, C4<1>;
L_0x7fc746f74250 .functor AND 1, L_0x7fc746f74090, L_0x7fc746f74170, C4<1>, C4<1>;
L_0x7fc746f744b0 .functor AND 1, L_0x7fc746f74340, L_0x7fc746f74410, C4<1>, C4<1>;
L_0x7fc746f74800 .functor AND 1, L_0x7fc746f745a0, L_0x7fc746f746c0, C4<1>, C4<1>;
v0x7fc746b75cb0_0 .net *"_ivl_0", 0 0, L_0x7fc746f73e60;  1 drivers
v0x7fc746b75d70_0 .net *"_ivl_1", 0 0, L_0x7fc746f73f00;  1 drivers
v0x7fc746b75e10_0 .net *"_ivl_10", 0 0, L_0x7fc746f744b0;  1 drivers
v0x7fc746b75ec0_0 .net *"_ivl_12", 0 0, L_0x7fc746f745a0;  1 drivers
v0x7fc746b75f70_0 .net *"_ivl_13", 0 0, L_0x7fc746f746c0;  1 drivers
v0x7fc746b76060_0 .net *"_ivl_14", 0 0, L_0x7fc746f74800;  1 drivers
v0x7fc746b76110_0 .net *"_ivl_2", 0 0, L_0x7fc746f73fa0;  1 drivers
v0x7fc746b761c0_0 .net *"_ivl_4", 0 0, L_0x7fc746f74090;  1 drivers
v0x7fc746b76270_0 .net *"_ivl_5", 0 0, L_0x7fc746f74170;  1 drivers
v0x7fc746b76380_0 .net *"_ivl_6", 0 0, L_0x7fc746f74250;  1 drivers
v0x7fc746b76430_0 .net *"_ivl_8", 0 0, L_0x7fc746f74340;  1 drivers
v0x7fc746b764e0_0 .net *"_ivl_9", 0 0, L_0x7fc746f74410;  1 drivers
S_0x7fc746b752c0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b750f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f748d0 .functor XOR 1, L_0x7fc746f74ab0, L_0x7fc746f74ba0, C4<0>, C4<0>;
L_0x7fc746f74980 .functor AND 1, L_0x7fc746f74ab0, L_0x7fc746f74ba0, C4<1>, C4<1>;
v0x7fc746b75510_0 .net "a", 0 0, L_0x7fc746f74ab0;  1 drivers
v0x7fc746b755c0_0 .net "b", 0 0, L_0x7fc746f74ba0;  1 drivers
v0x7fc746b75660_0 .net "c", 0 0, L_0x7fc746f74980;  1 drivers
v0x7fc746b756f0_0 .net "s", 0 0, L_0x7fc746f748d0;  1 drivers
S_0x7fc746b75790 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b750f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f74e30 .functor XOR 1, L_0x7fc746f74f90, L_0x7fc746f750b0, C4<0>, C4<0>;
L_0x7fc746f74ea0 .functor AND 1, L_0x7fc746f74f90, L_0x7fc746f750b0, C4<1>, C4<1>;
v0x7fc746b759c0_0 .net "a", 0 0, L_0x7fc746f74f90;  1 drivers
v0x7fc746b75a60_0 .net "b", 0 0, L_0x7fc746f750b0;  1 drivers
v0x7fc746b75b00_0 .net "c", 0 0, L_0x7fc746f74ea0;  1 drivers
v0x7fc746b75bb0_0 .net "s", 0 0, L_0x7fc746f74e30;  1 drivers
S_0x7fc746b777e0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746b67830;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746b779a0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746b7ecc0_0 .net "a", 3 0, L_0x7fc746f7c8d0;  1 drivers
v0x7fc746b7ed80_0 .net "b", 3 0, L_0x7fc746f7c970;  1 drivers
v0x7fc746b7ee20_0 .net "c", 7 0, L_0x7fc746f7c740;  alias, 1 drivers
v0x7fc746b7eed0_0 .net "concat1", 3 0, L_0x7fc746f7be90;  1 drivers
v0x7fc746b7ef80_0 .net "concat2", 5 0, L_0x7fc746f7c070;  1 drivers
v0x7fc746b7f070_0 .net "concat3", 5 0, L_0x7fc746f7c110;  1 drivers
v0x7fc746b7f120_0 .net "concat4", 5 0, L_0x7fc746f7c390;  1 drivers
v0x7fc746b7f1d0_0 .net "mul_00", 3 0, L_0x7fc746f77610;  1 drivers
v0x7fc746b7f270_0 .net "mul_01", 3 0, L_0x7fc746f7a350;  1 drivers
v0x7fc746b7f3a0_0 .net "mul_10", 3 0, L_0x7fc746f78c90;  1 drivers
v0x7fc746b7f430_0 .net "mul_11", 3 0, L_0x7fc746f7b9c0;  1 drivers
v0x7fc746b7f4c0_0 .net "sum_temp1", 3 0, L_0x7fc746f7bf30;  1 drivers
v0x7fc746b7f560_0 .net "sum_temp2", 5 0, L_0x7fc746f7c1f0;  1 drivers
v0x7fc746b7f610_0 .net "sum_temp3", 5 0, L_0x7fc746f7c470;  1 drivers
L_0x7fc746f77770 .part L_0x7fc746f7c8d0, 0, 2;
L_0x7fc746f77810 .part L_0x7fc746f7c970, 0, 2;
L_0x7fc746f78e30 .part L_0x7fc746f7c8d0, 2, 2;
L_0x7fc746f78f10 .part L_0x7fc746f7c970, 0, 2;
L_0x7fc746f7a4f0 .part L_0x7fc746f7c8d0, 0, 2;
L_0x7fc746f7a5c0 .part L_0x7fc746f7c970, 2, 2;
L_0x7fc746f7bb60 .part L_0x7fc746f7c8d0, 2, 2;
L_0x7fc746f7bc80 .part L_0x7fc746f7c970, 2, 2;
L_0x7fc746f7bda0 .part L_0x7fc746f77610, 2, 2;
L_0x7fc746f7bf30 .arith/sum 4, L_0x7fc746f78c90, L_0x7fc746f7be90;
L_0x7fc746f7c1f0 .arith/sum 6, L_0x7fc746f7c070, L_0x7fc746f7c110;
L_0x7fc746f7c470 .arith/sum 6, L_0x7fc746f7c390, L_0x7fc746f7c1f0;
L_0x7fc746f7c5b0 .part L_0x7fc746f77610, 0, 2;
L_0x7fc746f7c740 .concat8 [ 2 6 0 0], L_0x7fc746f7c5b0, L_0x7fc746f7c820;
S_0x7fc746b77b30 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746b777e0;
 .timescale -9 -12;
L_0x7fc746f7c820 .functor BUFZ 6, L_0x7fc746f7c470, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746b7e7b0_0 .net *"_ivl_10", 1 0, L_0x7fc746f7bda0;  1 drivers
L_0x7fc746e054b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b7e870_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e054b0;  1 drivers
L_0x7fc746e054f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b7e910_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e054f8;  1 drivers
L_0x7fc746e05540 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b7e9c0_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e05540;  1 drivers
v0x7fc746b7ea70_0 .net *"_ivl_25", 1 0, L_0x7fc746f7c5b0;  1 drivers
v0x7fc746b7eb60_0 .net *"_ivl_27", 5 0, L_0x7fc746f7c820;  1 drivers
L_0x7fc746e05468 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b7ec10_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e05468;  1 drivers
L_0x7fc746f7be90 .concat [ 2 2 0 0], L_0x7fc746f7bda0, L_0x7fc746e05468;
L_0x7fc746f7c070 .concat [ 4 2 0 0], L_0x7fc746f7a350, L_0x7fc746e054b0;
L_0x7fc746f7c110 .concat [ 2 4 0 0], L_0x7fc746e054f8, L_0x7fc746f7b9c0;
L_0x7fc746f7c390 .concat [ 4 2 0 0], L_0x7fc746f7bf30, L_0x7fc746e05540;
S_0x7fc746b77cf0 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746b77b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b77ec0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b79470_0 .net "a", 1 0, L_0x7fc746f77770;  1 drivers
v0x7fc746b79530_0 .net "b", 1 0, L_0x7fc746f77810;  1 drivers
v0x7fc746b795d0_0 .net "c", 3 0, L_0x7fc746f77610;  alias, 1 drivers
v0x7fc746b79660_0 .net "temp", 3 0, L_0x7fc746f77090;  1 drivers
L_0x7fc746f76290 .part L_0x7fc746f77770, 0, 1;
L_0x7fc746f76330 .part L_0x7fc746f77810, 0, 1;
L_0x7fc746f764c0 .part L_0x7fc746f77770, 1, 1;
L_0x7fc746f765a0 .part L_0x7fc746f77810, 0, 1;
L_0x7fc746f76770 .part L_0x7fc746f77770, 0, 1;
L_0x7fc746f76840 .part L_0x7fc746f77810, 1, 1;
L_0x7fc746f769f0 .part L_0x7fc746f77770, 1, 1;
L_0x7fc746f76b10 .part L_0x7fc746f77810, 1, 1;
L_0x7fc746f76f00 .part L_0x7fc746f77090, 0, 1;
L_0x7fc746f76ff0 .part L_0x7fc746f77090, 1, 1;
L_0x7fc746f77090 .concat8 [ 1 1 1 1], L_0x7fc746f76680, L_0x7fc746f768e0, L_0x7fc746f76c50, L_0x7fc746f76dd0;
L_0x7fc746f773e0 .part L_0x7fc746f77090, 2, 1;
L_0x7fc746f77500 .part L_0x7fc746f77090, 3, 1;
L_0x7fc746f77610 .concat8 [ 1 1 1 1], L_0x7fc746f763d0, L_0x7fc746f76d20, L_0x7fc746f77280, L_0x7fc746f772f0;
S_0x7fc746b77fd0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b77cf0;
 .timescale -9 -12;
L_0x7fc746f763d0 .functor AND 1, L_0x7fc746f76290, L_0x7fc746f76330, C4<1>, C4<1>;
L_0x7fc746f76680 .functor AND 1, L_0x7fc746f764c0, L_0x7fc746f765a0, C4<1>, C4<1>;
L_0x7fc746f768e0 .functor AND 1, L_0x7fc746f76770, L_0x7fc746f76840, C4<1>, C4<1>;
L_0x7fc746f76c50 .functor AND 1, L_0x7fc746f769f0, L_0x7fc746f76b10, C4<1>, C4<1>;
v0x7fc746b78b90_0 .net *"_ivl_0", 0 0, L_0x7fc746f76290;  1 drivers
v0x7fc746b78c50_0 .net *"_ivl_1", 0 0, L_0x7fc746f76330;  1 drivers
v0x7fc746b78cf0_0 .net *"_ivl_10", 0 0, L_0x7fc746f768e0;  1 drivers
v0x7fc746b78da0_0 .net *"_ivl_12", 0 0, L_0x7fc746f769f0;  1 drivers
v0x7fc746b78e50_0 .net *"_ivl_13", 0 0, L_0x7fc746f76b10;  1 drivers
v0x7fc746b78f40_0 .net *"_ivl_14", 0 0, L_0x7fc746f76c50;  1 drivers
v0x7fc746b78ff0_0 .net *"_ivl_2", 0 0, L_0x7fc746f763d0;  1 drivers
v0x7fc746b790a0_0 .net *"_ivl_4", 0 0, L_0x7fc746f764c0;  1 drivers
v0x7fc746b79150_0 .net *"_ivl_5", 0 0, L_0x7fc746f765a0;  1 drivers
v0x7fc746b79260_0 .net *"_ivl_6", 0 0, L_0x7fc746f76680;  1 drivers
v0x7fc746b79310_0 .net *"_ivl_8", 0 0, L_0x7fc746f76770;  1 drivers
v0x7fc746b793c0_0 .net *"_ivl_9", 0 0, L_0x7fc746f76840;  1 drivers
S_0x7fc746b781a0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b77fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f76d20 .functor XOR 1, L_0x7fc746f76f00, L_0x7fc746f76ff0, C4<0>, C4<0>;
L_0x7fc746f76dd0 .functor AND 1, L_0x7fc746f76f00, L_0x7fc746f76ff0, C4<1>, C4<1>;
v0x7fc746b783f0_0 .net "a", 0 0, L_0x7fc746f76f00;  1 drivers
v0x7fc746b784a0_0 .net "b", 0 0, L_0x7fc746f76ff0;  1 drivers
v0x7fc746b78540_0 .net "c", 0 0, L_0x7fc746f76dd0;  1 drivers
v0x7fc746b785d0_0 .net "s", 0 0, L_0x7fc746f76d20;  1 drivers
S_0x7fc746b78670 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b77fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f77280 .functor XOR 1, L_0x7fc746f773e0, L_0x7fc746f77500, C4<0>, C4<0>;
L_0x7fc746f772f0 .functor AND 1, L_0x7fc746f773e0, L_0x7fc746f77500, C4<1>, C4<1>;
v0x7fc746b788a0_0 .net "a", 0 0, L_0x7fc746f773e0;  1 drivers
v0x7fc746b78940_0 .net "b", 0 0, L_0x7fc746f77500;  1 drivers
v0x7fc746b789e0_0 .net "c", 0 0, L_0x7fc746f772f0;  1 drivers
v0x7fc746b78a90_0 .net "s", 0 0, L_0x7fc746f77280;  1 drivers
S_0x7fc746b79760 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746b77b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b79930 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b7af30_0 .net "a", 1 0, L_0x7fc746f78e30;  1 drivers
v0x7fc746b7aff0_0 .net "b", 1 0, L_0x7fc746f78f10;  1 drivers
v0x7fc746b7b090_0 .net "c", 3 0, L_0x7fc746f78c90;  alias, 1 drivers
v0x7fc746b7b120_0 .net "temp", 3 0, L_0x7fc746f78710;  1 drivers
L_0x7fc746f778b0 .part L_0x7fc746f78e30, 0, 1;
L_0x7fc746f77950 .part L_0x7fc746f78f10, 0, 1;
L_0x7fc746f77b20 .part L_0x7fc746f78e30, 1, 1;
L_0x7fc746f77c00 .part L_0x7fc746f78f10, 0, 1;
L_0x7fc746f77df0 .part L_0x7fc746f78e30, 0, 1;
L_0x7fc746f77ec0 .part L_0x7fc746f78f10, 1, 1;
L_0x7fc746f78070 .part L_0x7fc746f78e30, 1, 1;
L_0x7fc746f78190 .part L_0x7fc746f78f10, 1, 1;
L_0x7fc746f78580 .part L_0x7fc746f78710, 0, 1;
L_0x7fc746f78670 .part L_0x7fc746f78710, 1, 1;
L_0x7fc746f78710 .concat8 [ 1 1 1 1], L_0x7fc746f77ce0, L_0x7fc746f77f60, L_0x7fc746f782d0, L_0x7fc746f78450;
L_0x7fc746f78a60 .part L_0x7fc746f78710, 2, 1;
L_0x7fc746f78b80 .part L_0x7fc746f78710, 3, 1;
L_0x7fc746f78c90 .concat8 [ 1 1 1 1], L_0x7fc746f779f0, L_0x7fc746f783a0, L_0x7fc746f78900, L_0x7fc746f78970;
S_0x7fc746b79aa0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b79760;
 .timescale -9 -12;
L_0x7fc746f779f0 .functor AND 1, L_0x7fc746f778b0, L_0x7fc746f77950, C4<1>, C4<1>;
L_0x7fc746f77ce0 .functor AND 1, L_0x7fc746f77b20, L_0x7fc746f77c00, C4<1>, C4<1>;
L_0x7fc746f77f60 .functor AND 1, L_0x7fc746f77df0, L_0x7fc746f77ec0, C4<1>, C4<1>;
L_0x7fc746f782d0 .functor AND 1, L_0x7fc746f78070, L_0x7fc746f78190, C4<1>, C4<1>;
v0x7fc746b7a650_0 .net *"_ivl_0", 0 0, L_0x7fc746f778b0;  1 drivers
v0x7fc746b7a710_0 .net *"_ivl_1", 0 0, L_0x7fc746f77950;  1 drivers
v0x7fc746b7a7b0_0 .net *"_ivl_10", 0 0, L_0x7fc746f77f60;  1 drivers
v0x7fc746b7a860_0 .net *"_ivl_12", 0 0, L_0x7fc746f78070;  1 drivers
v0x7fc746b7a910_0 .net *"_ivl_13", 0 0, L_0x7fc746f78190;  1 drivers
v0x7fc746b7aa00_0 .net *"_ivl_14", 0 0, L_0x7fc746f782d0;  1 drivers
v0x7fc746b7aab0_0 .net *"_ivl_2", 0 0, L_0x7fc746f779f0;  1 drivers
v0x7fc746b7ab60_0 .net *"_ivl_4", 0 0, L_0x7fc746f77b20;  1 drivers
v0x7fc746b7ac10_0 .net *"_ivl_5", 0 0, L_0x7fc746f77c00;  1 drivers
v0x7fc746b7ad20_0 .net *"_ivl_6", 0 0, L_0x7fc746f77ce0;  1 drivers
v0x7fc746b7add0_0 .net *"_ivl_8", 0 0, L_0x7fc746f77df0;  1 drivers
v0x7fc746b7ae80_0 .net *"_ivl_9", 0 0, L_0x7fc746f77ec0;  1 drivers
S_0x7fc746b79c60 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b79aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f783a0 .functor XOR 1, L_0x7fc746f78580, L_0x7fc746f78670, C4<0>, C4<0>;
L_0x7fc746f78450 .functor AND 1, L_0x7fc746f78580, L_0x7fc746f78670, C4<1>, C4<1>;
v0x7fc746b79eb0_0 .net "a", 0 0, L_0x7fc746f78580;  1 drivers
v0x7fc746b79f60_0 .net "b", 0 0, L_0x7fc746f78670;  1 drivers
v0x7fc746b7a000_0 .net "c", 0 0, L_0x7fc746f78450;  1 drivers
v0x7fc746b7a090_0 .net "s", 0 0, L_0x7fc746f783a0;  1 drivers
S_0x7fc746b7a130 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b79aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f78900 .functor XOR 1, L_0x7fc746f78a60, L_0x7fc746f78b80, C4<0>, C4<0>;
L_0x7fc746f78970 .functor AND 1, L_0x7fc746f78a60, L_0x7fc746f78b80, C4<1>, C4<1>;
v0x7fc746b7a360_0 .net "a", 0 0, L_0x7fc746f78a60;  1 drivers
v0x7fc746b7a400_0 .net "b", 0 0, L_0x7fc746f78b80;  1 drivers
v0x7fc746b7a4a0_0 .net "c", 0 0, L_0x7fc746f78970;  1 drivers
v0x7fc746b7a550_0 .net "s", 0 0, L_0x7fc746f78900;  1 drivers
S_0x7fc746b7b220 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746b77b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b7b3e0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b7ca00_0 .net "a", 1 0, L_0x7fc746f7a4f0;  1 drivers
v0x7fc746b7cac0_0 .net "b", 1 0, L_0x7fc746f7a5c0;  1 drivers
v0x7fc746b7cb60_0 .net "c", 3 0, L_0x7fc746f7a350;  alias, 1 drivers
v0x7fc746b7cbf0_0 .net "temp", 3 0, L_0x7fc746f79dd0;  1 drivers
L_0x7fc746f78ff0 .part L_0x7fc746f7a4f0, 0, 1;
L_0x7fc746f79090 .part L_0x7fc746f7a5c0, 0, 1;
L_0x7fc746f79220 .part L_0x7fc746f7a4f0, 1, 1;
L_0x7fc746f79300 .part L_0x7fc746f7a5c0, 0, 1;
L_0x7fc746f794d0 .part L_0x7fc746f7a4f0, 0, 1;
L_0x7fc746f795a0 .part L_0x7fc746f7a5c0, 1, 1;
L_0x7fc746f79730 .part L_0x7fc746f7a4f0, 1, 1;
L_0x7fc746f79850 .part L_0x7fc746f7a5c0, 1, 1;
L_0x7fc746f79c40 .part L_0x7fc746f79dd0, 0, 1;
L_0x7fc746f79d30 .part L_0x7fc746f79dd0, 1, 1;
L_0x7fc746f79dd0 .concat8 [ 1 1 1 1], L_0x7fc746f793e0, L_0x7fc746f79640, L_0x7fc746f79990, L_0x7fc746f79b10;
L_0x7fc746f7a120 .part L_0x7fc746f79dd0, 2, 1;
L_0x7fc746f7a240 .part L_0x7fc746f79dd0, 3, 1;
L_0x7fc746f7a350 .concat8 [ 1 1 1 1], L_0x7fc746f79130, L_0x7fc746f79a60, L_0x7fc746f79fc0, L_0x7fc746f7a030;
S_0x7fc746b7b570 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b7b220;
 .timescale -9 -12;
L_0x7fc746f79130 .functor AND 1, L_0x7fc746f78ff0, L_0x7fc746f79090, C4<1>, C4<1>;
L_0x7fc746f793e0 .functor AND 1, L_0x7fc746f79220, L_0x7fc746f79300, C4<1>, C4<1>;
L_0x7fc746f79640 .functor AND 1, L_0x7fc746f794d0, L_0x7fc746f795a0, C4<1>, C4<1>;
L_0x7fc746f79990 .functor AND 1, L_0x7fc746f79730, L_0x7fc746f79850, C4<1>, C4<1>;
v0x7fc746b7c120_0 .net *"_ivl_0", 0 0, L_0x7fc746f78ff0;  1 drivers
v0x7fc746b7c1e0_0 .net *"_ivl_1", 0 0, L_0x7fc746f79090;  1 drivers
v0x7fc746b7c280_0 .net *"_ivl_10", 0 0, L_0x7fc746f79640;  1 drivers
v0x7fc746b7c330_0 .net *"_ivl_12", 0 0, L_0x7fc746f79730;  1 drivers
v0x7fc746b7c3e0_0 .net *"_ivl_13", 0 0, L_0x7fc746f79850;  1 drivers
v0x7fc746b7c4d0_0 .net *"_ivl_14", 0 0, L_0x7fc746f79990;  1 drivers
v0x7fc746b7c580_0 .net *"_ivl_2", 0 0, L_0x7fc746f79130;  1 drivers
v0x7fc746b7c630_0 .net *"_ivl_4", 0 0, L_0x7fc746f79220;  1 drivers
v0x7fc746b7c6e0_0 .net *"_ivl_5", 0 0, L_0x7fc746f79300;  1 drivers
v0x7fc746b7c7f0_0 .net *"_ivl_6", 0 0, L_0x7fc746f793e0;  1 drivers
v0x7fc746b7c8a0_0 .net *"_ivl_8", 0 0, L_0x7fc746f794d0;  1 drivers
v0x7fc746b7c950_0 .net *"_ivl_9", 0 0, L_0x7fc746f795a0;  1 drivers
S_0x7fc746b7b730 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b7b570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f79a60 .functor XOR 1, L_0x7fc746f79c40, L_0x7fc746f79d30, C4<0>, C4<0>;
L_0x7fc746f79b10 .functor AND 1, L_0x7fc746f79c40, L_0x7fc746f79d30, C4<1>, C4<1>;
v0x7fc746b7b980_0 .net "a", 0 0, L_0x7fc746f79c40;  1 drivers
v0x7fc746b7ba30_0 .net "b", 0 0, L_0x7fc746f79d30;  1 drivers
v0x7fc746b7bad0_0 .net "c", 0 0, L_0x7fc746f79b10;  1 drivers
v0x7fc746b7bb60_0 .net "s", 0 0, L_0x7fc746f79a60;  1 drivers
S_0x7fc746b7bc00 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b7b570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f79fc0 .functor XOR 1, L_0x7fc746f7a120, L_0x7fc746f7a240, C4<0>, C4<0>;
L_0x7fc746f7a030 .functor AND 1, L_0x7fc746f7a120, L_0x7fc746f7a240, C4<1>, C4<1>;
v0x7fc746b7be30_0 .net "a", 0 0, L_0x7fc746f7a120;  1 drivers
v0x7fc746b7bed0_0 .net "b", 0 0, L_0x7fc746f7a240;  1 drivers
v0x7fc746b7bf70_0 .net "c", 0 0, L_0x7fc746f7a030;  1 drivers
v0x7fc746b7c020_0 .net "s", 0 0, L_0x7fc746f79fc0;  1 drivers
S_0x7fc746b7ccf0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746b77b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b7ceb0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b7e4c0_0 .net "a", 1 0, L_0x7fc746f7bb60;  1 drivers
v0x7fc746b7e580_0 .net "b", 1 0, L_0x7fc746f7bc80;  1 drivers
v0x7fc746b7e620_0 .net "c", 3 0, L_0x7fc746f7b9c0;  alias, 1 drivers
v0x7fc746b7e6b0_0 .net "temp", 3 0, L_0x7fc746f7b440;  1 drivers
L_0x7fc746f7a660 .part L_0x7fc746f7bb60, 0, 1;
L_0x7fc746f7a700 .part L_0x7fc746f7bc80, 0, 1;
L_0x7fc746f7a890 .part L_0x7fc746f7bb60, 1, 1;
L_0x7fc746f7a970 .part L_0x7fc746f7bc80, 0, 1;
L_0x7fc746f7ab40 .part L_0x7fc746f7bb60, 0, 1;
L_0x7fc746f7ac10 .part L_0x7fc746f7bc80, 1, 1;
L_0x7fc746f7ada0 .part L_0x7fc746f7bb60, 1, 1;
L_0x7fc746f7aec0 .part L_0x7fc746f7bc80, 1, 1;
L_0x7fc746f7b2b0 .part L_0x7fc746f7b440, 0, 1;
L_0x7fc746f7b3a0 .part L_0x7fc746f7b440, 1, 1;
L_0x7fc746f7b440 .concat8 [ 1 1 1 1], L_0x7fc746f7aa50, L_0x7fc746f7acb0, L_0x7fc746f7b000, L_0x7fc746f7b180;
L_0x7fc746f7b790 .part L_0x7fc746f7b440, 2, 1;
L_0x7fc746f7b8b0 .part L_0x7fc746f7b440, 3, 1;
L_0x7fc746f7b9c0 .concat8 [ 1 1 1 1], L_0x7fc746f7a7a0, L_0x7fc746f7b0d0, L_0x7fc746f7b630, L_0x7fc746f7b6a0;
S_0x7fc746b7d020 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b7ccf0;
 .timescale -9 -12;
L_0x7fc746f7a7a0 .functor AND 1, L_0x7fc746f7a660, L_0x7fc746f7a700, C4<1>, C4<1>;
L_0x7fc746f7aa50 .functor AND 1, L_0x7fc746f7a890, L_0x7fc746f7a970, C4<1>, C4<1>;
L_0x7fc746f7acb0 .functor AND 1, L_0x7fc746f7ab40, L_0x7fc746f7ac10, C4<1>, C4<1>;
L_0x7fc746f7b000 .functor AND 1, L_0x7fc746f7ada0, L_0x7fc746f7aec0, C4<1>, C4<1>;
v0x7fc746b7dbe0_0 .net *"_ivl_0", 0 0, L_0x7fc746f7a660;  1 drivers
v0x7fc746b7dca0_0 .net *"_ivl_1", 0 0, L_0x7fc746f7a700;  1 drivers
v0x7fc746b7dd40_0 .net *"_ivl_10", 0 0, L_0x7fc746f7acb0;  1 drivers
v0x7fc746b7ddf0_0 .net *"_ivl_12", 0 0, L_0x7fc746f7ada0;  1 drivers
v0x7fc746b7dea0_0 .net *"_ivl_13", 0 0, L_0x7fc746f7aec0;  1 drivers
v0x7fc746b7df90_0 .net *"_ivl_14", 0 0, L_0x7fc746f7b000;  1 drivers
v0x7fc746b7e040_0 .net *"_ivl_2", 0 0, L_0x7fc746f7a7a0;  1 drivers
v0x7fc746b7e0f0_0 .net *"_ivl_4", 0 0, L_0x7fc746f7a890;  1 drivers
v0x7fc746b7e1a0_0 .net *"_ivl_5", 0 0, L_0x7fc746f7a970;  1 drivers
v0x7fc746b7e2b0_0 .net *"_ivl_6", 0 0, L_0x7fc746f7aa50;  1 drivers
v0x7fc746b7e360_0 .net *"_ivl_8", 0 0, L_0x7fc746f7ab40;  1 drivers
v0x7fc746b7e410_0 .net *"_ivl_9", 0 0, L_0x7fc746f7ac10;  1 drivers
S_0x7fc746b7d1f0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b7d020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f7b0d0 .functor XOR 1, L_0x7fc746f7b2b0, L_0x7fc746f7b3a0, C4<0>, C4<0>;
L_0x7fc746f7b180 .functor AND 1, L_0x7fc746f7b2b0, L_0x7fc746f7b3a0, C4<1>, C4<1>;
v0x7fc746b7d440_0 .net "a", 0 0, L_0x7fc746f7b2b0;  1 drivers
v0x7fc746b7d4f0_0 .net "b", 0 0, L_0x7fc746f7b3a0;  1 drivers
v0x7fc746b7d590_0 .net "c", 0 0, L_0x7fc746f7b180;  1 drivers
v0x7fc746b7d620_0 .net "s", 0 0, L_0x7fc746f7b0d0;  1 drivers
S_0x7fc746b7d6c0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b7d020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f7b630 .functor XOR 1, L_0x7fc746f7b790, L_0x7fc746f7b8b0, C4<0>, C4<0>;
L_0x7fc746f7b6a0 .functor AND 1, L_0x7fc746f7b790, L_0x7fc746f7b8b0, C4<1>, C4<1>;
v0x7fc746b7d8f0_0 .net "a", 0 0, L_0x7fc746f7b790;  1 drivers
v0x7fc746b7d990_0 .net "b", 0 0, L_0x7fc746f7b8b0;  1 drivers
v0x7fc746b7da30_0 .net "c", 0 0, L_0x7fc746f7b6a0;  1 drivers
v0x7fc746b7dae0_0 .net "s", 0 0, L_0x7fc746f7b630;  1 drivers
S_0x7fc746b7f710 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746b67830;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746b7f8d0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746b86be0_0 .net "a", 3 0, L_0x7fc746f83090;  1 drivers
v0x7fc746b86ca0_0 .net "b", 3 0, L_0x7fc746f831b0;  1 drivers
v0x7fc746b86d40_0 .net "c", 7 0, L_0x7fc746f82f00;  alias, 1 drivers
v0x7fc746b86df0_0 .net "concat1", 3 0, L_0x7fc746f82650;  1 drivers
v0x7fc746b86ea0_0 .net "concat2", 5 0, L_0x7fc746f82830;  1 drivers
v0x7fc746b86f90_0 .net "concat3", 5 0, L_0x7fc746f828d0;  1 drivers
v0x7fc746b87040_0 .net "concat4", 5 0, L_0x7fc746f82b50;  1 drivers
v0x7fc746b870f0_0 .net "mul_00", 3 0, L_0x7fc746f7ddb0;  1 drivers
v0x7fc746b87190_0 .net "mul_01", 3 0, L_0x7fc746f80b10;  1 drivers
v0x7fc746b872c0_0 .net "mul_10", 3 0, L_0x7fc746f7f450;  1 drivers
v0x7fc746b87350_0 .net "mul_11", 3 0, L_0x7fc746f82180;  1 drivers
v0x7fc746b873e0_0 .net "sum_temp1", 3 0, L_0x7fc746f826f0;  1 drivers
v0x7fc746b87480_0 .net "sum_temp2", 5 0, L_0x7fc746f829b0;  1 drivers
v0x7fc746b87530_0 .net "sum_temp3", 5 0, L_0x7fc746f82c30;  1 drivers
L_0x7fc746f7df50 .part L_0x7fc746f83090, 0, 2;
L_0x7fc746f7dff0 .part L_0x7fc746f831b0, 0, 2;
L_0x7fc746f7f5f0 .part L_0x7fc746f83090, 2, 2;
L_0x7fc746f7f6d0 .part L_0x7fc746f831b0, 0, 2;
L_0x7fc746f80cb0 .part L_0x7fc746f83090, 0, 2;
L_0x7fc746f80d80 .part L_0x7fc746f831b0, 2, 2;
L_0x7fc746f82320 .part L_0x7fc746f83090, 2, 2;
L_0x7fc746f82440 .part L_0x7fc746f831b0, 2, 2;
L_0x7fc746f82560 .part L_0x7fc746f7ddb0, 2, 2;
L_0x7fc746f826f0 .arith/sum 4, L_0x7fc746f7f450, L_0x7fc746f82650;
L_0x7fc746f829b0 .arith/sum 6, L_0x7fc746f82830, L_0x7fc746f828d0;
L_0x7fc746f82c30 .arith/sum 6, L_0x7fc746f82b50, L_0x7fc746f829b0;
L_0x7fc746f82d70 .part L_0x7fc746f7ddb0, 0, 2;
L_0x7fc746f82f00 .concat8 [ 2 6 0 0], L_0x7fc746f82d70, L_0x7fc746f82fe0;
S_0x7fc746b7fa40 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746b7f710;
 .timescale -9 -12;
L_0x7fc746f82fe0 .functor BUFZ 6, L_0x7fc746f82c30, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746b866d0_0 .net *"_ivl_10", 1 0, L_0x7fc746f82560;  1 drivers
L_0x7fc746e055d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b86790_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e055d0;  1 drivers
L_0x7fc746e05618 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b86830_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e05618;  1 drivers
L_0x7fc746e05660 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b868e0_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e05660;  1 drivers
v0x7fc746b86990_0 .net *"_ivl_25", 1 0, L_0x7fc746f82d70;  1 drivers
v0x7fc746b86a80_0 .net *"_ivl_27", 5 0, L_0x7fc746f82fe0;  1 drivers
L_0x7fc746e05588 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b86b30_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e05588;  1 drivers
L_0x7fc746f82650 .concat [ 2 2 0 0], L_0x7fc746f82560, L_0x7fc746e05588;
L_0x7fc746f82830 .concat [ 4 2 0 0], L_0x7fc746f80b10, L_0x7fc746e055d0;
L_0x7fc746f828d0 .concat [ 2 4 0 0], L_0x7fc746e05618, L_0x7fc746f82180;
L_0x7fc746f82b50 .concat [ 4 2 0 0], L_0x7fc746f826f0, L_0x7fc746e05660;
S_0x7fc746b7fc10 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746b7fa40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b7fde0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b81390_0 .net "a", 1 0, L_0x7fc746f7df50;  1 drivers
v0x7fc746b81450_0 .net "b", 1 0, L_0x7fc746f7dff0;  1 drivers
v0x7fc746b814f0_0 .net "c", 3 0, L_0x7fc746f7ddb0;  alias, 1 drivers
v0x7fc746b81580_0 .net "temp", 3 0, L_0x7fc746f7d830;  1 drivers
L_0x7fc746f7ca10 .part L_0x7fc746f7df50, 0, 1;
L_0x7fc746f7cab0 .part L_0x7fc746f7dff0, 0, 1;
L_0x7fc746f7cc40 .part L_0x7fc746f7df50, 1, 1;
L_0x7fc746f7cd20 .part L_0x7fc746f7dff0, 0, 1;
L_0x7fc746f7cf10 .part L_0x7fc746f7df50, 0, 1;
L_0x7fc746f7cfe0 .part L_0x7fc746f7dff0, 1, 1;
L_0x7fc746f7d190 .part L_0x7fc746f7df50, 1, 1;
L_0x7fc746f7d2b0 .part L_0x7fc746f7dff0, 1, 1;
L_0x7fc746f7d6a0 .part L_0x7fc746f7d830, 0, 1;
L_0x7fc746f7d790 .part L_0x7fc746f7d830, 1, 1;
L_0x7fc746f7d830 .concat8 [ 1 1 1 1], L_0x7fc746f7ce00, L_0x7fc746f7d080, L_0x7fc746f7d3f0, L_0x7fc746f7d570;
L_0x7fc746f7db80 .part L_0x7fc746f7d830, 2, 1;
L_0x7fc746f7dca0 .part L_0x7fc746f7d830, 3, 1;
L_0x7fc746f7ddb0 .concat8 [ 1 1 1 1], L_0x7fc746f7cb50, L_0x7fc746f7d4c0, L_0x7fc746f7da20, L_0x7fc746f7da90;
S_0x7fc746b7fef0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b7fc10;
 .timescale -9 -12;
L_0x7fc746f7cb50 .functor AND 1, L_0x7fc746f7ca10, L_0x7fc746f7cab0, C4<1>, C4<1>;
L_0x7fc746f7ce00 .functor AND 1, L_0x7fc746f7cc40, L_0x7fc746f7cd20, C4<1>, C4<1>;
L_0x7fc746f7d080 .functor AND 1, L_0x7fc746f7cf10, L_0x7fc746f7cfe0, C4<1>, C4<1>;
L_0x7fc746f7d3f0 .functor AND 1, L_0x7fc746f7d190, L_0x7fc746f7d2b0, C4<1>, C4<1>;
v0x7fc746b80ab0_0 .net *"_ivl_0", 0 0, L_0x7fc746f7ca10;  1 drivers
v0x7fc746b80b70_0 .net *"_ivl_1", 0 0, L_0x7fc746f7cab0;  1 drivers
v0x7fc746b80c10_0 .net *"_ivl_10", 0 0, L_0x7fc746f7d080;  1 drivers
v0x7fc746b80cc0_0 .net *"_ivl_12", 0 0, L_0x7fc746f7d190;  1 drivers
v0x7fc746b80d70_0 .net *"_ivl_13", 0 0, L_0x7fc746f7d2b0;  1 drivers
v0x7fc746b80e60_0 .net *"_ivl_14", 0 0, L_0x7fc746f7d3f0;  1 drivers
v0x7fc746b80f10_0 .net *"_ivl_2", 0 0, L_0x7fc746f7cb50;  1 drivers
v0x7fc746b80fc0_0 .net *"_ivl_4", 0 0, L_0x7fc746f7cc40;  1 drivers
v0x7fc746b81070_0 .net *"_ivl_5", 0 0, L_0x7fc746f7cd20;  1 drivers
v0x7fc746b81180_0 .net *"_ivl_6", 0 0, L_0x7fc746f7ce00;  1 drivers
v0x7fc746b81230_0 .net *"_ivl_8", 0 0, L_0x7fc746f7cf10;  1 drivers
v0x7fc746b812e0_0 .net *"_ivl_9", 0 0, L_0x7fc746f7cfe0;  1 drivers
S_0x7fc746b800c0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b7fef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f7d4c0 .functor XOR 1, L_0x7fc746f7d6a0, L_0x7fc746f7d790, C4<0>, C4<0>;
L_0x7fc746f7d570 .functor AND 1, L_0x7fc746f7d6a0, L_0x7fc746f7d790, C4<1>, C4<1>;
v0x7fc746b80310_0 .net "a", 0 0, L_0x7fc746f7d6a0;  1 drivers
v0x7fc746b803c0_0 .net "b", 0 0, L_0x7fc746f7d790;  1 drivers
v0x7fc746b80460_0 .net "c", 0 0, L_0x7fc746f7d570;  1 drivers
v0x7fc746b804f0_0 .net "s", 0 0, L_0x7fc746f7d4c0;  1 drivers
S_0x7fc746b80590 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b7fef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f7da20 .functor XOR 1, L_0x7fc746f7db80, L_0x7fc746f7dca0, C4<0>, C4<0>;
L_0x7fc746f7da90 .functor AND 1, L_0x7fc746f7db80, L_0x7fc746f7dca0, C4<1>, C4<1>;
v0x7fc746b807c0_0 .net "a", 0 0, L_0x7fc746f7db80;  1 drivers
v0x7fc746b80860_0 .net "b", 0 0, L_0x7fc746f7dca0;  1 drivers
v0x7fc746b80900_0 .net "c", 0 0, L_0x7fc746f7da90;  1 drivers
v0x7fc746b809b0_0 .net "s", 0 0, L_0x7fc746f7da20;  1 drivers
S_0x7fc746b81680 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746b7fa40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b81850 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b82e50_0 .net "a", 1 0, L_0x7fc746f7f5f0;  1 drivers
v0x7fc746b82f10_0 .net "b", 1 0, L_0x7fc746f7f6d0;  1 drivers
v0x7fc746b82fb0_0 .net "c", 3 0, L_0x7fc746f7f450;  alias, 1 drivers
v0x7fc746b83040_0 .net "temp", 3 0, L_0x7fc746f7eed0;  1 drivers
L_0x7fc746f7e090 .part L_0x7fc746f7f5f0, 0, 1;
L_0x7fc746f7e130 .part L_0x7fc746f7f6d0, 0, 1;
L_0x7fc746f7e2e0 .part L_0x7fc746f7f5f0, 1, 1;
L_0x7fc746f7e3c0 .part L_0x7fc746f7f6d0, 0, 1;
L_0x7fc746f7e5b0 .part L_0x7fc746f7f5f0, 0, 1;
L_0x7fc746f7e680 .part L_0x7fc746f7f6d0, 1, 1;
L_0x7fc746f7e830 .part L_0x7fc746f7f5f0, 1, 1;
L_0x7fc746f7e950 .part L_0x7fc746f7f6d0, 1, 1;
L_0x7fc746f7ed40 .part L_0x7fc746f7eed0, 0, 1;
L_0x7fc746f7ee30 .part L_0x7fc746f7eed0, 1, 1;
L_0x7fc746f7eed0 .concat8 [ 1 1 1 1], L_0x7fc746f7e4a0, L_0x7fc746f7e720, L_0x7fc746f7ea90, L_0x7fc746f7ec10;
L_0x7fc746f7f220 .part L_0x7fc746f7eed0, 2, 1;
L_0x7fc746f7f340 .part L_0x7fc746f7eed0, 3, 1;
L_0x7fc746f7f450 .concat8 [ 1 1 1 1], L_0x7fc746f7e1d0, L_0x7fc746f7eb60, L_0x7fc746f7f0c0, L_0x7fc746f7f130;
S_0x7fc746b819c0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b81680;
 .timescale -9 -12;
L_0x7fc746f7e1d0 .functor AND 1, L_0x7fc746f7e090, L_0x7fc746f7e130, C4<1>, C4<1>;
L_0x7fc746f7e4a0 .functor AND 1, L_0x7fc746f7e2e0, L_0x7fc746f7e3c0, C4<1>, C4<1>;
L_0x7fc746f7e720 .functor AND 1, L_0x7fc746f7e5b0, L_0x7fc746f7e680, C4<1>, C4<1>;
L_0x7fc746f7ea90 .functor AND 1, L_0x7fc746f7e830, L_0x7fc746f7e950, C4<1>, C4<1>;
v0x7fc746b82570_0 .net *"_ivl_0", 0 0, L_0x7fc746f7e090;  1 drivers
v0x7fc746b82630_0 .net *"_ivl_1", 0 0, L_0x7fc746f7e130;  1 drivers
v0x7fc746b826d0_0 .net *"_ivl_10", 0 0, L_0x7fc746f7e720;  1 drivers
v0x7fc746b82780_0 .net *"_ivl_12", 0 0, L_0x7fc746f7e830;  1 drivers
v0x7fc746b82830_0 .net *"_ivl_13", 0 0, L_0x7fc746f7e950;  1 drivers
v0x7fc746b82920_0 .net *"_ivl_14", 0 0, L_0x7fc746f7ea90;  1 drivers
v0x7fc746b829d0_0 .net *"_ivl_2", 0 0, L_0x7fc746f7e1d0;  1 drivers
v0x7fc746b82a80_0 .net *"_ivl_4", 0 0, L_0x7fc746f7e2e0;  1 drivers
v0x7fc746b82b30_0 .net *"_ivl_5", 0 0, L_0x7fc746f7e3c0;  1 drivers
v0x7fc746b82c40_0 .net *"_ivl_6", 0 0, L_0x7fc746f7e4a0;  1 drivers
v0x7fc746b82cf0_0 .net *"_ivl_8", 0 0, L_0x7fc746f7e5b0;  1 drivers
v0x7fc746b82da0_0 .net *"_ivl_9", 0 0, L_0x7fc746f7e680;  1 drivers
S_0x7fc746b81b80 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b819c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f7eb60 .functor XOR 1, L_0x7fc746f7ed40, L_0x7fc746f7ee30, C4<0>, C4<0>;
L_0x7fc746f7ec10 .functor AND 1, L_0x7fc746f7ed40, L_0x7fc746f7ee30, C4<1>, C4<1>;
v0x7fc746b81dd0_0 .net "a", 0 0, L_0x7fc746f7ed40;  1 drivers
v0x7fc746b81e80_0 .net "b", 0 0, L_0x7fc746f7ee30;  1 drivers
v0x7fc746b81f20_0 .net "c", 0 0, L_0x7fc746f7ec10;  1 drivers
v0x7fc746b81fb0_0 .net "s", 0 0, L_0x7fc746f7eb60;  1 drivers
S_0x7fc746b82050 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b819c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f7f0c0 .functor XOR 1, L_0x7fc746f7f220, L_0x7fc746f7f340, C4<0>, C4<0>;
L_0x7fc746f7f130 .functor AND 1, L_0x7fc746f7f220, L_0x7fc746f7f340, C4<1>, C4<1>;
v0x7fc746b82280_0 .net "a", 0 0, L_0x7fc746f7f220;  1 drivers
v0x7fc746b82320_0 .net "b", 0 0, L_0x7fc746f7f340;  1 drivers
v0x7fc746b823c0_0 .net "c", 0 0, L_0x7fc746f7f130;  1 drivers
v0x7fc746b82470_0 .net "s", 0 0, L_0x7fc746f7f0c0;  1 drivers
S_0x7fc746b83140 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746b7fa40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b83300 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b84920_0 .net "a", 1 0, L_0x7fc746f80cb0;  1 drivers
v0x7fc746b849e0_0 .net "b", 1 0, L_0x7fc746f80d80;  1 drivers
v0x7fc746b84a80_0 .net "c", 3 0, L_0x7fc746f80b10;  alias, 1 drivers
v0x7fc746b84b10_0 .net "temp", 3 0, L_0x7fc746f80590;  1 drivers
L_0x7fc746f7f7b0 .part L_0x7fc746f80cb0, 0, 1;
L_0x7fc746f7f850 .part L_0x7fc746f80d80, 0, 1;
L_0x7fc746f7f9e0 .part L_0x7fc746f80cb0, 1, 1;
L_0x7fc746f7fac0 .part L_0x7fc746f80d80, 0, 1;
L_0x7fc746f7fc90 .part L_0x7fc746f80cb0, 0, 1;
L_0x7fc746f7fd60 .part L_0x7fc746f80d80, 1, 1;
L_0x7fc746f7fef0 .part L_0x7fc746f80cb0, 1, 1;
L_0x7fc746f80010 .part L_0x7fc746f80d80, 1, 1;
L_0x7fc746f80400 .part L_0x7fc746f80590, 0, 1;
L_0x7fc746f804f0 .part L_0x7fc746f80590, 1, 1;
L_0x7fc746f80590 .concat8 [ 1 1 1 1], L_0x7fc746f7fba0, L_0x7fc746f7fe00, L_0x7fc746f80150, L_0x7fc746f802d0;
L_0x7fc746f808e0 .part L_0x7fc746f80590, 2, 1;
L_0x7fc746f80a00 .part L_0x7fc746f80590, 3, 1;
L_0x7fc746f80b10 .concat8 [ 1 1 1 1], L_0x7fc746f7f8f0, L_0x7fc746f80220, L_0x7fc746f80780, L_0x7fc746f807f0;
S_0x7fc746b83490 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b83140;
 .timescale -9 -12;
L_0x7fc746f7f8f0 .functor AND 1, L_0x7fc746f7f7b0, L_0x7fc746f7f850, C4<1>, C4<1>;
L_0x7fc746f7fba0 .functor AND 1, L_0x7fc746f7f9e0, L_0x7fc746f7fac0, C4<1>, C4<1>;
L_0x7fc746f7fe00 .functor AND 1, L_0x7fc746f7fc90, L_0x7fc746f7fd60, C4<1>, C4<1>;
L_0x7fc746f80150 .functor AND 1, L_0x7fc746f7fef0, L_0x7fc746f80010, C4<1>, C4<1>;
v0x7fc746b84040_0 .net *"_ivl_0", 0 0, L_0x7fc746f7f7b0;  1 drivers
v0x7fc746b84100_0 .net *"_ivl_1", 0 0, L_0x7fc746f7f850;  1 drivers
v0x7fc746b841a0_0 .net *"_ivl_10", 0 0, L_0x7fc746f7fe00;  1 drivers
v0x7fc746b84250_0 .net *"_ivl_12", 0 0, L_0x7fc746f7fef0;  1 drivers
v0x7fc746b84300_0 .net *"_ivl_13", 0 0, L_0x7fc746f80010;  1 drivers
v0x7fc746b843f0_0 .net *"_ivl_14", 0 0, L_0x7fc746f80150;  1 drivers
v0x7fc746b844a0_0 .net *"_ivl_2", 0 0, L_0x7fc746f7f8f0;  1 drivers
v0x7fc746b84550_0 .net *"_ivl_4", 0 0, L_0x7fc746f7f9e0;  1 drivers
v0x7fc746b84600_0 .net *"_ivl_5", 0 0, L_0x7fc746f7fac0;  1 drivers
v0x7fc746b84710_0 .net *"_ivl_6", 0 0, L_0x7fc746f7fba0;  1 drivers
v0x7fc746b847c0_0 .net *"_ivl_8", 0 0, L_0x7fc746f7fc90;  1 drivers
v0x7fc746b84870_0 .net *"_ivl_9", 0 0, L_0x7fc746f7fd60;  1 drivers
S_0x7fc746b83650 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b83490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f80220 .functor XOR 1, L_0x7fc746f80400, L_0x7fc746f804f0, C4<0>, C4<0>;
L_0x7fc746f802d0 .functor AND 1, L_0x7fc746f80400, L_0x7fc746f804f0, C4<1>, C4<1>;
v0x7fc746b838a0_0 .net "a", 0 0, L_0x7fc746f80400;  1 drivers
v0x7fc746b83950_0 .net "b", 0 0, L_0x7fc746f804f0;  1 drivers
v0x7fc746b839f0_0 .net "c", 0 0, L_0x7fc746f802d0;  1 drivers
v0x7fc746b83a80_0 .net "s", 0 0, L_0x7fc746f80220;  1 drivers
S_0x7fc746b83b20 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b83490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f80780 .functor XOR 1, L_0x7fc746f808e0, L_0x7fc746f80a00, C4<0>, C4<0>;
L_0x7fc746f807f0 .functor AND 1, L_0x7fc746f808e0, L_0x7fc746f80a00, C4<1>, C4<1>;
v0x7fc746b83d50_0 .net "a", 0 0, L_0x7fc746f808e0;  1 drivers
v0x7fc746b83df0_0 .net "b", 0 0, L_0x7fc746f80a00;  1 drivers
v0x7fc746b83e90_0 .net "c", 0 0, L_0x7fc746f807f0;  1 drivers
v0x7fc746b83f40_0 .net "s", 0 0, L_0x7fc746f80780;  1 drivers
S_0x7fc746b84c10 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746b7fa40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b84dd0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b863e0_0 .net "a", 1 0, L_0x7fc746f82320;  1 drivers
v0x7fc746b864a0_0 .net "b", 1 0, L_0x7fc746f82440;  1 drivers
v0x7fc746b86540_0 .net "c", 3 0, L_0x7fc746f82180;  alias, 1 drivers
v0x7fc746b865d0_0 .net "temp", 3 0, L_0x7fc746f81c00;  1 drivers
L_0x7fc746f80e20 .part L_0x7fc746f82320, 0, 1;
L_0x7fc746f80ec0 .part L_0x7fc746f82440, 0, 1;
L_0x7fc746f81050 .part L_0x7fc746f82320, 1, 1;
L_0x7fc746f81130 .part L_0x7fc746f82440, 0, 1;
L_0x7fc746f81300 .part L_0x7fc746f82320, 0, 1;
L_0x7fc746f813d0 .part L_0x7fc746f82440, 1, 1;
L_0x7fc746f81560 .part L_0x7fc746f82320, 1, 1;
L_0x7fc746f81680 .part L_0x7fc746f82440, 1, 1;
L_0x7fc746f81a70 .part L_0x7fc746f81c00, 0, 1;
L_0x7fc746f81b60 .part L_0x7fc746f81c00, 1, 1;
L_0x7fc746f81c00 .concat8 [ 1 1 1 1], L_0x7fc746f81210, L_0x7fc746f81470, L_0x7fc746f817c0, L_0x7fc746f81940;
L_0x7fc746f81f50 .part L_0x7fc746f81c00, 2, 1;
L_0x7fc746f82070 .part L_0x7fc746f81c00, 3, 1;
L_0x7fc746f82180 .concat8 [ 1 1 1 1], L_0x7fc746f80f60, L_0x7fc746f81890, L_0x7fc746f81df0, L_0x7fc746f81e60;
S_0x7fc746b84f40 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b84c10;
 .timescale -9 -12;
L_0x7fc746f80f60 .functor AND 1, L_0x7fc746f80e20, L_0x7fc746f80ec0, C4<1>, C4<1>;
L_0x7fc746f81210 .functor AND 1, L_0x7fc746f81050, L_0x7fc746f81130, C4<1>, C4<1>;
L_0x7fc746f81470 .functor AND 1, L_0x7fc746f81300, L_0x7fc746f813d0, C4<1>, C4<1>;
L_0x7fc746f817c0 .functor AND 1, L_0x7fc746f81560, L_0x7fc746f81680, C4<1>, C4<1>;
v0x7fc746b85b00_0 .net *"_ivl_0", 0 0, L_0x7fc746f80e20;  1 drivers
v0x7fc746b85bc0_0 .net *"_ivl_1", 0 0, L_0x7fc746f80ec0;  1 drivers
v0x7fc746b85c60_0 .net *"_ivl_10", 0 0, L_0x7fc746f81470;  1 drivers
v0x7fc746b85d10_0 .net *"_ivl_12", 0 0, L_0x7fc746f81560;  1 drivers
v0x7fc746b85dc0_0 .net *"_ivl_13", 0 0, L_0x7fc746f81680;  1 drivers
v0x7fc746b85eb0_0 .net *"_ivl_14", 0 0, L_0x7fc746f817c0;  1 drivers
v0x7fc746b85f60_0 .net *"_ivl_2", 0 0, L_0x7fc746f80f60;  1 drivers
v0x7fc746b86010_0 .net *"_ivl_4", 0 0, L_0x7fc746f81050;  1 drivers
v0x7fc746b860c0_0 .net *"_ivl_5", 0 0, L_0x7fc746f81130;  1 drivers
v0x7fc746b861d0_0 .net *"_ivl_6", 0 0, L_0x7fc746f81210;  1 drivers
v0x7fc746b86280_0 .net *"_ivl_8", 0 0, L_0x7fc746f81300;  1 drivers
v0x7fc746b86330_0 .net *"_ivl_9", 0 0, L_0x7fc746f813d0;  1 drivers
S_0x7fc746b85110 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b84f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f81890 .functor XOR 1, L_0x7fc746f81a70, L_0x7fc746f81b60, C4<0>, C4<0>;
L_0x7fc746f81940 .functor AND 1, L_0x7fc746f81a70, L_0x7fc746f81b60, C4<1>, C4<1>;
v0x7fc746b85360_0 .net "a", 0 0, L_0x7fc746f81a70;  1 drivers
v0x7fc746b85410_0 .net "b", 0 0, L_0x7fc746f81b60;  1 drivers
v0x7fc746b854b0_0 .net "c", 0 0, L_0x7fc746f81940;  1 drivers
v0x7fc746b85540_0 .net "s", 0 0, L_0x7fc746f81890;  1 drivers
S_0x7fc746b855e0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b84f40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f81df0 .functor XOR 1, L_0x7fc746f81f50, L_0x7fc746f82070, C4<0>, C4<0>;
L_0x7fc746f81e60 .functor AND 1, L_0x7fc746f81f50, L_0x7fc746f82070, C4<1>, C4<1>;
v0x7fc746b85810_0 .net "a", 0 0, L_0x7fc746f81f50;  1 drivers
v0x7fc746b858b0_0 .net "b", 0 0, L_0x7fc746f82070;  1 drivers
v0x7fc746b85950_0 .net "c", 0 0, L_0x7fc746f81e60;  1 drivers
v0x7fc746b85a00_0 .net "s", 0 0, L_0x7fc746f81df0;  1 drivers
S_0x7fc746b88590 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746decfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x7fc746b88750 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000001000>;
v0x7fc74641feb0_0 .net "a", 7 0, L_0x7fc746f9eb10;  1 drivers
v0x7fc74641ff70_0 .net "b", 7 0, L_0x7fc746f9ec30;  1 drivers
v0x7fc746420010_0 .net "c", 15 0, L_0x7fc746f9e980;  alias, 1 drivers
v0x7fc7464200c0_0 .net "concat1", 7 0, L_0x7fc746f9e0d0;  1 drivers
v0x7fc746420170_0 .net "concat2", 11 0, L_0x7fc746f9e2b0;  1 drivers
v0x7fc746420260_0 .net "concat3", 11 0, L_0x7fc746f9e350;  1 drivers
v0x7fc746420310_0 .net "concat4", 11 0, L_0x7fc746f9e5d0;  1 drivers
v0x7fc7464203c0_0 .net "mul_00", 7 0, L_0x7fc746f8a450;  1 drivers
v0x7fc746420460_0 .net "mul_01", 7 0, L_0x7fc746f97450;  1 drivers
v0x7fc7464205a0_0 .net "mul_10", 7 0, L_0x7fc746f90c50;  1 drivers
v0x7fc746420630_0 .net "mul_11", 7 0, L_0x7fc746f9dc10;  1 drivers
v0x7fc7464206e0_0 .net "sum_temp1", 7 0, L_0x7fc746f9e170;  1 drivers
v0x7fc746420770_0 .net "sum_temp2", 11 0, L_0x7fc746f9e430;  1 drivers
v0x7fc746420820_0 .net "sum_temp3", 11 0, L_0x7fc746f9e6b0;  1 drivers
L_0x7fc746f8a5e0 .part L_0x7fc746f9eb10, 0, 4;
L_0x7fc746f8a680 .part L_0x7fc746f9ec30, 0, 4;
L_0x7fc746f90de0 .part L_0x7fc746f9eb10, 4, 4;
L_0x7fc746f90ec0 .part L_0x7fc746f9ec30, 0, 4;
L_0x7fc746f975e0 .part L_0x7fc746f9eb10, 0, 4;
L_0x7fc746f97680 .part L_0x7fc746f9ec30, 4, 4;
L_0x7fc746f9dda0 .part L_0x7fc746f9eb10, 4, 4;
L_0x7fc746f9dec0 .part L_0x7fc746f9ec30, 4, 4;
L_0x7fc746f9dfe0 .part L_0x7fc746f8a450, 4, 4;
L_0x7fc746f9e170 .arith/sum 8, L_0x7fc746f90c50, L_0x7fc746f9e0d0;
L_0x7fc746f9e430 .arith/sum 12, L_0x7fc746f9e2b0, L_0x7fc746f9e350;
L_0x7fc746f9e6b0 .arith/sum 12, L_0x7fc746f9e5d0, L_0x7fc746f9e430;
L_0x7fc746f9e7f0 .part L_0x7fc746f8a450, 0, 4;
L_0x7fc746f9e980 .concat8 [ 4 12 0 0], L_0x7fc746f9e7f0, L_0x7fc746f9ea60;
S_0x7fc746b888c0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746b88590;
 .timescale -9 -12;
L_0x7fc746f9ea60 .functor BUFZ 12, L_0x7fc746f9e6b0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7fc74641f9a0_0 .net *"_ivl_10", 3 0, L_0x7fc746f9dfe0;  1 drivers
L_0x7fc746e05c90 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc74641fa60_0 .net/2u *"_ivl_13", 3 0, L_0x7fc746e05c90;  1 drivers
L_0x7fc746e05cd8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc74641fb00_0 .net/2u *"_ivl_17", 3 0, L_0x7fc746e05cd8;  1 drivers
L_0x7fc746e05d20 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc74641fbb0_0 .net/2u *"_ivl_21", 3 0, L_0x7fc746e05d20;  1 drivers
v0x7fc74641fc60_0 .net *"_ivl_25", 3 0, L_0x7fc746f9e7f0;  1 drivers
v0x7fc74641fd50_0 .net *"_ivl_27", 11 0, L_0x7fc746f9ea60;  1 drivers
L_0x7fc746e05c48 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fc74641fe00_0 .net/2u *"_ivl_8", 3 0, L_0x7fc746e05c48;  1 drivers
L_0x7fc746f9e0d0 .concat [ 4 4 0 0], L_0x7fc746f9dfe0, L_0x7fc746e05c48;
L_0x7fc746f9e2b0 .concat [ 8 4 0 0], L_0x7fc746f97450, L_0x7fc746e05c90;
L_0x7fc746f9e350 .concat [ 4 8 0 0], L_0x7fc746e05cd8, L_0x7fc746f9dc10;
L_0x7fc746f9e5d0 .concat [ 8 4 0 0], L_0x7fc746f9e170, L_0x7fc746e05d20;
S_0x7fc746b88a90 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746b888c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746b88c60 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746b8ff10_0 .net "a", 3 0, L_0x7fc746f8a5e0;  1 drivers
v0x7fc746b8ffd0_0 .net "b", 3 0, L_0x7fc746f8a680;  1 drivers
v0x7fc746b90070_0 .net "c", 7 0, L_0x7fc746f8a450;  alias, 1 drivers
v0x7fc746b90120_0 .net "concat1", 3 0, L_0x7fc746f89ba0;  1 drivers
v0x7fc746b901d0_0 .net "concat2", 5 0, L_0x7fc746f89d80;  1 drivers
v0x7fc746b902c0_0 .net "concat3", 5 0, L_0x7fc746f89e20;  1 drivers
v0x7fc746b90370_0 .net "concat4", 5 0, L_0x7fc746f8a0a0;  1 drivers
v0x7fc746b90420_0 .net "mul_00", 3 0, L_0x7fc746f85300;  1 drivers
v0x7fc746b904c0_0 .net "mul_01", 3 0, L_0x7fc746f88060;  1 drivers
v0x7fc746b905f0_0 .net "mul_10", 3 0, L_0x7fc746f869a0;  1 drivers
v0x7fc746b90680_0 .net "mul_11", 3 0, L_0x7fc746f896d0;  1 drivers
v0x7fc746b90710_0 .net "sum_temp1", 3 0, L_0x7fc746f89c40;  1 drivers
v0x7fc746b907b0_0 .net "sum_temp2", 5 0, L_0x7fc746f89f00;  1 drivers
v0x7fc746b90860_0 .net "sum_temp3", 5 0, L_0x7fc746f8a180;  1 drivers
L_0x7fc746f854a0 .part L_0x7fc746f8a5e0, 0, 2;
L_0x7fc746f85540 .part L_0x7fc746f8a680, 0, 2;
L_0x7fc746f86b40 .part L_0x7fc746f8a5e0, 2, 2;
L_0x7fc746f86c20 .part L_0x7fc746f8a680, 0, 2;
L_0x7fc746f88200 .part L_0x7fc746f8a5e0, 0, 2;
L_0x7fc746f882d0 .part L_0x7fc746f8a680, 2, 2;
L_0x7fc746f89870 .part L_0x7fc746f8a5e0, 2, 2;
L_0x7fc746f89990 .part L_0x7fc746f8a680, 2, 2;
L_0x7fc746f89ab0 .part L_0x7fc746f85300, 2, 2;
L_0x7fc746f89c40 .arith/sum 4, L_0x7fc746f869a0, L_0x7fc746f89ba0;
L_0x7fc746f89f00 .arith/sum 6, L_0x7fc746f89d80, L_0x7fc746f89e20;
L_0x7fc746f8a180 .arith/sum 6, L_0x7fc746f8a0a0, L_0x7fc746f89f00;
L_0x7fc746f8a2c0 .part L_0x7fc746f85300, 0, 2;
L_0x7fc746f8a450 .concat8 [ 2 6 0 0], L_0x7fc746f8a2c0, L_0x7fc746f8a530;
S_0x7fc746b88d70 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746b88a90;
 .timescale -9 -12;
L_0x7fc746f8a530 .functor BUFZ 6, L_0x7fc746f8a180, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746b8fa00_0 .net *"_ivl_10", 1 0, L_0x7fc746f89ab0;  1 drivers
L_0x7fc746e05810 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b8fac0_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e05810;  1 drivers
L_0x7fc746e05858 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b8fb60_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e05858;  1 drivers
L_0x7fc746e058a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b8fc10_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e058a0;  1 drivers
v0x7fc746b8fcc0_0 .net *"_ivl_25", 1 0, L_0x7fc746f8a2c0;  1 drivers
v0x7fc746b8fdb0_0 .net *"_ivl_27", 5 0, L_0x7fc746f8a530;  1 drivers
L_0x7fc746e057c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b8fe60_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e057c8;  1 drivers
L_0x7fc746f89ba0 .concat [ 2 2 0 0], L_0x7fc746f89ab0, L_0x7fc746e057c8;
L_0x7fc746f89d80 .concat [ 4 2 0 0], L_0x7fc746f88060, L_0x7fc746e05810;
L_0x7fc746f89e20 .concat [ 2 4 0 0], L_0x7fc746e05858, L_0x7fc746f896d0;
L_0x7fc746f8a0a0 .concat [ 4 2 0 0], L_0x7fc746f89c40, L_0x7fc746e058a0;
S_0x7fc746b88f40 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746b88d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b89110 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b8a6c0_0 .net "a", 1 0, L_0x7fc746f854a0;  1 drivers
v0x7fc746b8a780_0 .net "b", 1 0, L_0x7fc746f85540;  1 drivers
v0x7fc746b8a820_0 .net "c", 3 0, L_0x7fc746f85300;  alias, 1 drivers
v0x7fc746b8a8b0_0 .net "temp", 3 0, L_0x7fc746f84d80;  1 drivers
L_0x7fc746f83f40 .part L_0x7fc746f854a0, 0, 1;
L_0x7fc746f83fe0 .part L_0x7fc746f85540, 0, 1;
L_0x7fc746f84190 .part L_0x7fc746f854a0, 1, 1;
L_0x7fc746f84270 .part L_0x7fc746f85540, 0, 1;
L_0x7fc746f84460 .part L_0x7fc746f854a0, 0, 1;
L_0x7fc746f84530 .part L_0x7fc746f85540, 1, 1;
L_0x7fc746f846e0 .part L_0x7fc746f854a0, 1, 1;
L_0x7fc746f84800 .part L_0x7fc746f85540, 1, 1;
L_0x7fc746f84bf0 .part L_0x7fc746f84d80, 0, 1;
L_0x7fc746f84ce0 .part L_0x7fc746f84d80, 1, 1;
L_0x7fc746f84d80 .concat8 [ 1 1 1 1], L_0x7fc746f84350, L_0x7fc746f845d0, L_0x7fc746f84940, L_0x7fc746f84ac0;
L_0x7fc746f850d0 .part L_0x7fc746f84d80, 2, 1;
L_0x7fc746f851f0 .part L_0x7fc746f84d80, 3, 1;
L_0x7fc746f85300 .concat8 [ 1 1 1 1], L_0x7fc746f84080, L_0x7fc746f84a10, L_0x7fc746f84f70, L_0x7fc746f84fe0;
S_0x7fc746b89220 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b88f40;
 .timescale -9 -12;
L_0x7fc746f84080 .functor AND 1, L_0x7fc746f83f40, L_0x7fc746f83fe0, C4<1>, C4<1>;
L_0x7fc746f84350 .functor AND 1, L_0x7fc746f84190, L_0x7fc746f84270, C4<1>, C4<1>;
L_0x7fc746f845d0 .functor AND 1, L_0x7fc746f84460, L_0x7fc746f84530, C4<1>, C4<1>;
L_0x7fc746f84940 .functor AND 1, L_0x7fc746f846e0, L_0x7fc746f84800, C4<1>, C4<1>;
v0x7fc746b89de0_0 .net *"_ivl_0", 0 0, L_0x7fc746f83f40;  1 drivers
v0x7fc746b89ea0_0 .net *"_ivl_1", 0 0, L_0x7fc746f83fe0;  1 drivers
v0x7fc746b89f40_0 .net *"_ivl_10", 0 0, L_0x7fc746f845d0;  1 drivers
v0x7fc746b89ff0_0 .net *"_ivl_12", 0 0, L_0x7fc746f846e0;  1 drivers
v0x7fc746b8a0a0_0 .net *"_ivl_13", 0 0, L_0x7fc746f84800;  1 drivers
v0x7fc746b8a190_0 .net *"_ivl_14", 0 0, L_0x7fc746f84940;  1 drivers
v0x7fc746b8a240_0 .net *"_ivl_2", 0 0, L_0x7fc746f84080;  1 drivers
v0x7fc746b8a2f0_0 .net *"_ivl_4", 0 0, L_0x7fc746f84190;  1 drivers
v0x7fc746b8a3a0_0 .net *"_ivl_5", 0 0, L_0x7fc746f84270;  1 drivers
v0x7fc746b8a4b0_0 .net *"_ivl_6", 0 0, L_0x7fc746f84350;  1 drivers
v0x7fc746b8a560_0 .net *"_ivl_8", 0 0, L_0x7fc746f84460;  1 drivers
v0x7fc746b8a610_0 .net *"_ivl_9", 0 0, L_0x7fc746f84530;  1 drivers
S_0x7fc746b893f0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b89220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f84a10 .functor XOR 1, L_0x7fc746f84bf0, L_0x7fc746f84ce0, C4<0>, C4<0>;
L_0x7fc746f84ac0 .functor AND 1, L_0x7fc746f84bf0, L_0x7fc746f84ce0, C4<1>, C4<1>;
v0x7fc746b89640_0 .net "a", 0 0, L_0x7fc746f84bf0;  1 drivers
v0x7fc746b896f0_0 .net "b", 0 0, L_0x7fc746f84ce0;  1 drivers
v0x7fc746b89790_0 .net "c", 0 0, L_0x7fc746f84ac0;  1 drivers
v0x7fc746b89820_0 .net "s", 0 0, L_0x7fc746f84a10;  1 drivers
S_0x7fc746b898c0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b89220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f84f70 .functor XOR 1, L_0x7fc746f850d0, L_0x7fc746f851f0, C4<0>, C4<0>;
L_0x7fc746f84fe0 .functor AND 1, L_0x7fc746f850d0, L_0x7fc746f851f0, C4<1>, C4<1>;
v0x7fc746b89af0_0 .net "a", 0 0, L_0x7fc746f850d0;  1 drivers
v0x7fc746b89b90_0 .net "b", 0 0, L_0x7fc746f851f0;  1 drivers
v0x7fc746b89c30_0 .net "c", 0 0, L_0x7fc746f84fe0;  1 drivers
v0x7fc746b89ce0_0 .net "s", 0 0, L_0x7fc746f84f70;  1 drivers
S_0x7fc746b8a9b0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746b88d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b8ab80 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b8c180_0 .net "a", 1 0, L_0x7fc746f86b40;  1 drivers
v0x7fc746b8c240_0 .net "b", 1 0, L_0x7fc746f86c20;  1 drivers
v0x7fc746b8c2e0_0 .net "c", 3 0, L_0x7fc746f869a0;  alias, 1 drivers
v0x7fc746b8c370_0 .net "temp", 3 0, L_0x7fc746f86420;  1 drivers
L_0x7fc746f855e0 .part L_0x7fc746f86b40, 0, 1;
L_0x7fc746f85680 .part L_0x7fc746f86c20, 0, 1;
L_0x7fc746f85830 .part L_0x7fc746f86b40, 1, 1;
L_0x7fc746f85910 .part L_0x7fc746f86c20, 0, 1;
L_0x7fc746f85b00 .part L_0x7fc746f86b40, 0, 1;
L_0x7fc746f85bd0 .part L_0x7fc746f86c20, 1, 1;
L_0x7fc746f85d80 .part L_0x7fc746f86b40, 1, 1;
L_0x7fc746f85ea0 .part L_0x7fc746f86c20, 1, 1;
L_0x7fc746f86290 .part L_0x7fc746f86420, 0, 1;
L_0x7fc746f86380 .part L_0x7fc746f86420, 1, 1;
L_0x7fc746f86420 .concat8 [ 1 1 1 1], L_0x7fc746f859f0, L_0x7fc746f85c70, L_0x7fc746f85fe0, L_0x7fc746f86160;
L_0x7fc746f86770 .part L_0x7fc746f86420, 2, 1;
L_0x7fc746f86890 .part L_0x7fc746f86420, 3, 1;
L_0x7fc746f869a0 .concat8 [ 1 1 1 1], L_0x7fc746f85720, L_0x7fc746f860b0, L_0x7fc746f86610, L_0x7fc746f86680;
S_0x7fc746b8acf0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b8a9b0;
 .timescale -9 -12;
L_0x7fc746f85720 .functor AND 1, L_0x7fc746f855e0, L_0x7fc746f85680, C4<1>, C4<1>;
L_0x7fc746f859f0 .functor AND 1, L_0x7fc746f85830, L_0x7fc746f85910, C4<1>, C4<1>;
L_0x7fc746f85c70 .functor AND 1, L_0x7fc746f85b00, L_0x7fc746f85bd0, C4<1>, C4<1>;
L_0x7fc746f85fe0 .functor AND 1, L_0x7fc746f85d80, L_0x7fc746f85ea0, C4<1>, C4<1>;
v0x7fc746b8b8a0_0 .net *"_ivl_0", 0 0, L_0x7fc746f855e0;  1 drivers
v0x7fc746b8b960_0 .net *"_ivl_1", 0 0, L_0x7fc746f85680;  1 drivers
v0x7fc746b8ba00_0 .net *"_ivl_10", 0 0, L_0x7fc746f85c70;  1 drivers
v0x7fc746b8bab0_0 .net *"_ivl_12", 0 0, L_0x7fc746f85d80;  1 drivers
v0x7fc746b8bb60_0 .net *"_ivl_13", 0 0, L_0x7fc746f85ea0;  1 drivers
v0x7fc746b8bc50_0 .net *"_ivl_14", 0 0, L_0x7fc746f85fe0;  1 drivers
v0x7fc746b8bd00_0 .net *"_ivl_2", 0 0, L_0x7fc746f85720;  1 drivers
v0x7fc746b8bdb0_0 .net *"_ivl_4", 0 0, L_0x7fc746f85830;  1 drivers
v0x7fc746b8be60_0 .net *"_ivl_5", 0 0, L_0x7fc746f85910;  1 drivers
v0x7fc746b8bf70_0 .net *"_ivl_6", 0 0, L_0x7fc746f859f0;  1 drivers
v0x7fc746b8c020_0 .net *"_ivl_8", 0 0, L_0x7fc746f85b00;  1 drivers
v0x7fc746b8c0d0_0 .net *"_ivl_9", 0 0, L_0x7fc746f85bd0;  1 drivers
S_0x7fc746b8aeb0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b8acf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f860b0 .functor XOR 1, L_0x7fc746f86290, L_0x7fc746f86380, C4<0>, C4<0>;
L_0x7fc746f86160 .functor AND 1, L_0x7fc746f86290, L_0x7fc746f86380, C4<1>, C4<1>;
v0x7fc746b8b100_0 .net "a", 0 0, L_0x7fc746f86290;  1 drivers
v0x7fc746b8b1b0_0 .net "b", 0 0, L_0x7fc746f86380;  1 drivers
v0x7fc746b8b250_0 .net "c", 0 0, L_0x7fc746f86160;  1 drivers
v0x7fc746b8b2e0_0 .net "s", 0 0, L_0x7fc746f860b0;  1 drivers
S_0x7fc746b8b380 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b8acf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f86610 .functor XOR 1, L_0x7fc746f86770, L_0x7fc746f86890, C4<0>, C4<0>;
L_0x7fc746f86680 .functor AND 1, L_0x7fc746f86770, L_0x7fc746f86890, C4<1>, C4<1>;
v0x7fc746b8b5b0_0 .net "a", 0 0, L_0x7fc746f86770;  1 drivers
v0x7fc746b8b650_0 .net "b", 0 0, L_0x7fc746f86890;  1 drivers
v0x7fc746b8b6f0_0 .net "c", 0 0, L_0x7fc746f86680;  1 drivers
v0x7fc746b8b7a0_0 .net "s", 0 0, L_0x7fc746f86610;  1 drivers
S_0x7fc746b8c470 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746b88d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b8c630 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b8dc50_0 .net "a", 1 0, L_0x7fc746f88200;  1 drivers
v0x7fc746b8dd10_0 .net "b", 1 0, L_0x7fc746f882d0;  1 drivers
v0x7fc746b8ddb0_0 .net "c", 3 0, L_0x7fc746f88060;  alias, 1 drivers
v0x7fc746b8de40_0 .net "temp", 3 0, L_0x7fc746f87ae0;  1 drivers
L_0x7fc746f86d00 .part L_0x7fc746f88200, 0, 1;
L_0x7fc746f86da0 .part L_0x7fc746f882d0, 0, 1;
L_0x7fc746f86f30 .part L_0x7fc746f88200, 1, 1;
L_0x7fc746f87010 .part L_0x7fc746f882d0, 0, 1;
L_0x7fc746f871e0 .part L_0x7fc746f88200, 0, 1;
L_0x7fc746f872b0 .part L_0x7fc746f882d0, 1, 1;
L_0x7fc746f87440 .part L_0x7fc746f88200, 1, 1;
L_0x7fc746f87560 .part L_0x7fc746f882d0, 1, 1;
L_0x7fc746f87950 .part L_0x7fc746f87ae0, 0, 1;
L_0x7fc746f87a40 .part L_0x7fc746f87ae0, 1, 1;
L_0x7fc746f87ae0 .concat8 [ 1 1 1 1], L_0x7fc746f870f0, L_0x7fc746f87350, L_0x7fc746f876a0, L_0x7fc746f87820;
L_0x7fc746f87e30 .part L_0x7fc746f87ae0, 2, 1;
L_0x7fc746f87f50 .part L_0x7fc746f87ae0, 3, 1;
L_0x7fc746f88060 .concat8 [ 1 1 1 1], L_0x7fc746f86e40, L_0x7fc746f87770, L_0x7fc746f87cd0, L_0x7fc746f87d40;
S_0x7fc746b8c7c0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b8c470;
 .timescale -9 -12;
L_0x7fc746f86e40 .functor AND 1, L_0x7fc746f86d00, L_0x7fc746f86da0, C4<1>, C4<1>;
L_0x7fc746f870f0 .functor AND 1, L_0x7fc746f86f30, L_0x7fc746f87010, C4<1>, C4<1>;
L_0x7fc746f87350 .functor AND 1, L_0x7fc746f871e0, L_0x7fc746f872b0, C4<1>, C4<1>;
L_0x7fc746f876a0 .functor AND 1, L_0x7fc746f87440, L_0x7fc746f87560, C4<1>, C4<1>;
v0x7fc746b8d370_0 .net *"_ivl_0", 0 0, L_0x7fc746f86d00;  1 drivers
v0x7fc746b8d430_0 .net *"_ivl_1", 0 0, L_0x7fc746f86da0;  1 drivers
v0x7fc746b8d4d0_0 .net *"_ivl_10", 0 0, L_0x7fc746f87350;  1 drivers
v0x7fc746b8d580_0 .net *"_ivl_12", 0 0, L_0x7fc746f87440;  1 drivers
v0x7fc746b8d630_0 .net *"_ivl_13", 0 0, L_0x7fc746f87560;  1 drivers
v0x7fc746b8d720_0 .net *"_ivl_14", 0 0, L_0x7fc746f876a0;  1 drivers
v0x7fc746b8d7d0_0 .net *"_ivl_2", 0 0, L_0x7fc746f86e40;  1 drivers
v0x7fc746b8d880_0 .net *"_ivl_4", 0 0, L_0x7fc746f86f30;  1 drivers
v0x7fc746b8d930_0 .net *"_ivl_5", 0 0, L_0x7fc746f87010;  1 drivers
v0x7fc746b8da40_0 .net *"_ivl_6", 0 0, L_0x7fc746f870f0;  1 drivers
v0x7fc746b8daf0_0 .net *"_ivl_8", 0 0, L_0x7fc746f871e0;  1 drivers
v0x7fc746b8dba0_0 .net *"_ivl_9", 0 0, L_0x7fc746f872b0;  1 drivers
S_0x7fc746b8c980 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b8c7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f87770 .functor XOR 1, L_0x7fc746f87950, L_0x7fc746f87a40, C4<0>, C4<0>;
L_0x7fc746f87820 .functor AND 1, L_0x7fc746f87950, L_0x7fc746f87a40, C4<1>, C4<1>;
v0x7fc746b8cbd0_0 .net "a", 0 0, L_0x7fc746f87950;  1 drivers
v0x7fc746b8cc80_0 .net "b", 0 0, L_0x7fc746f87a40;  1 drivers
v0x7fc746b8cd20_0 .net "c", 0 0, L_0x7fc746f87820;  1 drivers
v0x7fc746b8cdb0_0 .net "s", 0 0, L_0x7fc746f87770;  1 drivers
S_0x7fc746b8ce50 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b8c7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f87cd0 .functor XOR 1, L_0x7fc746f87e30, L_0x7fc746f87f50, C4<0>, C4<0>;
L_0x7fc746f87d40 .functor AND 1, L_0x7fc746f87e30, L_0x7fc746f87f50, C4<1>, C4<1>;
v0x7fc746b8d080_0 .net "a", 0 0, L_0x7fc746f87e30;  1 drivers
v0x7fc746b8d120_0 .net "b", 0 0, L_0x7fc746f87f50;  1 drivers
v0x7fc746b8d1c0_0 .net "c", 0 0, L_0x7fc746f87d40;  1 drivers
v0x7fc746b8d270_0 .net "s", 0 0, L_0x7fc746f87cd0;  1 drivers
S_0x7fc746b8df40 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746b88d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b8e100 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b8f710_0 .net "a", 1 0, L_0x7fc746f89870;  1 drivers
v0x7fc746b8f7d0_0 .net "b", 1 0, L_0x7fc746f89990;  1 drivers
v0x7fc746b8f870_0 .net "c", 3 0, L_0x7fc746f896d0;  alias, 1 drivers
v0x7fc746b8f900_0 .net "temp", 3 0, L_0x7fc746f89150;  1 drivers
L_0x7fc746f88370 .part L_0x7fc746f89870, 0, 1;
L_0x7fc746f88410 .part L_0x7fc746f89990, 0, 1;
L_0x7fc746f885a0 .part L_0x7fc746f89870, 1, 1;
L_0x7fc746f88680 .part L_0x7fc746f89990, 0, 1;
L_0x7fc746f88850 .part L_0x7fc746f89870, 0, 1;
L_0x7fc746f88920 .part L_0x7fc746f89990, 1, 1;
L_0x7fc746f88ab0 .part L_0x7fc746f89870, 1, 1;
L_0x7fc746f88bd0 .part L_0x7fc746f89990, 1, 1;
L_0x7fc746f88fc0 .part L_0x7fc746f89150, 0, 1;
L_0x7fc746f890b0 .part L_0x7fc746f89150, 1, 1;
L_0x7fc746f89150 .concat8 [ 1 1 1 1], L_0x7fc746f88760, L_0x7fc746f889c0, L_0x7fc746f88d10, L_0x7fc746f88e90;
L_0x7fc746f894a0 .part L_0x7fc746f89150, 2, 1;
L_0x7fc746f895c0 .part L_0x7fc746f89150, 3, 1;
L_0x7fc746f896d0 .concat8 [ 1 1 1 1], L_0x7fc746f884b0, L_0x7fc746f88de0, L_0x7fc746f89340, L_0x7fc746f893b0;
S_0x7fc746b8e270 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b8df40;
 .timescale -9 -12;
L_0x7fc746f884b0 .functor AND 1, L_0x7fc746f88370, L_0x7fc746f88410, C4<1>, C4<1>;
L_0x7fc746f88760 .functor AND 1, L_0x7fc746f885a0, L_0x7fc746f88680, C4<1>, C4<1>;
L_0x7fc746f889c0 .functor AND 1, L_0x7fc746f88850, L_0x7fc746f88920, C4<1>, C4<1>;
L_0x7fc746f88d10 .functor AND 1, L_0x7fc746f88ab0, L_0x7fc746f88bd0, C4<1>, C4<1>;
v0x7fc746b8ee30_0 .net *"_ivl_0", 0 0, L_0x7fc746f88370;  1 drivers
v0x7fc746b8eef0_0 .net *"_ivl_1", 0 0, L_0x7fc746f88410;  1 drivers
v0x7fc746b8ef90_0 .net *"_ivl_10", 0 0, L_0x7fc746f889c0;  1 drivers
v0x7fc746b8f040_0 .net *"_ivl_12", 0 0, L_0x7fc746f88ab0;  1 drivers
v0x7fc746b8f0f0_0 .net *"_ivl_13", 0 0, L_0x7fc746f88bd0;  1 drivers
v0x7fc746b8f1e0_0 .net *"_ivl_14", 0 0, L_0x7fc746f88d10;  1 drivers
v0x7fc746b8f290_0 .net *"_ivl_2", 0 0, L_0x7fc746f884b0;  1 drivers
v0x7fc746b8f340_0 .net *"_ivl_4", 0 0, L_0x7fc746f885a0;  1 drivers
v0x7fc746b8f3f0_0 .net *"_ivl_5", 0 0, L_0x7fc746f88680;  1 drivers
v0x7fc746b8f500_0 .net *"_ivl_6", 0 0, L_0x7fc746f88760;  1 drivers
v0x7fc746b8f5b0_0 .net *"_ivl_8", 0 0, L_0x7fc746f88850;  1 drivers
v0x7fc746b8f660_0 .net *"_ivl_9", 0 0, L_0x7fc746f88920;  1 drivers
S_0x7fc746b8e440 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b8e270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f88de0 .functor XOR 1, L_0x7fc746f88fc0, L_0x7fc746f890b0, C4<0>, C4<0>;
L_0x7fc746f88e90 .functor AND 1, L_0x7fc746f88fc0, L_0x7fc746f890b0, C4<1>, C4<1>;
v0x7fc746b8e690_0 .net "a", 0 0, L_0x7fc746f88fc0;  1 drivers
v0x7fc746b8e740_0 .net "b", 0 0, L_0x7fc746f890b0;  1 drivers
v0x7fc746b8e7e0_0 .net "c", 0 0, L_0x7fc746f88e90;  1 drivers
v0x7fc746b8e870_0 .net "s", 0 0, L_0x7fc746f88de0;  1 drivers
S_0x7fc746b8e910 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b8e270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f89340 .functor XOR 1, L_0x7fc746f894a0, L_0x7fc746f895c0, C4<0>, C4<0>;
L_0x7fc746f893b0 .functor AND 1, L_0x7fc746f894a0, L_0x7fc746f895c0, C4<1>, C4<1>;
v0x7fc746b8eb40_0 .net "a", 0 0, L_0x7fc746f894a0;  1 drivers
v0x7fc746b8ebe0_0 .net "b", 0 0, L_0x7fc746f895c0;  1 drivers
v0x7fc746b8ec80_0 .net "c", 0 0, L_0x7fc746f893b0;  1 drivers
v0x7fc746b8ed30_0 .net "s", 0 0, L_0x7fc746f89340;  1 drivers
S_0x7fc746b90960 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746b888c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746b90b30 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc746b97e30_0 .net "a", 3 0, L_0x7fc746f90de0;  1 drivers
v0x7fc746b97ef0_0 .net "b", 3 0, L_0x7fc746f90ec0;  1 drivers
v0x7fc746b97f90_0 .net "c", 7 0, L_0x7fc746f90c50;  alias, 1 drivers
v0x7fc746b98040_0 .net "concat1", 3 0, L_0x7fc746f903a0;  1 drivers
v0x7fc746b980f0_0 .net "concat2", 5 0, L_0x7fc746f90580;  1 drivers
v0x7fc746b981e0_0 .net "concat3", 5 0, L_0x7fc746f90620;  1 drivers
v0x7fc746b98290_0 .net "concat4", 5 0, L_0x7fc746f908a0;  1 drivers
v0x7fc746b98340_0 .net "mul_00", 3 0, L_0x7fc746f8bb00;  1 drivers
v0x7fc746b983e0_0 .net "mul_01", 3 0, L_0x7fc746f8e860;  1 drivers
v0x7fc746b98510_0 .net "mul_10", 3 0, L_0x7fc746f8d1a0;  1 drivers
v0x7fc746b985a0_0 .net "mul_11", 3 0, L_0x7fc746f8fed0;  1 drivers
v0x7fc746b98630_0 .net "sum_temp1", 3 0, L_0x7fc746f90440;  1 drivers
v0x7fc746b986d0_0 .net "sum_temp2", 5 0, L_0x7fc746f90700;  1 drivers
v0x7fc746b98780_0 .net "sum_temp3", 5 0, L_0x7fc746f90980;  1 drivers
L_0x7fc746f8bca0 .part L_0x7fc746f90de0, 0, 2;
L_0x7fc746f8bd40 .part L_0x7fc746f90ec0, 0, 2;
L_0x7fc746f8d340 .part L_0x7fc746f90de0, 2, 2;
L_0x7fc746f8d420 .part L_0x7fc746f90ec0, 0, 2;
L_0x7fc746f8ea00 .part L_0x7fc746f90de0, 0, 2;
L_0x7fc746f8ead0 .part L_0x7fc746f90ec0, 2, 2;
L_0x7fc746f90070 .part L_0x7fc746f90de0, 2, 2;
L_0x7fc746f90190 .part L_0x7fc746f90ec0, 2, 2;
L_0x7fc746f902b0 .part L_0x7fc746f8bb00, 2, 2;
L_0x7fc746f90440 .arith/sum 4, L_0x7fc746f8d1a0, L_0x7fc746f903a0;
L_0x7fc746f90700 .arith/sum 6, L_0x7fc746f90580, L_0x7fc746f90620;
L_0x7fc746f90980 .arith/sum 6, L_0x7fc746f908a0, L_0x7fc746f90700;
L_0x7fc746f90ac0 .part L_0x7fc746f8bb00, 0, 2;
L_0x7fc746f90c50 .concat8 [ 2 6 0 0], L_0x7fc746f90ac0, L_0x7fc746f90d30;
S_0x7fc746b90ca0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746b90960;
 .timescale -9 -12;
L_0x7fc746f90d30 .functor BUFZ 6, L_0x7fc746f90980, C4<000000>, C4<000000>, C4<000000>;
v0x7fc746b97920_0 .net *"_ivl_10", 1 0, L_0x7fc746f902b0;  1 drivers
L_0x7fc746e05930 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b979e0_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e05930;  1 drivers
L_0x7fc746e05978 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b97a80_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e05978;  1 drivers
L_0x7fc746e059c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b97b30_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e059c0;  1 drivers
v0x7fc746b97be0_0 .net *"_ivl_25", 1 0, L_0x7fc746f90ac0;  1 drivers
v0x7fc746b97cd0_0 .net *"_ivl_27", 5 0, L_0x7fc746f90d30;  1 drivers
L_0x7fc746e058e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746b97d80_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e058e8;  1 drivers
L_0x7fc746f903a0 .concat [ 2 2 0 0], L_0x7fc746f902b0, L_0x7fc746e058e8;
L_0x7fc746f90580 .concat [ 4 2 0 0], L_0x7fc746f8e860, L_0x7fc746e05930;
L_0x7fc746f90620 .concat [ 2 4 0 0], L_0x7fc746e05978, L_0x7fc746f8fed0;
L_0x7fc746f908a0 .concat [ 4 2 0 0], L_0x7fc746f90440, L_0x7fc746e059c0;
S_0x7fc746b90e60 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746b90ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b91030 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b925e0_0 .net "a", 1 0, L_0x7fc746f8bca0;  1 drivers
v0x7fc746b926a0_0 .net "b", 1 0, L_0x7fc746f8bd40;  1 drivers
v0x7fc746b92740_0 .net "c", 3 0, L_0x7fc746f8bb00;  alias, 1 drivers
v0x7fc746b927d0_0 .net "temp", 3 0, L_0x7fc746f8b580;  1 drivers
L_0x7fc746f8a720 .part L_0x7fc746f8bca0, 0, 1;
L_0x7fc746f8a7c0 .part L_0x7fc746f8bd40, 0, 1;
L_0x7fc746f8a990 .part L_0x7fc746f8bca0, 1, 1;
L_0x7fc746f8aa70 .part L_0x7fc746f8bd40, 0, 1;
L_0x7fc746f8ac60 .part L_0x7fc746f8bca0, 0, 1;
L_0x7fc746f8ad30 .part L_0x7fc746f8bd40, 1, 1;
L_0x7fc746f8aee0 .part L_0x7fc746f8bca0, 1, 1;
L_0x7fc746f8b000 .part L_0x7fc746f8bd40, 1, 1;
L_0x7fc746f8b3f0 .part L_0x7fc746f8b580, 0, 1;
L_0x7fc746f8b4e0 .part L_0x7fc746f8b580, 1, 1;
L_0x7fc746f8b580 .concat8 [ 1 1 1 1], L_0x7fc746f8ab50, L_0x7fc746f8add0, L_0x7fc746f8b140, L_0x7fc746f8b2c0;
L_0x7fc746f8b8d0 .part L_0x7fc746f8b580, 2, 1;
L_0x7fc746f8b9f0 .part L_0x7fc746f8b580, 3, 1;
L_0x7fc746f8bb00 .concat8 [ 1 1 1 1], L_0x7fc746f8a860, L_0x7fc746f8b210, L_0x7fc746f8b770, L_0x7fc746f8b7e0;
S_0x7fc746b91140 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b90e60;
 .timescale -9 -12;
L_0x7fc746f8a860 .functor AND 1, L_0x7fc746f8a720, L_0x7fc746f8a7c0, C4<1>, C4<1>;
L_0x7fc746f8ab50 .functor AND 1, L_0x7fc746f8a990, L_0x7fc746f8aa70, C4<1>, C4<1>;
L_0x7fc746f8add0 .functor AND 1, L_0x7fc746f8ac60, L_0x7fc746f8ad30, C4<1>, C4<1>;
L_0x7fc746f8b140 .functor AND 1, L_0x7fc746f8aee0, L_0x7fc746f8b000, C4<1>, C4<1>;
v0x7fc746b91d00_0 .net *"_ivl_0", 0 0, L_0x7fc746f8a720;  1 drivers
v0x7fc746b91dc0_0 .net *"_ivl_1", 0 0, L_0x7fc746f8a7c0;  1 drivers
v0x7fc746b91e60_0 .net *"_ivl_10", 0 0, L_0x7fc746f8add0;  1 drivers
v0x7fc746b91f10_0 .net *"_ivl_12", 0 0, L_0x7fc746f8aee0;  1 drivers
v0x7fc746b91fc0_0 .net *"_ivl_13", 0 0, L_0x7fc746f8b000;  1 drivers
v0x7fc746b920b0_0 .net *"_ivl_14", 0 0, L_0x7fc746f8b140;  1 drivers
v0x7fc746b92160_0 .net *"_ivl_2", 0 0, L_0x7fc746f8a860;  1 drivers
v0x7fc746b92210_0 .net *"_ivl_4", 0 0, L_0x7fc746f8a990;  1 drivers
v0x7fc746b922c0_0 .net *"_ivl_5", 0 0, L_0x7fc746f8aa70;  1 drivers
v0x7fc746b923d0_0 .net *"_ivl_6", 0 0, L_0x7fc746f8ab50;  1 drivers
v0x7fc746b92480_0 .net *"_ivl_8", 0 0, L_0x7fc746f8ac60;  1 drivers
v0x7fc746b92530_0 .net *"_ivl_9", 0 0, L_0x7fc746f8ad30;  1 drivers
S_0x7fc746b91310 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b91140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f8b210 .functor XOR 1, L_0x7fc746f8b3f0, L_0x7fc746f8b4e0, C4<0>, C4<0>;
L_0x7fc746f8b2c0 .functor AND 1, L_0x7fc746f8b3f0, L_0x7fc746f8b4e0, C4<1>, C4<1>;
v0x7fc746b91560_0 .net "a", 0 0, L_0x7fc746f8b3f0;  1 drivers
v0x7fc746b91610_0 .net "b", 0 0, L_0x7fc746f8b4e0;  1 drivers
v0x7fc746b916b0_0 .net "c", 0 0, L_0x7fc746f8b2c0;  1 drivers
v0x7fc746b91740_0 .net "s", 0 0, L_0x7fc746f8b210;  1 drivers
S_0x7fc746b917e0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b91140;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f8b770 .functor XOR 1, L_0x7fc746f8b8d0, L_0x7fc746f8b9f0, C4<0>, C4<0>;
L_0x7fc746f8b7e0 .functor AND 1, L_0x7fc746f8b8d0, L_0x7fc746f8b9f0, C4<1>, C4<1>;
v0x7fc746b91a10_0 .net "a", 0 0, L_0x7fc746f8b8d0;  1 drivers
v0x7fc746b91ab0_0 .net "b", 0 0, L_0x7fc746f8b9f0;  1 drivers
v0x7fc746b91b50_0 .net "c", 0 0, L_0x7fc746f8b7e0;  1 drivers
v0x7fc746b91c00_0 .net "s", 0 0, L_0x7fc746f8b770;  1 drivers
S_0x7fc746b928d0 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746b90ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b92aa0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b940a0_0 .net "a", 1 0, L_0x7fc746f8d340;  1 drivers
v0x7fc746b94160_0 .net "b", 1 0, L_0x7fc746f8d420;  1 drivers
v0x7fc746b94200_0 .net "c", 3 0, L_0x7fc746f8d1a0;  alias, 1 drivers
v0x7fc746b94290_0 .net "temp", 3 0, L_0x7fc746f8cc20;  1 drivers
L_0x7fc746f8bde0 .part L_0x7fc746f8d340, 0, 1;
L_0x7fc746f8be80 .part L_0x7fc746f8d420, 0, 1;
L_0x7fc746f8c030 .part L_0x7fc746f8d340, 1, 1;
L_0x7fc746f8c110 .part L_0x7fc746f8d420, 0, 1;
L_0x7fc746f8c300 .part L_0x7fc746f8d340, 0, 1;
L_0x7fc746f8c3d0 .part L_0x7fc746f8d420, 1, 1;
L_0x7fc746f8c580 .part L_0x7fc746f8d340, 1, 1;
L_0x7fc746f8c6a0 .part L_0x7fc746f8d420, 1, 1;
L_0x7fc746f8ca90 .part L_0x7fc746f8cc20, 0, 1;
L_0x7fc746f8cb80 .part L_0x7fc746f8cc20, 1, 1;
L_0x7fc746f8cc20 .concat8 [ 1 1 1 1], L_0x7fc746f8c1f0, L_0x7fc746f8c470, L_0x7fc746f8c7e0, L_0x7fc746f8c960;
L_0x7fc746f8cf70 .part L_0x7fc746f8cc20, 2, 1;
L_0x7fc746f8d090 .part L_0x7fc746f8cc20, 3, 1;
L_0x7fc746f8d1a0 .concat8 [ 1 1 1 1], L_0x7fc746f8bf20, L_0x7fc746f8c8b0, L_0x7fc746f8ce10, L_0x7fc746f8ce80;
S_0x7fc746b92c10 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b928d0;
 .timescale -9 -12;
L_0x7fc746f8bf20 .functor AND 1, L_0x7fc746f8bde0, L_0x7fc746f8be80, C4<1>, C4<1>;
L_0x7fc746f8c1f0 .functor AND 1, L_0x7fc746f8c030, L_0x7fc746f8c110, C4<1>, C4<1>;
L_0x7fc746f8c470 .functor AND 1, L_0x7fc746f8c300, L_0x7fc746f8c3d0, C4<1>, C4<1>;
L_0x7fc746f8c7e0 .functor AND 1, L_0x7fc746f8c580, L_0x7fc746f8c6a0, C4<1>, C4<1>;
v0x7fc746b937c0_0 .net *"_ivl_0", 0 0, L_0x7fc746f8bde0;  1 drivers
v0x7fc746b93880_0 .net *"_ivl_1", 0 0, L_0x7fc746f8be80;  1 drivers
v0x7fc746b93920_0 .net *"_ivl_10", 0 0, L_0x7fc746f8c470;  1 drivers
v0x7fc746b939d0_0 .net *"_ivl_12", 0 0, L_0x7fc746f8c580;  1 drivers
v0x7fc746b93a80_0 .net *"_ivl_13", 0 0, L_0x7fc746f8c6a0;  1 drivers
v0x7fc746b93b70_0 .net *"_ivl_14", 0 0, L_0x7fc746f8c7e0;  1 drivers
v0x7fc746b93c20_0 .net *"_ivl_2", 0 0, L_0x7fc746f8bf20;  1 drivers
v0x7fc746b93cd0_0 .net *"_ivl_4", 0 0, L_0x7fc746f8c030;  1 drivers
v0x7fc746b93d80_0 .net *"_ivl_5", 0 0, L_0x7fc746f8c110;  1 drivers
v0x7fc746b93e90_0 .net *"_ivl_6", 0 0, L_0x7fc746f8c1f0;  1 drivers
v0x7fc746b93f40_0 .net *"_ivl_8", 0 0, L_0x7fc746f8c300;  1 drivers
v0x7fc746b93ff0_0 .net *"_ivl_9", 0 0, L_0x7fc746f8c3d0;  1 drivers
S_0x7fc746b92dd0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b92c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f8c8b0 .functor XOR 1, L_0x7fc746f8ca90, L_0x7fc746f8cb80, C4<0>, C4<0>;
L_0x7fc746f8c960 .functor AND 1, L_0x7fc746f8ca90, L_0x7fc746f8cb80, C4<1>, C4<1>;
v0x7fc746b93020_0 .net "a", 0 0, L_0x7fc746f8ca90;  1 drivers
v0x7fc746b930d0_0 .net "b", 0 0, L_0x7fc746f8cb80;  1 drivers
v0x7fc746b93170_0 .net "c", 0 0, L_0x7fc746f8c960;  1 drivers
v0x7fc746b93200_0 .net "s", 0 0, L_0x7fc746f8c8b0;  1 drivers
S_0x7fc746b932a0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b92c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f8ce10 .functor XOR 1, L_0x7fc746f8cf70, L_0x7fc746f8d090, C4<0>, C4<0>;
L_0x7fc746f8ce80 .functor AND 1, L_0x7fc746f8cf70, L_0x7fc746f8d090, C4<1>, C4<1>;
v0x7fc746b934d0_0 .net "a", 0 0, L_0x7fc746f8cf70;  1 drivers
v0x7fc746b93570_0 .net "b", 0 0, L_0x7fc746f8d090;  1 drivers
v0x7fc746b93610_0 .net "c", 0 0, L_0x7fc746f8ce80;  1 drivers
v0x7fc746b936c0_0 .net "s", 0 0, L_0x7fc746f8ce10;  1 drivers
S_0x7fc746b94390 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746b90ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b94550 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b95b70_0 .net "a", 1 0, L_0x7fc746f8ea00;  1 drivers
v0x7fc746b95c30_0 .net "b", 1 0, L_0x7fc746f8ead0;  1 drivers
v0x7fc746b95cd0_0 .net "c", 3 0, L_0x7fc746f8e860;  alias, 1 drivers
v0x7fc746b95d60_0 .net "temp", 3 0, L_0x7fc746f8e2e0;  1 drivers
L_0x7fc746f8d500 .part L_0x7fc746f8ea00, 0, 1;
L_0x7fc746f8d5a0 .part L_0x7fc746f8ead0, 0, 1;
L_0x7fc746f8d730 .part L_0x7fc746f8ea00, 1, 1;
L_0x7fc746f8d810 .part L_0x7fc746f8ead0, 0, 1;
L_0x7fc746f8d9e0 .part L_0x7fc746f8ea00, 0, 1;
L_0x7fc746f8dab0 .part L_0x7fc746f8ead0, 1, 1;
L_0x7fc746f8dc40 .part L_0x7fc746f8ea00, 1, 1;
L_0x7fc746f8dd60 .part L_0x7fc746f8ead0, 1, 1;
L_0x7fc746f8e150 .part L_0x7fc746f8e2e0, 0, 1;
L_0x7fc746f8e240 .part L_0x7fc746f8e2e0, 1, 1;
L_0x7fc746f8e2e0 .concat8 [ 1 1 1 1], L_0x7fc746f8d8f0, L_0x7fc746f8db50, L_0x7fc746f8dea0, L_0x7fc746f8e020;
L_0x7fc746f8e630 .part L_0x7fc746f8e2e0, 2, 1;
L_0x7fc746f8e750 .part L_0x7fc746f8e2e0, 3, 1;
L_0x7fc746f8e860 .concat8 [ 1 1 1 1], L_0x7fc746f8d640, L_0x7fc746f8df70, L_0x7fc746f8e4d0, L_0x7fc746f8e540;
S_0x7fc746b946e0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b94390;
 .timescale -9 -12;
L_0x7fc746f8d640 .functor AND 1, L_0x7fc746f8d500, L_0x7fc746f8d5a0, C4<1>, C4<1>;
L_0x7fc746f8d8f0 .functor AND 1, L_0x7fc746f8d730, L_0x7fc746f8d810, C4<1>, C4<1>;
L_0x7fc746f8db50 .functor AND 1, L_0x7fc746f8d9e0, L_0x7fc746f8dab0, C4<1>, C4<1>;
L_0x7fc746f8dea0 .functor AND 1, L_0x7fc746f8dc40, L_0x7fc746f8dd60, C4<1>, C4<1>;
v0x7fc746b95290_0 .net *"_ivl_0", 0 0, L_0x7fc746f8d500;  1 drivers
v0x7fc746b95350_0 .net *"_ivl_1", 0 0, L_0x7fc746f8d5a0;  1 drivers
v0x7fc746b953f0_0 .net *"_ivl_10", 0 0, L_0x7fc746f8db50;  1 drivers
v0x7fc746b954a0_0 .net *"_ivl_12", 0 0, L_0x7fc746f8dc40;  1 drivers
v0x7fc746b95550_0 .net *"_ivl_13", 0 0, L_0x7fc746f8dd60;  1 drivers
v0x7fc746b95640_0 .net *"_ivl_14", 0 0, L_0x7fc746f8dea0;  1 drivers
v0x7fc746b956f0_0 .net *"_ivl_2", 0 0, L_0x7fc746f8d640;  1 drivers
v0x7fc746b957a0_0 .net *"_ivl_4", 0 0, L_0x7fc746f8d730;  1 drivers
v0x7fc746b95850_0 .net *"_ivl_5", 0 0, L_0x7fc746f8d810;  1 drivers
v0x7fc746b95960_0 .net *"_ivl_6", 0 0, L_0x7fc746f8d8f0;  1 drivers
v0x7fc746b95a10_0 .net *"_ivl_8", 0 0, L_0x7fc746f8d9e0;  1 drivers
v0x7fc746b95ac0_0 .net *"_ivl_9", 0 0, L_0x7fc746f8dab0;  1 drivers
S_0x7fc746b948a0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b946e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f8df70 .functor XOR 1, L_0x7fc746f8e150, L_0x7fc746f8e240, C4<0>, C4<0>;
L_0x7fc746f8e020 .functor AND 1, L_0x7fc746f8e150, L_0x7fc746f8e240, C4<1>, C4<1>;
v0x7fc746b94af0_0 .net "a", 0 0, L_0x7fc746f8e150;  1 drivers
v0x7fc746b94ba0_0 .net "b", 0 0, L_0x7fc746f8e240;  1 drivers
v0x7fc746b94c40_0 .net "c", 0 0, L_0x7fc746f8e020;  1 drivers
v0x7fc746b94cd0_0 .net "s", 0 0, L_0x7fc746f8df70;  1 drivers
S_0x7fc746b94d70 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b946e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f8e4d0 .functor XOR 1, L_0x7fc746f8e630, L_0x7fc746f8e750, C4<0>, C4<0>;
L_0x7fc746f8e540 .functor AND 1, L_0x7fc746f8e630, L_0x7fc746f8e750, C4<1>, C4<1>;
v0x7fc746b94fa0_0 .net "a", 0 0, L_0x7fc746f8e630;  1 drivers
v0x7fc746b95040_0 .net "b", 0 0, L_0x7fc746f8e750;  1 drivers
v0x7fc746b950e0_0 .net "c", 0 0, L_0x7fc746f8e540;  1 drivers
v0x7fc746b95190_0 .net "s", 0 0, L_0x7fc746f8e4d0;  1 drivers
S_0x7fc746b95e60 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746b90ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b96020 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b97630_0 .net "a", 1 0, L_0x7fc746f90070;  1 drivers
v0x7fc746b976f0_0 .net "b", 1 0, L_0x7fc746f90190;  1 drivers
v0x7fc746b97790_0 .net "c", 3 0, L_0x7fc746f8fed0;  alias, 1 drivers
v0x7fc746b97820_0 .net "temp", 3 0, L_0x7fc746f8f950;  1 drivers
L_0x7fc746f8eb70 .part L_0x7fc746f90070, 0, 1;
L_0x7fc746f8ec10 .part L_0x7fc746f90190, 0, 1;
L_0x7fc746f8eda0 .part L_0x7fc746f90070, 1, 1;
L_0x7fc746f8ee80 .part L_0x7fc746f90190, 0, 1;
L_0x7fc746f8f050 .part L_0x7fc746f90070, 0, 1;
L_0x7fc746f8f120 .part L_0x7fc746f90190, 1, 1;
L_0x7fc746f8f2b0 .part L_0x7fc746f90070, 1, 1;
L_0x7fc746f8f3d0 .part L_0x7fc746f90190, 1, 1;
L_0x7fc746f8f7c0 .part L_0x7fc746f8f950, 0, 1;
L_0x7fc746f8f8b0 .part L_0x7fc746f8f950, 1, 1;
L_0x7fc746f8f950 .concat8 [ 1 1 1 1], L_0x7fc746f8ef60, L_0x7fc746f8f1c0, L_0x7fc746f8f510, L_0x7fc746f8f690;
L_0x7fc746f8fca0 .part L_0x7fc746f8f950, 2, 1;
L_0x7fc746f8fdc0 .part L_0x7fc746f8f950, 3, 1;
L_0x7fc746f8fed0 .concat8 [ 1 1 1 1], L_0x7fc746f8ecb0, L_0x7fc746f8f5e0, L_0x7fc746f8fb40, L_0x7fc746f8fbb0;
S_0x7fc746b96190 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b95e60;
 .timescale -9 -12;
L_0x7fc746f8ecb0 .functor AND 1, L_0x7fc746f8eb70, L_0x7fc746f8ec10, C4<1>, C4<1>;
L_0x7fc746f8ef60 .functor AND 1, L_0x7fc746f8eda0, L_0x7fc746f8ee80, C4<1>, C4<1>;
L_0x7fc746f8f1c0 .functor AND 1, L_0x7fc746f8f050, L_0x7fc746f8f120, C4<1>, C4<1>;
L_0x7fc746f8f510 .functor AND 1, L_0x7fc746f8f2b0, L_0x7fc746f8f3d0, C4<1>, C4<1>;
v0x7fc746b96d50_0 .net *"_ivl_0", 0 0, L_0x7fc746f8eb70;  1 drivers
v0x7fc746b96e10_0 .net *"_ivl_1", 0 0, L_0x7fc746f8ec10;  1 drivers
v0x7fc746b96eb0_0 .net *"_ivl_10", 0 0, L_0x7fc746f8f1c0;  1 drivers
v0x7fc746b96f60_0 .net *"_ivl_12", 0 0, L_0x7fc746f8f2b0;  1 drivers
v0x7fc746b97010_0 .net *"_ivl_13", 0 0, L_0x7fc746f8f3d0;  1 drivers
v0x7fc746b97100_0 .net *"_ivl_14", 0 0, L_0x7fc746f8f510;  1 drivers
v0x7fc746b971b0_0 .net *"_ivl_2", 0 0, L_0x7fc746f8ecb0;  1 drivers
v0x7fc746b97260_0 .net *"_ivl_4", 0 0, L_0x7fc746f8eda0;  1 drivers
v0x7fc746b97310_0 .net *"_ivl_5", 0 0, L_0x7fc746f8ee80;  1 drivers
v0x7fc746b97420_0 .net *"_ivl_6", 0 0, L_0x7fc746f8ef60;  1 drivers
v0x7fc746b974d0_0 .net *"_ivl_8", 0 0, L_0x7fc746f8f050;  1 drivers
v0x7fc746b97580_0 .net *"_ivl_9", 0 0, L_0x7fc746f8f120;  1 drivers
S_0x7fc746b96360 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b96190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f8f5e0 .functor XOR 1, L_0x7fc746f8f7c0, L_0x7fc746f8f8b0, C4<0>, C4<0>;
L_0x7fc746f8f690 .functor AND 1, L_0x7fc746f8f7c0, L_0x7fc746f8f8b0, C4<1>, C4<1>;
v0x7fc746b965b0_0 .net "a", 0 0, L_0x7fc746f8f7c0;  1 drivers
v0x7fc746b96660_0 .net "b", 0 0, L_0x7fc746f8f8b0;  1 drivers
v0x7fc746b96700_0 .net "c", 0 0, L_0x7fc746f8f690;  1 drivers
v0x7fc746b96790_0 .net "s", 0 0, L_0x7fc746f8f5e0;  1 drivers
S_0x7fc746b96830 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b96190;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f8fb40 .functor XOR 1, L_0x7fc746f8fca0, L_0x7fc746f8fdc0, C4<0>, C4<0>;
L_0x7fc746f8fbb0 .functor AND 1, L_0x7fc746f8fca0, L_0x7fc746f8fdc0, C4<1>, C4<1>;
v0x7fc746b96a60_0 .net "a", 0 0, L_0x7fc746f8fca0;  1 drivers
v0x7fc746b96b00_0 .net "b", 0 0, L_0x7fc746f8fdc0;  1 drivers
v0x7fc746b96ba0_0 .net "c", 0 0, L_0x7fc746f8fbb0;  1 drivers
v0x7fc746b96c50_0 .net "s", 0 0, L_0x7fc746f8fb40;  1 drivers
S_0x7fc746b98880 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746b888c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746b98a40 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc74640c430_0 .net "a", 3 0, L_0x7fc746f975e0;  1 drivers
v0x7fc74640c1d0_0 .net "b", 3 0, L_0x7fc746f97680;  1 drivers
v0x7fc74640c260_0 .net "c", 7 0, L_0x7fc746f97450;  alias, 1 drivers
v0x7fc74640c000_0 .net "concat1", 3 0, L_0x7fc746f96ba0;  1 drivers
v0x7fc74640c090_0 .net "concat2", 5 0, L_0x7fc746f96d80;  1 drivers
v0x7fc74640be30_0 .net "concat3", 5 0, L_0x7fc746f96e20;  1 drivers
v0x7fc74640bec0_0 .net "concat4", 5 0, L_0x7fc746f970a0;  1 drivers
v0x7fc74640b550_0 .net "mul_00", 3 0, L_0x7fc746f92320;  1 drivers
v0x7fc74640b5e0_0 .net "mul_01", 3 0, L_0x7fc746f95060;  1 drivers
v0x7fc74640b380_0 .net "mul_10", 3 0, L_0x7fc746f939a0;  1 drivers
v0x7fc74640b410_0 .net "mul_11", 3 0, L_0x7fc746f966d0;  1 drivers
v0x7fc74640b1b0_0 .net "sum_temp1", 3 0, L_0x7fc746f96c40;  1 drivers
v0x7fc74640b240_0 .net "sum_temp2", 5 0, L_0x7fc746f96f00;  1 drivers
v0x7fc74640ac40_0 .net "sum_temp3", 5 0, L_0x7fc746f97180;  1 drivers
L_0x7fc746f92480 .part L_0x7fc746f975e0, 0, 2;
L_0x7fc746f92520 .part L_0x7fc746f97680, 0, 2;
L_0x7fc746f93b40 .part L_0x7fc746f975e0, 2, 2;
L_0x7fc746f93c20 .part L_0x7fc746f97680, 0, 2;
L_0x7fc746f95200 .part L_0x7fc746f975e0, 0, 2;
L_0x7fc746f952d0 .part L_0x7fc746f97680, 2, 2;
L_0x7fc746f96870 .part L_0x7fc746f975e0, 2, 2;
L_0x7fc746f96990 .part L_0x7fc746f97680, 2, 2;
L_0x7fc746f96ab0 .part L_0x7fc746f92320, 2, 2;
L_0x7fc746f96c40 .arith/sum 4, L_0x7fc746f939a0, L_0x7fc746f96ba0;
L_0x7fc746f96f00 .arith/sum 6, L_0x7fc746f96d80, L_0x7fc746f96e20;
L_0x7fc746f97180 .arith/sum 6, L_0x7fc746f970a0, L_0x7fc746f96f00;
L_0x7fc746f972c0 .part L_0x7fc746f92320, 0, 2;
L_0x7fc746f97450 .concat8 [ 2 6 0 0], L_0x7fc746f972c0, L_0x7fc746f97530;
S_0x7fc746b98bd0 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc746b98880;
 .timescale -9 -12;
L_0x7fc746f97530 .functor BUFZ 6, L_0x7fc746f97180, C4<000000>, C4<000000>, C4<000000>;
v0x7fc74640cb70_0 .net *"_ivl_10", 1 0, L_0x7fc746f96ab0;  1 drivers
L_0x7fc746e05a50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74640cc00_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e05a50;  1 drivers
L_0x7fc746e05a98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746414fd0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e05a98;  1 drivers
L_0x7fc746e05ae0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc746415060_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e05ae0;  1 drivers
v0x7fc74640c570_0 .net *"_ivl_25", 1 0, L_0x7fc746f972c0;  1 drivers
v0x7fc74640c600_0 .net *"_ivl_27", 5 0, L_0x7fc746f97530;  1 drivers
L_0x7fc746e05a08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74640c3a0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e05a08;  1 drivers
L_0x7fc746f96ba0 .concat [ 2 2 0 0], L_0x7fc746f96ab0, L_0x7fc746e05a08;
L_0x7fc746f96d80 .concat [ 4 2 0 0], L_0x7fc746f95060, L_0x7fc746e05a50;
L_0x7fc746f96e20 .concat [ 2 4 0 0], L_0x7fc746e05a98, L_0x7fc746f966d0;
L_0x7fc746f970a0 .concat [ 4 2 0 0], L_0x7fc746f96c40, L_0x7fc746e05ae0;
S_0x7fc746b98d90 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc746b98bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b98f60 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746b9a510_0 .net "a", 1 0, L_0x7fc746f92480;  1 drivers
v0x7fc746b9a5d0_0 .net "b", 1 0, L_0x7fc746f92520;  1 drivers
v0x7fc746b9a670_0 .net "c", 3 0, L_0x7fc746f92320;  alias, 1 drivers
v0x7fc746b9a700_0 .net "temp", 3 0, L_0x7fc746f91da0;  1 drivers
L_0x7fc746f90fa0 .part L_0x7fc746f92480, 0, 1;
L_0x7fc746f91040 .part L_0x7fc746f92520, 0, 1;
L_0x7fc746f911d0 .part L_0x7fc746f92480, 1, 1;
L_0x7fc746f912b0 .part L_0x7fc746f92520, 0, 1;
L_0x7fc746f91480 .part L_0x7fc746f92480, 0, 1;
L_0x7fc746f91550 .part L_0x7fc746f92520, 1, 1;
L_0x7fc746f91700 .part L_0x7fc746f92480, 1, 1;
L_0x7fc746f91820 .part L_0x7fc746f92520, 1, 1;
L_0x7fc746f91c10 .part L_0x7fc746f91da0, 0, 1;
L_0x7fc746f91d00 .part L_0x7fc746f91da0, 1, 1;
L_0x7fc746f91da0 .concat8 [ 1 1 1 1], L_0x7fc746f91390, L_0x7fc746f915f0, L_0x7fc746f91960, L_0x7fc746f91ae0;
L_0x7fc746f920f0 .part L_0x7fc746f91da0, 2, 1;
L_0x7fc746f92210 .part L_0x7fc746f91da0, 3, 1;
L_0x7fc746f92320 .concat8 [ 1 1 1 1], L_0x7fc746f910e0, L_0x7fc746f91a30, L_0x7fc746f91f90, L_0x7fc746f92000;
S_0x7fc746b99070 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b98d90;
 .timescale -9 -12;
L_0x7fc746f910e0 .functor AND 1, L_0x7fc746f90fa0, L_0x7fc746f91040, C4<1>, C4<1>;
L_0x7fc746f91390 .functor AND 1, L_0x7fc746f911d0, L_0x7fc746f912b0, C4<1>, C4<1>;
L_0x7fc746f915f0 .functor AND 1, L_0x7fc746f91480, L_0x7fc746f91550, C4<1>, C4<1>;
L_0x7fc746f91960 .functor AND 1, L_0x7fc746f91700, L_0x7fc746f91820, C4<1>, C4<1>;
v0x7fc746b99c30_0 .net *"_ivl_0", 0 0, L_0x7fc746f90fa0;  1 drivers
v0x7fc746b99cf0_0 .net *"_ivl_1", 0 0, L_0x7fc746f91040;  1 drivers
v0x7fc746b99d90_0 .net *"_ivl_10", 0 0, L_0x7fc746f915f0;  1 drivers
v0x7fc746b99e40_0 .net *"_ivl_12", 0 0, L_0x7fc746f91700;  1 drivers
v0x7fc746b99ef0_0 .net *"_ivl_13", 0 0, L_0x7fc746f91820;  1 drivers
v0x7fc746b99fe0_0 .net *"_ivl_14", 0 0, L_0x7fc746f91960;  1 drivers
v0x7fc746b9a090_0 .net *"_ivl_2", 0 0, L_0x7fc746f910e0;  1 drivers
v0x7fc746b9a140_0 .net *"_ivl_4", 0 0, L_0x7fc746f911d0;  1 drivers
v0x7fc746b9a1f0_0 .net *"_ivl_5", 0 0, L_0x7fc746f912b0;  1 drivers
v0x7fc746b9a300_0 .net *"_ivl_6", 0 0, L_0x7fc746f91390;  1 drivers
v0x7fc746b9a3b0_0 .net *"_ivl_8", 0 0, L_0x7fc746f91480;  1 drivers
v0x7fc746b9a460_0 .net *"_ivl_9", 0 0, L_0x7fc746f91550;  1 drivers
S_0x7fc746b99240 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b99070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f91a30 .functor XOR 1, L_0x7fc746f91c10, L_0x7fc746f91d00, C4<0>, C4<0>;
L_0x7fc746f91ae0 .functor AND 1, L_0x7fc746f91c10, L_0x7fc746f91d00, C4<1>, C4<1>;
v0x7fc746b99490_0 .net "a", 0 0, L_0x7fc746f91c10;  1 drivers
v0x7fc746b99540_0 .net "b", 0 0, L_0x7fc746f91d00;  1 drivers
v0x7fc746b995e0_0 .net "c", 0 0, L_0x7fc746f91ae0;  1 drivers
v0x7fc746b99670_0 .net "s", 0 0, L_0x7fc746f91a30;  1 drivers
S_0x7fc746b99710 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b99070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f91f90 .functor XOR 1, L_0x7fc746f920f0, L_0x7fc746f92210, C4<0>, C4<0>;
L_0x7fc746f92000 .functor AND 1, L_0x7fc746f920f0, L_0x7fc746f92210, C4<1>, C4<1>;
v0x7fc746b99940_0 .net "a", 0 0, L_0x7fc746f920f0;  1 drivers
v0x7fc746b999e0_0 .net "b", 0 0, L_0x7fc746f92210;  1 drivers
v0x7fc746b99a80_0 .net "c", 0 0, L_0x7fc746f92000;  1 drivers
v0x7fc746b99b30_0 .net "s", 0 0, L_0x7fc746f91f90;  1 drivers
S_0x7fc746b9a800 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc746b98bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746b9a9d0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746412d70_0 .net "a", 1 0, L_0x7fc746f93b40;  1 drivers
v0x7fc746413950_0 .net "b", 1 0, L_0x7fc746f93c20;  1 drivers
v0x7fc746412360_0 .net "c", 3 0, L_0x7fc746f939a0;  alias, 1 drivers
v0x7fc74640a920_0 .net "temp", 3 0, L_0x7fc746f93420;  1 drivers
L_0x7fc746f925c0 .part L_0x7fc746f93b40, 0, 1;
L_0x7fc746f92660 .part L_0x7fc746f93c20, 0, 1;
L_0x7fc746f92830 .part L_0x7fc746f93b40, 1, 1;
L_0x7fc746f92910 .part L_0x7fc746f93c20, 0, 1;
L_0x7fc746f92b00 .part L_0x7fc746f93b40, 0, 1;
L_0x7fc746f92bd0 .part L_0x7fc746f93c20, 1, 1;
L_0x7fc746f92d80 .part L_0x7fc746f93b40, 1, 1;
L_0x7fc746f92ea0 .part L_0x7fc746f93c20, 1, 1;
L_0x7fc746f93290 .part L_0x7fc746f93420, 0, 1;
L_0x7fc746f93380 .part L_0x7fc746f93420, 1, 1;
L_0x7fc746f93420 .concat8 [ 1 1 1 1], L_0x7fc746f929f0, L_0x7fc746f92c70, L_0x7fc746f92fe0, L_0x7fc746f93160;
L_0x7fc746f93770 .part L_0x7fc746f93420, 2, 1;
L_0x7fc746f93890 .part L_0x7fc746f93420, 3, 1;
L_0x7fc746f939a0 .concat8 [ 1 1 1 1], L_0x7fc746f92700, L_0x7fc746f930b0, L_0x7fc746f93610, L_0x7fc746f93680;
S_0x7fc746b9ab40 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746b9a800;
 .timescale -9 -12;
L_0x7fc746f92700 .functor AND 1, L_0x7fc746f925c0, L_0x7fc746f92660, C4<1>, C4<1>;
L_0x7fc746f929f0 .functor AND 1, L_0x7fc746f92830, L_0x7fc746f92910, C4<1>, C4<1>;
L_0x7fc746f92c70 .functor AND 1, L_0x7fc746f92b00, L_0x7fc746f92bd0, C4<1>, C4<1>;
L_0x7fc746f92fe0 .functor AND 1, L_0x7fc746f92d80, L_0x7fc746f92ea0, C4<1>, C4<1>;
v0x7fc746b9b6f0_0 .net *"_ivl_0", 0 0, L_0x7fc746f925c0;  1 drivers
v0x7fc746b9b7b0_0 .net *"_ivl_1", 0 0, L_0x7fc746f92660;  1 drivers
v0x7fc746b9b850_0 .net *"_ivl_10", 0 0, L_0x7fc746f92c70;  1 drivers
v0x7fc74640a2b0_0 .net *"_ivl_12", 0 0, L_0x7fc746f92d80;  1 drivers
v0x7fc746418450_0 .net *"_ivl_13", 0 0, L_0x7fc746f92ea0;  1 drivers
v0x7fc74641adc0_0 .net *"_ivl_14", 0 0, L_0x7fc746f92fe0;  1 drivers
v0x7fc74641aa40_0 .net *"_ivl_2", 0 0, L_0x7fc746f92700;  1 drivers
v0x7fc746416e60_0 .net *"_ivl_4", 0 0, L_0x7fc746f92830;  1 drivers
v0x7fc7464160b0_0 .net *"_ivl_5", 0 0, L_0x7fc746f92910;  1 drivers
v0x7fc746414310_0 .net *"_ivl_6", 0 0, L_0x7fc746f929f0;  1 drivers
v0x7fc746413f90_0 .net *"_ivl_8", 0 0, L_0x7fc746f92b00;  1 drivers
v0x7fc7464130f0_0 .net *"_ivl_9", 0 0, L_0x7fc746f92bd0;  1 drivers
S_0x7fc746b9ad00 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc746b9ab40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f930b0 .functor XOR 1, L_0x7fc746f93290, L_0x7fc746f93380, C4<0>, C4<0>;
L_0x7fc746f93160 .functor AND 1, L_0x7fc746f93290, L_0x7fc746f93380, C4<1>, C4<1>;
v0x7fc746b9af50_0 .net "a", 0 0, L_0x7fc746f93290;  1 drivers
v0x7fc746b9b000_0 .net "b", 0 0, L_0x7fc746f93380;  1 drivers
v0x7fc746b9b0a0_0 .net "c", 0 0, L_0x7fc746f93160;  1 drivers
v0x7fc746b9b130_0 .net "s", 0 0, L_0x7fc746f930b0;  1 drivers
S_0x7fc746b9b1d0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc746b9ab40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f93610 .functor XOR 1, L_0x7fc746f93770, L_0x7fc746f93890, C4<0>, C4<0>;
L_0x7fc746f93680 .functor AND 1, L_0x7fc746f93770, L_0x7fc746f93890, C4<1>, C4<1>;
v0x7fc746b9b400_0 .net "a", 0 0, L_0x7fc746f93770;  1 drivers
v0x7fc746b9b4a0_0 .net "b", 0 0, L_0x7fc746f93890;  1 drivers
v0x7fc746b9b540_0 .net "c", 0 0, L_0x7fc746f93680;  1 drivers
v0x7fc746b9b5f0_0 .net "s", 0 0, L_0x7fc746f93610;  1 drivers
S_0x7fc746418090 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc746b98bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746417bb0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746416ae0_0 .net "a", 1 0, L_0x7fc746f95200;  1 drivers
v0x7fc746416b70_0 .net "b", 1 0, L_0x7fc746f952d0;  1 drivers
v0x7fc746416470_0 .net "c", 3 0, L_0x7fc746f95060;  alias, 1 drivers
v0x7fc746416500_0 .net "temp", 3 0, L_0x7fc746f94ae0;  1 drivers
L_0x7fc746f93d00 .part L_0x7fc746f95200, 0, 1;
L_0x7fc746f93da0 .part L_0x7fc746f952d0, 0, 1;
L_0x7fc746f93f30 .part L_0x7fc746f95200, 1, 1;
L_0x7fc746f94010 .part L_0x7fc746f952d0, 0, 1;
L_0x7fc746f941e0 .part L_0x7fc746f95200, 0, 1;
L_0x7fc746f942b0 .part L_0x7fc746f952d0, 1, 1;
L_0x7fc746f94440 .part L_0x7fc746f95200, 1, 1;
L_0x7fc746f94560 .part L_0x7fc746f952d0, 1, 1;
L_0x7fc746f94950 .part L_0x7fc746f94ae0, 0, 1;
L_0x7fc746f94a40 .part L_0x7fc746f94ae0, 1, 1;
L_0x7fc746f94ae0 .concat8 [ 1 1 1 1], L_0x7fc746f940f0, L_0x7fc746f94350, L_0x7fc746f946a0, L_0x7fc746f94820;
L_0x7fc746f94e30 .part L_0x7fc746f94ae0, 2, 1;
L_0x7fc746f94f50 .part L_0x7fc746f94ae0, 3, 1;
L_0x7fc746f95060 .concat8 [ 1 1 1 1], L_0x7fc746f93e40, L_0x7fc746f94770, L_0x7fc746f94cd0, L_0x7fc746f94d40;
S_0x7fc74640cf60 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc746418090;
 .timescale -9 -12;
L_0x7fc746f93e40 .functor AND 1, L_0x7fc746f93d00, L_0x7fc746f93da0, C4<1>, C4<1>;
L_0x7fc746f940f0 .functor AND 1, L_0x7fc746f93f30, L_0x7fc746f94010, C4<1>, C4<1>;
L_0x7fc746f94350 .functor AND 1, L_0x7fc746f941e0, L_0x7fc746f942b0, C4<1>, C4<1>;
L_0x7fc746f946a0 .functor AND 1, L_0x7fc746f94440, L_0x7fc746f94560, C4<1>, C4<1>;
v0x7fc746415ce0_0 .net *"_ivl_0", 0 0, L_0x7fc746f93d00;  1 drivers
v0x7fc746415d70_0 .net *"_ivl_1", 0 0, L_0x7fc746f93da0;  1 drivers
v0x7fc746409e10_0 .net *"_ivl_10", 0 0, L_0x7fc746f94350;  1 drivers
v0x7fc746409ea0_0 .net *"_ivl_12", 0 0, L_0x7fc746f94440;  1 drivers
v0x7fc74640a130_0 .net *"_ivl_13", 0 0, L_0x7fc746f94560;  1 drivers
v0x7fc74640a1c0_0 .net *"_ivl_14", 0 0, L_0x7fc746f946a0;  1 drivers
v0x7fc746406a70_0 .net *"_ivl_2", 0 0, L_0x7fc746f93e40;  1 drivers
v0x7fc746406b00_0 .net *"_ivl_4", 0 0, L_0x7fc746f93f30;  1 drivers
v0x7fc74641a3d0_0 .net *"_ivl_5", 0 0, L_0x7fc746f94010;  1 drivers
v0x7fc74641a460_0 .net *"_ivl_6", 0 0, L_0x7fc746f940f0;  1 drivers
v0x7fc746419fe0_0 .net *"_ivl_8", 0 0, L_0x7fc746f941e0;  1 drivers
v0x7fc74641a070_0 .net *"_ivl_9", 0 0, L_0x7fc746f942b0;  1 drivers
S_0x7fc7464087f0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74640cf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f94770 .functor XOR 1, L_0x7fc746f94950, L_0x7fc746f94a40, C4<0>, C4<0>;
L_0x7fc746f94820 .functor AND 1, L_0x7fc746f94950, L_0x7fc746f94a40, C4<1>, C4<1>;
v0x7fc74640f4f0_0 .net "a", 0 0, L_0x7fc746f94950;  1 drivers
v0x7fc746404a90_0 .net "b", 0 0, L_0x7fc746f94a40;  1 drivers
v0x7fc746417e20_0 .net "c", 0 0, L_0x7fc746f94820;  1 drivers
v0x7fc746417eb0_0 .net "s", 0 0, L_0x7fc746f94770;  1 drivers
S_0x7fc746404bc0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74640cf60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f94cd0 .functor XOR 1, L_0x7fc746f94e30, L_0x7fc746f94f50, C4<0>, C4<0>;
L_0x7fc746f94d40 .functor AND 1, L_0x7fc746f94e30, L_0x7fc746f94f50, C4<1>, C4<1>;
v0x7fc746417030_0 .net "a", 0 0, L_0x7fc746f94e30;  1 drivers
v0x7fc7464170c0_0 .net "b", 0 0, L_0x7fc746f94f50;  1 drivers
v0x7fc74641b6e0_0 .net "c", 0 0, L_0x7fc746f94d40;  1 drivers
v0x7fc74641b770_0 .net "s", 0 0, L_0x7fc746f94cd0;  1 drivers
S_0x7fc7464040e0 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746b98bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc74641a860 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc74640d3f0_0 .net "a", 1 0, L_0x7fc746f96870;  1 drivers
v0x7fc74640d480_0 .net "b", 1 0, L_0x7fc746f96990;  1 drivers
v0x7fc74640d220_0 .net "c", 3 0, L_0x7fc746f966d0;  alias, 1 drivers
v0x7fc74640d2b0_0 .net "temp", 3 0, L_0x7fc746f96150;  1 drivers
L_0x7fc746f95370 .part L_0x7fc746f96870, 0, 1;
L_0x7fc746f95410 .part L_0x7fc746f96990, 0, 1;
L_0x7fc746f955a0 .part L_0x7fc746f96870, 1, 1;
L_0x7fc746f95680 .part L_0x7fc746f96990, 0, 1;
L_0x7fc746f95850 .part L_0x7fc746f96870, 0, 1;
L_0x7fc746f95920 .part L_0x7fc746f96990, 1, 1;
L_0x7fc746f95ab0 .part L_0x7fc746f96870, 1, 1;
L_0x7fc746f95bd0 .part L_0x7fc746f96990, 1, 1;
L_0x7fc746f95fc0 .part L_0x7fc746f96150, 0, 1;
L_0x7fc746f960b0 .part L_0x7fc746f96150, 1, 1;
L_0x7fc746f96150 .concat8 [ 1 1 1 1], L_0x7fc746f95760, L_0x7fc746f959c0, L_0x7fc746f95d10, L_0x7fc746f95e90;
L_0x7fc746f964a0 .part L_0x7fc746f96150, 2, 1;
L_0x7fc746f965c0 .part L_0x7fc746f96150, 3, 1;
L_0x7fc746f966d0 .concat8 [ 1 1 1 1], L_0x7fc746f954b0, L_0x7fc746f95de0, L_0x7fc746f96340, L_0x7fc746f963b0;
S_0x7fc74640e8b0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc7464040e0;
 .timescale -9 -12;
L_0x7fc746f954b0 .functor AND 1, L_0x7fc746f95370, L_0x7fc746f95410, C4<1>, C4<1>;
L_0x7fc746f95760 .functor AND 1, L_0x7fc746f955a0, L_0x7fc746f95680, C4<1>, C4<1>;
L_0x7fc746f959c0 .functor AND 1, L_0x7fc746f95850, L_0x7fc746f95920, C4<1>, C4<1>;
L_0x7fc746f95d10 .functor AND 1, L_0x7fc746f95ab0, L_0x7fc746f95bd0, C4<1>, C4<1>;
v0x7fc746412700_0 .net *"_ivl_0", 0 0, L_0x7fc746f95370;  1 drivers
v0x7fc746412790_0 .net *"_ivl_1", 0 0, L_0x7fc746f95410;  1 drivers
v0x7fc74640fa00_0 .net *"_ivl_10", 0 0, L_0x7fc746f959c0;  1 drivers
v0x7fc74640fa90_0 .net *"_ivl_12", 0 0, L_0x7fc746f95ab0;  1 drivers
v0x7fc74640eea0_0 .net *"_ivl_13", 0 0, L_0x7fc746f95bd0;  1 drivers
v0x7fc74640ef30_0 .net *"_ivl_14", 0 0, L_0x7fc746f95d10;  1 drivers
v0x7fc74640f750_0 .net *"_ivl_2", 0 0, L_0x7fc746f954b0;  1 drivers
v0x7fc74640f7e0_0 .net *"_ivl_4", 0 0, L_0x7fc746f955a0;  1 drivers
v0x7fc746414550_0 .net *"_ivl_5", 0 0, L_0x7fc746f95680;  1 drivers
v0x7fc7464145e0_0 .net *"_ivl_6", 0 0, L_0x7fc746f95760;  1 drivers
v0x7fc746409c80_0 .net *"_ivl_8", 0 0, L_0x7fc746f95850;  1 drivers
v0x7fc746409d10_0 .net *"_ivl_9", 0 0, L_0x7fc746f95920;  1 drivers
S_0x7fc74640d790 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74640e8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f95de0 .functor XOR 1, L_0x7fc746f95fc0, L_0x7fc746f960b0, C4<0>, C4<0>;
L_0x7fc746f95e90 .functor AND 1, L_0x7fc746f95fc0, L_0x7fc746f960b0, C4<1>, C4<1>;
v0x7fc7464152b0_0 .net "a", 0 0, L_0x7fc746f95fc0;  1 drivers
v0x7fc746415340_0 .net "b", 0 0, L_0x7fc746f960b0;  1 drivers
v0x7fc746414d60_0 .net "c", 0 0, L_0x7fc746f95e90;  1 drivers
v0x7fc746414df0_0 .net "s", 0 0, L_0x7fc746f95de0;  1 drivers
S_0x7fc74640d5c0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74640e8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f96340 .functor XOR 1, L_0x7fc746f964a0, L_0x7fc746f965c0, C4<0>, C4<0>;
L_0x7fc746f963b0 .functor AND 1, L_0x7fc746f964a0, L_0x7fc746f965c0, C4<1>, C4<1>;
v0x7fc746415670_0 .net "a", 0 0, L_0x7fc746f964a0;  1 drivers
v0x7fc746415700_0 .net "b", 0 0, L_0x7fc746f965c0;  1 drivers
v0x7fc746414830_0 .net "c", 0 0, L_0x7fc746f963b0;  1 drivers
v0x7fc7464148c0_0 .net "s", 0 0, L_0x7fc746f96340;  1 drivers
S_0x7fc74640aa70 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc746b888c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x7fc746409da0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000100>;
v0x7fc74641ef50_0 .net "a", 3 0, L_0x7fc746f9dda0;  1 drivers
v0x7fc74641f010_0 .net "b", 3 0, L_0x7fc746f9dec0;  1 drivers
v0x7fc74641f0b0_0 .net "c", 7 0, L_0x7fc746f9dc10;  alias, 1 drivers
v0x7fc74641f160_0 .net "concat1", 3 0, L_0x7fc746f9d360;  1 drivers
v0x7fc74641f210_0 .net "concat2", 5 0, L_0x7fc746f9d540;  1 drivers
v0x7fc74641f300_0 .net "concat3", 5 0, L_0x7fc746f9d5e0;  1 drivers
v0x7fc74641f3b0_0 .net "concat4", 5 0, L_0x7fc746f9d860;  1 drivers
v0x7fc74641f460_0 .net "mul_00", 3 0, L_0x7fc746f98ac0;  1 drivers
v0x7fc74641f500_0 .net "mul_01", 3 0, L_0x7fc746f9b820;  1 drivers
v0x7fc74641f630_0 .net "mul_10", 3 0, L_0x7fc746f9a160;  1 drivers
v0x7fc74641f6c0_0 .net "mul_11", 3 0, L_0x7fc746f9ce90;  1 drivers
v0x7fc74641f750_0 .net "sum_temp1", 3 0, L_0x7fc746f9d400;  1 drivers
v0x7fc74641f7f0_0 .net "sum_temp2", 5 0, L_0x7fc746f9d6c0;  1 drivers
v0x7fc74641f8a0_0 .net "sum_temp3", 5 0, L_0x7fc746f9d940;  1 drivers
L_0x7fc746f98c60 .part L_0x7fc746f9dda0, 0, 2;
L_0x7fc746f98d00 .part L_0x7fc746f9dec0, 0, 2;
L_0x7fc746f9a300 .part L_0x7fc746f9dda0, 2, 2;
L_0x7fc746f9a3e0 .part L_0x7fc746f9dec0, 0, 2;
L_0x7fc746f9b9c0 .part L_0x7fc746f9dda0, 0, 2;
L_0x7fc746f9ba90 .part L_0x7fc746f9dec0, 2, 2;
L_0x7fc746f9d030 .part L_0x7fc746f9dda0, 2, 2;
L_0x7fc746f9d150 .part L_0x7fc746f9dec0, 2, 2;
L_0x7fc746f9d270 .part L_0x7fc746f98ac0, 2, 2;
L_0x7fc746f9d400 .arith/sum 4, L_0x7fc746f9a160, L_0x7fc746f9d360;
L_0x7fc746f9d6c0 .arith/sum 6, L_0x7fc746f9d540, L_0x7fc746f9d5e0;
L_0x7fc746f9d940 .arith/sum 6, L_0x7fc746f9d860, L_0x7fc746f9d6c0;
L_0x7fc746f9da80 .part L_0x7fc746f98ac0, 0, 2;
L_0x7fc746f9dc10 .concat8 [ 2 6 0 0], L_0x7fc746f9da80, L_0x7fc746f9dcf0;
S_0x7fc74640a750 .scope generate, "genblk1" "genblk1" 3 38, 3 38 0, S_0x7fc74640aa70;
 .timescale -9 -12;
L_0x7fc746f9dcf0 .functor BUFZ 6, L_0x7fc746f9d940, C4<000000>, C4<000000>, C4<000000>;
v0x7fc74641ea40_0 .net *"_ivl_10", 1 0, L_0x7fc746f9d270;  1 drivers
L_0x7fc746e05b70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74641eb00_0 .net/2u *"_ivl_13", 1 0, L_0x7fc746e05b70;  1 drivers
L_0x7fc746e05bb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74641eba0_0 .net/2u *"_ivl_17", 1 0, L_0x7fc746e05bb8;  1 drivers
L_0x7fc746e05c00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74641ec50_0 .net/2u *"_ivl_21", 1 0, L_0x7fc746e05c00;  1 drivers
v0x7fc74641ed00_0 .net *"_ivl_25", 1 0, L_0x7fc746f9da80;  1 drivers
v0x7fc74641edf0_0 .net *"_ivl_27", 5 0, L_0x7fc746f9dcf0;  1 drivers
L_0x7fc746e05b28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc74641eea0_0 .net/2u *"_ivl_8", 1 0, L_0x7fc746e05b28;  1 drivers
L_0x7fc746f9d360 .concat [ 2 2 0 0], L_0x7fc746f9d270, L_0x7fc746e05b28;
L_0x7fc746f9d540 .concat [ 4 2 0 0], L_0x7fc746f9b820, L_0x7fc746e05b70;
L_0x7fc746f9d5e0 .concat [ 2 4 0 0], L_0x7fc746e05bb8, L_0x7fc746f9ce90;
L_0x7fc746f9d860 .concat [ 4 2 0 0], L_0x7fc746f9d400, L_0x7fc746e05c00;
S_0x7fc74640a580 .scope module, "g0" "n_bit_mul" 3 40, 3 23 0, S_0x7fc74640a750;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746413db0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc746404880_0 .net "a", 1 0, L_0x7fc746f98c60;  1 drivers
v0x7fc7464042a0_0 .net "b", 1 0, L_0x7fc746f98d00;  1 drivers
v0x7fc746404330_0 .net "c", 3 0, L_0x7fc746f98ac0;  alias, 1 drivers
v0x7fc7464082e0_0 .net "temp", 3 0, L_0x7fc746f98540;  1 drivers
L_0x7fc746f97720 .part L_0x7fc746f98c60, 0, 1;
L_0x7fc746f977c0 .part L_0x7fc746f98d00, 0, 1;
L_0x7fc746f97950 .part L_0x7fc746f98c60, 1, 1;
L_0x7fc746f97a30 .part L_0x7fc746f98d00, 0, 1;
L_0x7fc746f97c20 .part L_0x7fc746f98c60, 0, 1;
L_0x7fc746f97cf0 .part L_0x7fc746f98d00, 1, 1;
L_0x7fc746f97ea0 .part L_0x7fc746f98c60, 1, 1;
L_0x7fc746f97fc0 .part L_0x7fc746f98d00, 1, 1;
L_0x7fc746f983b0 .part L_0x7fc746f98540, 0, 1;
L_0x7fc746f984a0 .part L_0x7fc746f98540, 1, 1;
L_0x7fc746f98540 .concat8 [ 1 1 1 1], L_0x7fc746f97b10, L_0x7fc746f97d90, L_0x7fc746f98100, L_0x7fc746f98280;
L_0x7fc746f98890 .part L_0x7fc746f98540, 2, 1;
L_0x7fc746f989b0 .part L_0x7fc746f98540, 3, 1;
L_0x7fc746f98ac0 .concat8 [ 1 1 1 1], L_0x7fc746f97860, L_0x7fc746f981d0, L_0x7fc746f98730, L_0x7fc746f987a0;
S_0x7fc74640a3b0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74640a580;
 .timescale -9 -12;
L_0x7fc746f97860 .functor AND 1, L_0x7fc746f97720, L_0x7fc746f977c0, C4<1>, C4<1>;
L_0x7fc746f97b10 .functor AND 1, L_0x7fc746f97950, L_0x7fc746f97a30, C4<1>, C4<1>;
L_0x7fc746f97d90 .functor AND 1, L_0x7fc746f97c20, L_0x7fc746f97cf0, C4<1>, C4<1>;
L_0x7fc746f98100 .functor AND 1, L_0x7fc746f97ea0, L_0x7fc746f97fc0, C4<1>, C4<1>;
v0x7fc7464076d0_0 .net *"_ivl_0", 0 0, L_0x7fc746f97720;  1 drivers
v0x7fc746407470_0 .net *"_ivl_1", 0 0, L_0x7fc746f977c0;  1 drivers
v0x7fc746407500_0 .net *"_ivl_10", 0 0, L_0x7fc746f97d90;  1 drivers
v0x7fc7464072a0_0 .net *"_ivl_12", 0 0, L_0x7fc746f97ea0;  1 drivers
v0x7fc746407330_0 .net *"_ivl_13", 0 0, L_0x7fc746f97fc0;  1 drivers
v0x7fc7464070d0_0 .net *"_ivl_14", 0 0, L_0x7fc746f98100;  1 drivers
v0x7fc746407160_0 .net *"_ivl_2", 0 0, L_0x7fc746f97860;  1 drivers
v0x7fc746406f00_0 .net *"_ivl_4", 0 0, L_0x7fc746f97950;  1 drivers
v0x7fc746406f90_0 .net *"_ivl_5", 0 0, L_0x7fc746f97a30;  1 drivers
v0x7fc746405560_0 .net *"_ivl_6", 0 0, L_0x7fc746f97b10;  1 drivers
v0x7fc7464055f0_0 .net *"_ivl_8", 0 0, L_0x7fc746f97c20;  1 drivers
v0x7fc7464047f0_0 .net *"_ivl_9", 0 0, L_0x7fc746f97cf0;  1 drivers
S_0x7fc746408110 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74640a3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f981d0 .functor XOR 1, L_0x7fc746f983b0, L_0x7fc746f984a0, C4<0>, C4<0>;
L_0x7fc746f98280 .functor AND 1, L_0x7fc746f983b0, L_0x7fc746f984a0, C4<1>, C4<1>;
v0x7fc74640acd0_0 .net "a", 0 0, L_0x7fc746f983b0;  1 drivers
v0x7fc746407f40_0 .net "b", 0 0, L_0x7fc746f984a0;  1 drivers
v0x7fc746407fd0_0 .net "c", 0 0, L_0x7fc746f98280;  1 drivers
v0x7fc746407d70_0 .net "s", 0 0, L_0x7fc746f981d0;  1 drivers
S_0x7fc746407ba0 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74640a3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f98730 .functor XOR 1, L_0x7fc746f98890, L_0x7fc746f989b0, C4<0>, C4<0>;
L_0x7fc746f987a0 .functor AND 1, L_0x7fc746f98890, L_0x7fc746f989b0, C4<1>, C4<1>;
v0x7fc746407e00_0 .net "a", 0 0, L_0x7fc746f98890;  1 drivers
v0x7fc746407810_0 .net "b", 0 0, L_0x7fc746f989b0;  1 drivers
v0x7fc7464078a0_0 .net "c", 0 0, L_0x7fc746f987a0;  1 drivers
v0x7fc746407640_0 .net "s", 0 0, L_0x7fc746f98730;  1 drivers
S_0x7fc74640ea80 .scope module, "g1" "n_bit_mul" 3 41, 3 23 0, S_0x7fc74640a750;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc746404910 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc74641b230_0 .net "a", 1 0, L_0x7fc746f9a300;  1 drivers
v0x7fc74641b2c0_0 .net "b", 1 0, L_0x7fc746f9a3e0;  1 drivers
v0x7fc74641b350_0 .net "c", 3 0, L_0x7fc746f9a160;  alias, 1 drivers
v0x7fc746413330_0 .net "temp", 3 0, L_0x7fc746f99be0;  1 drivers
L_0x7fc746f98da0 .part L_0x7fc746f9a300, 0, 1;
L_0x7fc746f98e40 .part L_0x7fc746f9a3e0, 0, 1;
L_0x7fc746f98ff0 .part L_0x7fc746f9a300, 1, 1;
L_0x7fc746f990d0 .part L_0x7fc746f9a3e0, 0, 1;
L_0x7fc746f992c0 .part L_0x7fc746f9a300, 0, 1;
L_0x7fc746f99390 .part L_0x7fc746f9a3e0, 1, 1;
L_0x7fc746f99540 .part L_0x7fc746f9a300, 1, 1;
L_0x7fc746f99660 .part L_0x7fc746f9a3e0, 1, 1;
L_0x7fc746f99a50 .part L_0x7fc746f99be0, 0, 1;
L_0x7fc746f99b40 .part L_0x7fc746f99be0, 1, 1;
L_0x7fc746f99be0 .concat8 [ 1 1 1 1], L_0x7fc746f991b0, L_0x7fc746f99430, L_0x7fc746f997a0, L_0x7fc746f99920;
L_0x7fc746f99f30 .part L_0x7fc746f99be0, 2, 1;
L_0x7fc746f9a050 .part L_0x7fc746f99be0, 3, 1;
L_0x7fc746f9a160 .concat8 [ 1 1 1 1], L_0x7fc746f98ee0, L_0x7fc746f99870, L_0x7fc746f99dd0, L_0x7fc746f99e40;
S_0x7fc7464065c0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74640ea80;
 .timescale -9 -12;
L_0x7fc746f98ee0 .functor AND 1, L_0x7fc746f98da0, L_0x7fc746f98e40, C4<1>, C4<1>;
L_0x7fc746f991b0 .functor AND 1, L_0x7fc746f98ff0, L_0x7fc746f990d0, C4<1>, C4<1>;
L_0x7fc746f99430 .functor AND 1, L_0x7fc746f992c0, L_0x7fc746f99390, C4<1>, C4<1>;
L_0x7fc746f997a0 .functor AND 1, L_0x7fc746f99540, L_0x7fc746f99660, C4<1>, C4<1>;
v0x7fc746408660_0 .net *"_ivl_0", 0 0, L_0x7fc746f98da0;  1 drivers
v0x7fc7464086f0_0 .net *"_ivl_1", 0 0, L_0x7fc746f98e40;  1 drivers
v0x7fc746406bf0_0 .net *"_ivl_10", 0 0, L_0x7fc746f99430;  1 drivers
v0x7fc746406c80_0 .net *"_ivl_12", 0 0, L_0x7fc746f99540;  1 drivers
v0x7fc746406d10_0 .net *"_ivl_13", 0 0, L_0x7fc746f99660;  1 drivers
v0x7fc746406da0_0 .net *"_ivl_14", 0 0, L_0x7fc746f997a0;  1 drivers
v0x7fc746406e30_0 .net *"_ivl_2", 0 0, L_0x7fc746f98ee0;  1 drivers
v0x7fc74641af60_0 .net *"_ivl_4", 0 0, L_0x7fc746f98ff0;  1 drivers
v0x7fc74641aff0_0 .net *"_ivl_5", 0 0, L_0x7fc746f990d0;  1 drivers
v0x7fc74641b080_0 .net *"_ivl_6", 0 0, L_0x7fc746f991b0;  1 drivers
v0x7fc74641b110_0 .net *"_ivl_8", 0 0, L_0x7fc746f992c0;  1 drivers
v0x7fc74641b1a0_0 .net *"_ivl_9", 0 0, L_0x7fc746f99390;  1 drivers
S_0x7fc74640c740 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc7464065c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f99870 .functor XOR 1, L_0x7fc746f99a50, L_0x7fc746f99b40, C4<0>, C4<0>;
L_0x7fc746f99920 .functor AND 1, L_0x7fc746f99a50, L_0x7fc746f99b40, C4<1>, C4<1>;
v0x7fc746408370_0 .net "a", 0 0, L_0x7fc746f99a50;  1 drivers
v0x7fc74640c8b0_0 .net "b", 0 0, L_0x7fc746f99b40;  1 drivers
v0x7fc74640c940_0 .net "c", 0 0, L_0x7fc746f99920;  1 drivers
v0x7fc746404d80_0 .net "s", 0 0, L_0x7fc746f99870;  1 drivers
S_0x7fc746404e10 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc7464065c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f99dd0 .functor XOR 1, L_0x7fc746f99f30, L_0x7fc746f9a050, C4<0>, C4<0>;
L_0x7fc746f99e40 .functor AND 1, L_0x7fc746f99f30, L_0x7fc746f9a050, C4<1>, C4<1>;
v0x7fc746404f80_0 .net "a", 0 0, L_0x7fc746f99f30;  1 drivers
v0x7fc7464084b0_0 .net "b", 0 0, L_0x7fc746f9a050;  1 drivers
v0x7fc746408540_0 .net "c", 0 0, L_0x7fc746f99e40;  1 drivers
v0x7fc7464085d0_0 .net "s", 0 0, L_0x7fc746f99dd0;  1 drivers
S_0x7fc7464133f0 .scope module, "g2" "n_bit_mul" 3 42, 3 23 0, S_0x7fc74640a750;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc7464135b0 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc74641cc90_0 .net "a", 1 0, L_0x7fc746f9b9c0;  1 drivers
v0x7fc74641cd50_0 .net "b", 1 0, L_0x7fc746f9ba90;  1 drivers
v0x7fc74641cdf0_0 .net "c", 3 0, L_0x7fc746f9b820;  alias, 1 drivers
v0x7fc74641ce80_0 .net "temp", 3 0, L_0x7fc746f9b2a0;  1 drivers
L_0x7fc746f9a4c0 .part L_0x7fc746f9b9c0, 0, 1;
L_0x7fc746f9a560 .part L_0x7fc746f9ba90, 0, 1;
L_0x7fc746f9a6f0 .part L_0x7fc746f9b9c0, 1, 1;
L_0x7fc746f9a7d0 .part L_0x7fc746f9ba90, 0, 1;
L_0x7fc746f9a9a0 .part L_0x7fc746f9b9c0, 0, 1;
L_0x7fc746f9aa70 .part L_0x7fc746f9ba90, 1, 1;
L_0x7fc746f9ac00 .part L_0x7fc746f9b9c0, 1, 1;
L_0x7fc746f9ad20 .part L_0x7fc746f9ba90, 1, 1;
L_0x7fc746f9b110 .part L_0x7fc746f9b2a0, 0, 1;
L_0x7fc746f9b200 .part L_0x7fc746f9b2a0, 1, 1;
L_0x7fc746f9b2a0 .concat8 [ 1 1 1 1], L_0x7fc746f9a8b0, L_0x7fc746f9ab10, L_0x7fc746f9ae60, L_0x7fc746f9afe0;
L_0x7fc746f9b5f0 .part L_0x7fc746f9b2a0, 2, 1;
L_0x7fc746f9b710 .part L_0x7fc746f9b2a0, 3, 1;
L_0x7fc746f9b820 .concat8 [ 1 1 1 1], L_0x7fc746f9a600, L_0x7fc746f9af30, L_0x7fc746f9b490, L_0x7fc746f9b500;
S_0x7fc74641b810 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc7464133f0;
 .timescale -9 -12;
L_0x7fc746f9a600 .functor AND 1, L_0x7fc746f9a4c0, L_0x7fc746f9a560, C4<1>, C4<1>;
L_0x7fc746f9a8b0 .functor AND 1, L_0x7fc746f9a6f0, L_0x7fc746f9a7d0, C4<1>, C4<1>;
L_0x7fc746f9ab10 .functor AND 1, L_0x7fc746f9a9a0, L_0x7fc746f9aa70, C4<1>, C4<1>;
L_0x7fc746f9ae60 .functor AND 1, L_0x7fc746f9ac00, L_0x7fc746f9ad20, C4<1>, C4<1>;
v0x7fc74641c3b0_0 .net *"_ivl_0", 0 0, L_0x7fc746f9a4c0;  1 drivers
v0x7fc74641c470_0 .net *"_ivl_1", 0 0, L_0x7fc746f9a560;  1 drivers
v0x7fc74641c510_0 .net *"_ivl_10", 0 0, L_0x7fc746f9ab10;  1 drivers
v0x7fc74641c5c0_0 .net *"_ivl_12", 0 0, L_0x7fc746f9ac00;  1 drivers
v0x7fc74641c670_0 .net *"_ivl_13", 0 0, L_0x7fc746f9ad20;  1 drivers
v0x7fc74641c760_0 .net *"_ivl_14", 0 0, L_0x7fc746f9ae60;  1 drivers
v0x7fc74641c810_0 .net *"_ivl_2", 0 0, L_0x7fc746f9a600;  1 drivers
v0x7fc74641c8c0_0 .net *"_ivl_4", 0 0, L_0x7fc746f9a6f0;  1 drivers
v0x7fc74641c970_0 .net *"_ivl_5", 0 0, L_0x7fc746f9a7d0;  1 drivers
v0x7fc74641ca80_0 .net *"_ivl_6", 0 0, L_0x7fc746f9a8b0;  1 drivers
v0x7fc74641cb30_0 .net *"_ivl_8", 0 0, L_0x7fc746f9a9a0;  1 drivers
v0x7fc74641cbe0_0 .net *"_ivl_9", 0 0, L_0x7fc746f9aa70;  1 drivers
S_0x7fc74641b9d0 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74641b810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f9af30 .functor XOR 1, L_0x7fc746f9b110, L_0x7fc746f9b200, C4<0>, C4<0>;
L_0x7fc746f9afe0 .functor AND 1, L_0x7fc746f9b110, L_0x7fc746f9b200, C4<1>, C4<1>;
v0x7fc74641bc10_0 .net "a", 0 0, L_0x7fc746f9b110;  1 drivers
v0x7fc74641bcc0_0 .net "b", 0 0, L_0x7fc746f9b200;  1 drivers
v0x7fc74641bd60_0 .net "c", 0 0, L_0x7fc746f9afe0;  1 drivers
v0x7fc74641bdf0_0 .net "s", 0 0, L_0x7fc746f9af30;  1 drivers
S_0x7fc74641be90 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74641b810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f9b490 .functor XOR 1, L_0x7fc746f9b5f0, L_0x7fc746f9b710, C4<0>, C4<0>;
L_0x7fc746f9b500 .functor AND 1, L_0x7fc746f9b5f0, L_0x7fc746f9b710, C4<1>, C4<1>;
v0x7fc74641c0c0_0 .net "a", 0 0, L_0x7fc746f9b5f0;  1 drivers
v0x7fc74641c160_0 .net "b", 0 0, L_0x7fc746f9b710;  1 drivers
v0x7fc74641c200_0 .net "c", 0 0, L_0x7fc746f9b500;  1 drivers
v0x7fc74641c2b0_0 .net "s", 0 0, L_0x7fc746f9b490;  1 drivers
S_0x7fc74641cf80 .scope module, "g3" "n_bit_mul" 3 43, 3 23 0, S_0x7fc74640a750;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /INPUT 2 "b";
    .port_info 2 /OUTPUT 4 "c";
P_0x7fc74641d140 .param/l "BIT_DEPTH" 0 3 25, +C4<00000000000000000000000000000010>;
v0x7fc74641e750_0 .net "a", 1 0, L_0x7fc746f9d030;  1 drivers
v0x7fc74641e810_0 .net "b", 1 0, L_0x7fc746f9d150;  1 drivers
v0x7fc74641e8b0_0 .net "c", 3 0, L_0x7fc746f9ce90;  alias, 1 drivers
v0x7fc74641e940_0 .net "temp", 3 0, L_0x7fc746f9c910;  1 drivers
L_0x7fc746f9bb30 .part L_0x7fc746f9d030, 0, 1;
L_0x7fc746f9bbd0 .part L_0x7fc746f9d150, 0, 1;
L_0x7fc746f9bd60 .part L_0x7fc746f9d030, 1, 1;
L_0x7fc746f9be40 .part L_0x7fc746f9d150, 0, 1;
L_0x7fc746f9c010 .part L_0x7fc746f9d030, 0, 1;
L_0x7fc746f9c0e0 .part L_0x7fc746f9d150, 1, 1;
L_0x7fc746f9c270 .part L_0x7fc746f9d030, 1, 1;
L_0x7fc746f9c390 .part L_0x7fc746f9d150, 1, 1;
L_0x7fc746f9c780 .part L_0x7fc746f9c910, 0, 1;
L_0x7fc746f9c870 .part L_0x7fc746f9c910, 1, 1;
L_0x7fc746f9c910 .concat8 [ 1 1 1 1], L_0x7fc746f9bf20, L_0x7fc746f9c180, L_0x7fc746f9c4d0, L_0x7fc746f9c650;
L_0x7fc746f9cc60 .part L_0x7fc746f9c910, 2, 1;
L_0x7fc746f9cd80 .part L_0x7fc746f9c910, 3, 1;
L_0x7fc746f9ce90 .concat8 [ 1 1 1 1], L_0x7fc746f9bc70, L_0x7fc746f9c5a0, L_0x7fc746f9cb00, L_0x7fc746f9cb70;
S_0x7fc74641d2b0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fc74641cf80;
 .timescale -9 -12;
L_0x7fc746f9bc70 .functor AND 1, L_0x7fc746f9bb30, L_0x7fc746f9bbd0, C4<1>, C4<1>;
L_0x7fc746f9bf20 .functor AND 1, L_0x7fc746f9bd60, L_0x7fc746f9be40, C4<1>, C4<1>;
L_0x7fc746f9c180 .functor AND 1, L_0x7fc746f9c010, L_0x7fc746f9c0e0, C4<1>, C4<1>;
L_0x7fc746f9c4d0 .functor AND 1, L_0x7fc746f9c270, L_0x7fc746f9c390, C4<1>, C4<1>;
v0x7fc74641de70_0 .net *"_ivl_0", 0 0, L_0x7fc746f9bb30;  1 drivers
v0x7fc74641df30_0 .net *"_ivl_1", 0 0, L_0x7fc746f9bbd0;  1 drivers
v0x7fc74641dfd0_0 .net *"_ivl_10", 0 0, L_0x7fc746f9c180;  1 drivers
v0x7fc74641e080_0 .net *"_ivl_12", 0 0, L_0x7fc746f9c270;  1 drivers
v0x7fc74641e130_0 .net *"_ivl_13", 0 0, L_0x7fc746f9c390;  1 drivers
v0x7fc74641e220_0 .net *"_ivl_14", 0 0, L_0x7fc746f9c4d0;  1 drivers
v0x7fc74641e2d0_0 .net *"_ivl_2", 0 0, L_0x7fc746f9bc70;  1 drivers
v0x7fc74641e380_0 .net *"_ivl_4", 0 0, L_0x7fc746f9bd60;  1 drivers
v0x7fc74641e430_0 .net *"_ivl_5", 0 0, L_0x7fc746f9be40;  1 drivers
v0x7fc74641e540_0 .net *"_ivl_6", 0 0, L_0x7fc746f9bf20;  1 drivers
v0x7fc74641e5f0_0 .net *"_ivl_8", 0 0, L_0x7fc746f9c010;  1 drivers
v0x7fc74641e6a0_0 .net *"_ivl_9", 0 0, L_0x7fc746f9c0e0;  1 drivers
S_0x7fc74641d480 .scope module, "s1" "ha" 3 67, 4 23 0, S_0x7fc74641d2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f9c5a0 .functor XOR 1, L_0x7fc746f9c780, L_0x7fc746f9c870, C4<0>, C4<0>;
L_0x7fc746f9c650 .functor AND 1, L_0x7fc746f9c780, L_0x7fc746f9c870, C4<1>, C4<1>;
v0x7fc74641d6d0_0 .net "a", 0 0, L_0x7fc746f9c780;  1 drivers
v0x7fc74641d780_0 .net "b", 0 0, L_0x7fc746f9c870;  1 drivers
v0x7fc74641d820_0 .net "c", 0 0, L_0x7fc746f9c650;  1 drivers
v0x7fc74641d8b0_0 .net "s", 0 0, L_0x7fc746f9c5a0;  1 drivers
S_0x7fc74641d950 .scope module, "s2" "ha" 3 68, 4 23 0, S_0x7fc74641d2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0x7fc746f9cb00 .functor XOR 1, L_0x7fc746f9cc60, L_0x7fc746f9cd80, C4<0>, C4<0>;
L_0x7fc746f9cb70 .functor AND 1, L_0x7fc746f9cc60, L_0x7fc746f9cd80, C4<1>, C4<1>;
v0x7fc74641db80_0 .net "a", 0 0, L_0x7fc746f9cc60;  1 drivers
v0x7fc74641dc20_0 .net "b", 0 0, L_0x7fc746f9cd80;  1 drivers
v0x7fc74641dcc0_0 .net "c", 0 0, L_0x7fc746f9cb70;  1 drivers
v0x7fc74641dd70_0 .net "s", 0 0, L_0x7fc746f9cb00;  1 drivers
    .scope S_0x7fc745683690;
T_0 ;
    %vpi_call 2 45 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc745683690 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc746422ad0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc746422880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc746422950_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fc746422880_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fc746422950_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fc746422880_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fc746422950_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x7fc746422880_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x7fc746422950_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7fc746422880_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x7fc746422950_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 250, 0, 32;
    %store/vec4 v0x7fc746422880_0, 0, 32;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0x7fc746422950_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 126, 0, 32;
    %store/vec4 v0x7fc746422880_0, 0, 32;
    %pushi/vec4 211, 0, 32;
    %store/vec4 v0x7fc746422950_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 5526, 0, 32;
    %store/vec4 v0x7fc746422880_0, 0, 32;
    %pushi/vec4 1660, 0, 32;
    %store/vec4 v0x7fc746422950_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7fc746422880_0, 0, 32;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7fc746422950_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 2097120, 0, 32;
    %store/vec4 v0x7fc746422880_0, 0, 32;
    %pushi/vec4 16776960, 0, 32;
    %store/vec4 v0x7fc746422950_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 2097120, 0, 32;
    %store/vec4 v0x7fc746422880_0, 0, 32;
    %pushi/vec4 17660, 0, 32;
    %store/vec4 v0x7fc746422950_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fc746422880_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fc746422950_0, 0, 32;
    %delay 20000, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./sim/n_bit_mul_tb.v";
    "./src/n_bit_mul.v";
    "./src/ha.v";
