{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus II Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk " "New assignment CONNECT_TO_SLD_NODE_ENTITY_PORT with value acq_clk has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "" 0 -1 1397057484182 ""}  } {  } 0 293031 "Detected changes in Quartus II Settings File (.qsf)." 0 0 "" 0 -1 1397057484182 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus II Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk " "New assignment CONNECT_TO_SLD_NODE_ENTITY_PORT with value acq_clk has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "" 0 -1 1397057484233 ""}  } {  } 0 293031 "Detected changes in Quartus II Settings File (.qsf)." 0 0 "" 0 -1 1397057484233 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus II Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk " "New assignment CONNECT_TO_SLD_NODE_ENTITY_PORT with value acq_clk has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "" 0 -1 1397057484283 ""}  } {  } 0 293031 "Detected changes in Quartus II Settings File (.qsf)." 0 0 "" 0 -1 1397057484283 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1397057484772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1397057484773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 09 17:31:24 2014 " "Processing started: Wed Apr 09 17:31:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1397057484773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1397057484773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rcb_ctrlr -c ddl_ctrlr " "Command: quartus_map --read_settings_files=on --write_settings_files=off rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1397057484773 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1397057485237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/lpm_counter0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1397057485619 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057485619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057485619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttcrx_resetn_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ttcrx_resetn_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ttcrx_resetn_counter-SYN " "Found design unit 1: ttcrx_resetn_counter-SYN" {  } { { "TTCRX_RESETn_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTCRX_RESETn_COUNTER.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1397057485621 ""} { "Info" "ISGN_ENTITY_NAME" "1 TTCRX_RESETn_COUNTER " "Found entity 1: TTCRX_RESETn_COUNTER" {  } { { "TTCRX_RESETn_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTCRX_RESETn_COUNTER.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057485621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057485621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll0.tdf 1 1 " "Found 1 design units, including 1 entities, in source file pll0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0 " "Found entity 1: PLL0" {  } { { "PLL0.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/PLL0.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057485625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057485625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_counter-SYN " "Found design unit 1: led_counter-SYN" {  } { { "LED_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/LED_COUNTER.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1397057485627 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_COUNTER " "Found entity 1: LED_COUNTER" {  } { { "LED_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/LED_COUNTER.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057485627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057485627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddl_fifo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ddl_fifo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddl_fifo " "Found entity 1: ddl_fifo" {  } { { "ddl_fifo.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_fifo.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057485630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057485630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddl_soft_reset_module.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ddl_soft_reset_module.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 DDL_SOFT_RESET_MODULE " "Found entity 1: DDL_SOFT_RESET_MODULE" {  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057485632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057485632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddl_ctrlr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ddl_ctrlr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddl_ctrlr " "Found entity 1: ddl_ctrlr" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057485634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057485634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l0_delay.tdf 1 1 " "Found 1 design units, including 1 entities, in source file l0_delay.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 L0_DELAY " "Found entity 1: L0_DELAY" {  } { { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057485635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057485635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttcrx_soft_reset_module.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ttcrx_soft_reset_module.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTCRX_SOFT_RESET_MODULE " "Found entity 1: TTCRX_SOFT_RESET_MODULE" {  } { { "TTCRX_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTCRX_SOFT_RESET_MODULE.tdf" 7 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057485637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057485637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddlctrlr.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ddlctrlr.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddlctrlr " "Found entity 1: ddlctrlr" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057485644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057485644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "header.tdf 1 1 " "Found 1 design units, including 1 entities, in source file header.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 header " "Found entity 1: header" {  } { { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/header.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057485647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057485647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttc_communication.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ttc_communication.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTC_COMMUNICATION " "Found entity 1: TTC_COMMUNICATION" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057485651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057485651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l0_to_column_gen.tdf 1 1 " "Found 1 design units, including 1 entities, in source file l0_to_column_gen.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 L0_TO_COLUMN_GEN " "Found entity 1: L0_TO_COLUMN_GEN" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 5 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057485653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057485653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttcrx_soft_reset_module_1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file ttcrx_soft_reset_module_1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 TTCRX_SOFT_RESET_MODULE_1 " "Found entity 1: TTCRX_SOFT_RESET_MODULE_1" {  } { { "TTCRX_SOFT_RESET_MODULE_1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTCRX_SOFT_RESET_MODULE_1.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057485655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057485655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "auto_reset_module.tdf 1 1 " "Found 1 design units, including 1 entities, in source file auto_reset_module.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 AUTO_RESET_MODULE " "Found entity 1: AUTO_RESET_MODULE" {  } { { "AUTO_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/AUTO_RESET_MODULE.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057485656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057485656 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ddl_ctrlr " "Elaborating entity \"ddl_ctrlr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1397057485804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddlctrlr ddlctrlr:inst " "Elaborating entity \"ddlctrlr\" for hierarchy \"ddlctrlr:inst\"" {  } { { "ddl_ctrlr.bdf" "inst" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 608 264 688 1120 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057485806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDL_SOFT_RESET_MODULE DDL_SOFT_RESET_MODULE:inst7 " "Elaborating entity \"DDL_SOFT_RESET_MODULE\" for hierarchy \"DDL_SOFT_RESET_MODULE:inst7\"" {  } { { "ddl_ctrlr.bdf" "inst7" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2432 -208 88 2560 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057485811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0 PLL0:inst44 " "Elaborating entity \"PLL0\" for hierarchy \"PLL0:inst44\"" {  } { { "ddl_ctrlr.bdf" "inst44" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 576 1368 1608 784 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057485812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL0:inst44\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL0:inst44\|altpll:altpll_component\"" {  } { { "PLL0.tdf" "altpll_component" { Text "C:/HMPID-FPGA/RCB_P2_23/PLL0.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057485841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL0:inst44\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL0:inst44\|altpll:altpll_component\"" {  } { { "PLL0.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/PLL0.tdf" 50 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1397057485844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL0:inst44\|altpll:altpll_component " "Instantiated megafunction \"PLL0:inst44\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 4 " "Parameter \"clk2_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 4 " "Parameter \"clk4_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 25000 " "Parameter \"inclk0_input_frequency\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Enhanced " "Parameter \"pll_type\" = \"Enhanced\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "spread_frequency 0 " "Parameter \"spread_frequency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 6 " "Parameter \"width_clock\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_phasecounterselect 4 " "Parameter \"width_phasecounterselect\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485845 ""}  } { { "PLL0.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/PLL0.tdf" 50 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1397057485845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTCRX_SOFT_RESET_MODULE TTCRX_SOFT_RESET_MODULE:inst66 " "Elaborating entity \"TTCRX_SOFT_RESET_MODULE\" for hierarchy \"TTCRX_SOFT_RESET_MODULE:inst66\"" {  } { { "ddl_ctrlr.bdf" "inst66" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1976 -616 -368 2072 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057485847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUTO_RESET_MODULE AUTO_RESET_MODULE:inst54 " "Elaborating entity \"AUTO_RESET_MODULE\" for hierarchy \"AUTO_RESET_MODULE:inst54\"" {  } { { "ddl_ctrlr.bdf" "inst54" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2440 688 936 2568 "inst54" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057485848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTC_COMMUNICATION TTC_COMMUNICATION:inst13 " "Elaborating entity \"TTC_COMMUNICATION\" for hierarchy \"TTC_COMMUNICATION:inst13\"" {  } { { "ddl_ctrlr.bdf" "inst13" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1448 -192 200 1704 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057485849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L0_DELAY L0_DELAY:inst68 " "Elaborating entity \"L0_DELAY\" for hierarchy \"L0_DELAY:inst68\"" {  } { { "ddl_ctrlr.bdf" "inst68" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -288 -152 0 -192 "inst68" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057485852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddl_fifo ddl_fifo:inst1 " "Elaborating entity \"ddl_fifo\" for hierarchy \"ddl_fifo:inst1\"" {  } { { "ddl_ctrlr.bdf" "inst1" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -8 -160 0 136 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057485853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ddl_fifo:inst1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\"" {  } { { "ddl_fifo.tdf" "scfifo_component" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_fifo.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057485891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ddl_fifo:inst1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"ddl_fifo:inst1\|scfifo:scfifo_component\"" {  } { { "ddl_fifo.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_fifo.tdf" 51 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1397057485892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ddl_fifo:inst1\|scfifo:scfifo_component " "Instantiated megafunction \"ddl_fifo:inst1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHU 10 " "Parameter \"LPM_WIDTHU\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE scfifo " "Parameter \"LPM_TYPE\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADD_RAM_OUTPUT_REGISTER ON " "Parameter \"ADD_RAM_OUTPUT_REGISTER\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 1024 " "Parameter \"LPM_NUMWORDS\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SHOWAHEAD OFF " "Parameter \"LPM_SHOWAHEAD\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "UNDERFLOW_CHECKING ON " "Parameter \"UNDERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OVERFLOW_CHECKING ON " "Parameter \"OVERFLOW_CHECKING\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057485892 ""}  } { { "ddl_fifo.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddl_fifo.tdf" 51 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1397057485892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_hu31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_hu31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_hu31 " "Found entity 1: scfifo_hu31" {  } { { "db/scfifo_hu31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/scfifo_hu31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057485934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057485934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_hu31 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated " "Elaborating entity \"scfifo_hu31\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057485934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_o441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_o441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_o441 " "Found entity 1: a_dpfifo_o441" {  } { { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057485942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057485942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_o441 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo " "Elaborating entity \"a_dpfifo_o441\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\"" {  } { { "db/scfifo_hu31.tdf" "dpfifo" { Text "C:/HMPID-FPGA/RCB_P2_23/db/scfifo_hu31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057485942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3e1 " "Found entity 1: altsyncram_t3e1" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/altsyncram_t3e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057485991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057485991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3e1 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram " "Elaborating entity \"altsyncram_t3e1\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\"" {  } { { "db/a_dpfifo_o441.tdf" "FIFOram" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057485992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_eq8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_eq8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_eq8 " "Found entity 1: cmpr_eq8" {  } { { "db/cmpr_eq8.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cmpr_eq8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057486035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057486035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eq8 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cmpr_eq8:almost_full_comparer " "Elaborating entity \"cmpr_eq8\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cmpr_eq8:almost_full_comparer\"" {  } { { "db/a_dpfifo_o441.tdf" "almost_full_comparer" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057486035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eq8 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cmpr_eq8:two_comparison " "Elaborating entity \"cmpr_eq8\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cmpr_eq8:two_comparison\"" {  } { { "db/a_dpfifo_o441.tdf" "two_comparison" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057486036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkb " "Found entity 1: cntr_kkb" {  } { { "db/cntr_kkb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_kkb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057486079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057486079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kkb ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_kkb:rd_ptr_msb " "Elaborating entity \"cntr_kkb\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_kkb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_o441.tdf" "rd_ptr_msb" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057486079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8m7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8m7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8m7 " "Found entity 1: cntr_8m7" {  } { { "db/cntr_8m7.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_8m7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057486122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057486122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8m7 ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_8m7:usedw_counter " "Elaborating entity \"cntr_8m7\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_8m7:usedw_counter\"" {  } { { "db/a_dpfifo_o441.tdf" "usedw_counter" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057486123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_slb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_slb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_slb " "Found entity 1: cntr_slb" {  } { { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_slb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057486166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057486166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_slb ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr " "Elaborating entity \"cntr_slb\" for hierarchy \"ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\"" {  } { { "db/a_dpfifo_o441.tdf" "wr_ptr" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057486166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "header header:inst15 " "Elaborating entity \"header\" for hierarchy \"header:inst15\"" {  } { { "ddl_ctrlr.bdf" "inst15" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1432 736 1072 1720 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057486169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTCRX_RESETn_COUNTER TTCRX_RESETn_COUNTER:inst50 " "Elaborating entity \"TTCRX_RESETn_COUNTER\" for hierarchy \"TTCRX_RESETn_COUNTER:inst50\"" {  } { { "ddl_ctrlr.bdf" "inst50" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 568 -728 -552 664 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057486171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\"" {  } { { "TTCRX_RESETn_COUNTER.vhd" "lpm_counter_component" { Text "C:/HMPID-FPGA/RCB_P2_23/TTCRX_RESETn_COUNTER.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057486189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\"" {  } { { "TTCRX_RESETn_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTCRX_RESETn_COUNTER.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1397057486190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057486190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057486190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057486190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057486190 ""}  } { { "TTCRX_RESETn_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTCRX_RESETn_COUNTER.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1397057486190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5i " "Found entity 1: cntr_d5i" {  } { { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057486234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057486234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5i TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated " "Elaborating entity \"cntr_d5i\" for hierarchy \"TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057486234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "L0_TO_COLUMN_GEN L0_TO_COLUMN_GEN:inst74 " "Elaborating entity \"L0_TO_COLUMN_GEN\" for hierarchy \"L0_TO_COLUMN_GEN:inst74\"" {  } { { "ddl_ctrlr.bdf" "inst74" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -336 144 424 -208 "inst74" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057486246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTCRX_SOFT_RESET_MODULE_1 TTCRX_SOFT_RESET_MODULE_1:inst6 " "Elaborating entity \"TTCRX_SOFT_RESET_MODULE_1\" for hierarchy \"TTCRX_SOFT_RESET_MODULE_1:inst6\"" {  } { { "ddl_ctrlr.bdf" "inst6" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2136 -632 -368 2232 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057486247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_COUNTER LED_COUNTER:inst58 " "Elaborating entity \"LED_COUNTER\" for hierarchy \"LED_COUNTER:inst58\"" {  } { { "ddl_ctrlr.bdf" "inst58" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2096 1848 1992 2208 "inst58" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057486248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter LED_COUNTER:inst58\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\"" {  } { { "LED_COUNTER.vhd" "lpm_counter_component" { Text "C:/HMPID-FPGA/RCB_P2_23/LED_COUNTER.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057486252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\"" {  } { { "LED_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/LED_COUNTER.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1397057486253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LED_COUNTER:inst58\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057486253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057486253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057486253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 22 " "Parameter \"lpm_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057486253 ""}  } { { "LED_COUNTER.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/LED_COUNTER.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1397057486253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c8j " "Found entity 1: cntr_c8j" {  } { { "db/cntr_c8j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_c8j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057486297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057486297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c8j LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated " "Elaborating entity \"cntr_c8j\" for hierarchy \"LED_COUNTER:inst58\|lpm_counter:lpm_counter_component\|cntr_c8j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057486297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst12 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst12\"" {  } { { "ddl_ctrlr.bdf" "inst12" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -40 -760 -616 40 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057486299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst12\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst12\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "C:/HMPID-FPGA/RCB_P2_23/lpm_counter0.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057486303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst12\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst12\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/lpm_counter0.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1397057486305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst12\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst12\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057486305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057486305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057486305 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1397057486305 ""}  } { { "lpm_counter0.vhd" "" { Text "C:/HMPID-FPGA/RCB_P2_23/lpm_counter0.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1397057486305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qpi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qpi " "Found entity 1: cntr_qpi" {  } { { "db/cntr_qpi.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_qpi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057486348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057486348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qpi lpm_counter0:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_qpi:auto_generated " "Elaborating entity \"cntr_qpi\" for hierarchy \"lpm_counter0:inst12\|lpm_counter:LPM_COUNTER_component\|cntr_qpi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1397057486349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6l14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6l14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6l14 " "Found entity 1: altsyncram_6l14" {  } { { "db/altsyncram_6l14.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/altsyncram_6l14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057487043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057487043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_apc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_apc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_apc " "Found entity 1: mux_apc" {  } { { "db/mux_apc.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/mux_apc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057487122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057487122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_trf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_trf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_trf " "Found entity 1: decode_trf" {  } { { "db/decode_trf.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/decode_trf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057487179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057487179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1di.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1di.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1di " "Found entity 1: cntr_1di" {  } { { "db/cntr_1di.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_1di.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057487231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057487231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bdc " "Found entity 1: cmpr_bdc" {  } { { "db/cmpr_bdc.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cmpr_bdc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057487273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057487273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g1j " "Found entity 1: cntr_g1j" {  } { { "db/cntr_g1j.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_g1j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057487323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057487323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sci " "Found entity 1: cntr_sci" {  } { { "db/cntr_sci.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_sci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057487379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057487379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_adc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_adc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_adc " "Found entity 1: cmpr_adc" {  } { { "db/cmpr_adc.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cmpr_adc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057487421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057487421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ivi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ivi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ivi " "Found entity 1: cntr_ivi" {  } { { "db/cntr_ivi.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_ivi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057487471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057487471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7dc " "Found entity 1: cmpr_7dc" {  } { { "db/cmpr_7dc.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cmpr_7dc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1397057487513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1397057487513 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1397057487567 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1397057488083 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1397057488083 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|MODULE_SM " "State machine \"\|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|MODULE_SM\" will be implemented as a safe state machine." {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1397057488683 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|header:inst15\|HEADER_SM " "State machine \"\|ddl_ctrlr\|header:inst15\|HEADER_SM\" will be implemented as a safe state machine." {  } { { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/header.tdf" 32 2 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1397057488684 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|L0_DELAY:inst68\|DELAY_SM " "State machine \"\|ddl_ctrlr\|L0_DELAY:inst68\|DELAY_SM\" will be implemented as a safe state machine." {  } { { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1397057488684 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|DECODER_SM " "State machine \"\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|DECODER_SM\" will be implemented as a safe state machine." {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 110 2 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1397057488685 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|SEQ_CONTROLLER_SM " "State machine \"\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|SEQ_CONTROLLER_SM\" will be implemented as a safe state machine." {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 135 2 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1397057488687 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|MODULE_SM " "State machine \"\|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|MODULE_SM\" will be implemented as a safe state machine." {  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1397057488688 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|ddlctrlr:inst\|RCB_SM " "State machine \"\|ddl_ctrlr\|ddlctrlr:inst\|RCB_SM\" will be implemented as a safe state machine." {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1397057488713 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_SM " "State machine \"\|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_SM\" will be implemented as a safe state machine." {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1 1397057488725 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 278 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 278 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1 1397057489606 ""}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_STARTED_INFO" "" "Performing gate-level register retiming" {  } {  } 0 13086 "Performing gate-level register retiming" 0 0 "" 0 -1 1397057493951 ""}
{ "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_HDR" "358 " "Not allowed to move 358 registers" { { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_INPUT_DETAILS" "133 " "Not allowed to move at least 133 registers because they are in a sequence of registers directly fed by input pins" {  } {  } 0 13094 "Not allowed to move at least %1!d! registers because they are in a sequence of registers directly fed by input pins" 0 0 "" 0 -1 1397057494014 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FED_BY_OTHER_CLOCK_DETAILS" "102 " "Not allowed to move at least 102 registers because they are fed by registers in a different clock domain" {  } {  } 0 13098 "Not allowed to move at least %1!d! registers because they are fed by registers in a different clock domain" 0 0 "" 0 -1 1397057494014 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_OTHER_CLOCK_DETAILS" "44 " "Not allowed to move at least 44 registers because they feed registers in a different clock domain" {  } {  } 0 13099 "Not allowed to move at least %1!d! registers because they feed registers in a different clock domain" 0 0 "" 0 -1 1397057494014 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_SECONDARIES_DETAILS" "5 " "Not allowed to move at least 5 registers because they feed clock or asynchronous control signals of other registers" {  } {  } 0 13100 "Not allowed to move at least %1!d! registers because they feed clock or asynchronous control signals of other registers" 0 0 "" 0 -1 1397057494014 ""} { "Info" "IMLS_MLS_RETIMING_USER_DONT_TOUCH_DETAILS" "74 " "Not allowed to move at least 74 registers due to user assignments" {  } {  } 0 13101 "Not allowed to move at least %1!d! registers due to user assignments" 0 0 "" 0 -1 1397057494014 ""}  } {  } 0 13093 "Not allowed to move %1!d! registers" 0 0 "" 0 -1 1397057494014 ""}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_HDR" "1 " "The Quartus II software applied gate-level register retiming to 1 clock domains" { { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "!PLL0:inst44\|altpll:altpll_component\|_clk4 1 0 5 " "The Quartus II software applied gate-level register retiming to clock \"!PLL0:inst44\|altpll:altpll_component\|_clk4\": created 1 new registers, removed 0 registers, left 5 registers untouched" {  } {  } 0 13092 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1 1397057494226 ""}  } {  } 0 13089 "The Quartus II software applied gate-level register retiming to %1!d! clock domains" 0 0 "" 0 -1 1397057494226 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SPARE_LVDS GND " "Pin \"SPARE_LVDS\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1600 2096 2272 1616 "SPARE_LVDS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397057494275 "|ddl_ctrlr|SPARE_LVDS"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SPARE1 GND " "Pin \"G_SPARE1\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1632 2096 2272 1648 "G_SPARE1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397057494275 "|ddl_ctrlr|G_SPARE1"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SPARE2 GND " "Pin \"G_SPARE2\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1664 2096 2272 1680 "G_SPARE2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397057494275 "|ddl_ctrlr|G_SPARE2"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATABUS_ADD\[3\] GND " "Pin \"DATABUS_ADD\[3\]\" is stuck at GND" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1808 2080 2256 1824 "DATABUS_ADD\[7..0\]" "" } { 1720 2080 2256 1736 "DATABUS_ADD\[12..8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1397057494275 "|ddl_ctrlr|DATABUS_ADD[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1397057494275 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 135 2 0 } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } } { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/header.tdf" 32 2 0 } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 110 2 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1397057494312 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "inst28 " "Logic cell \"inst28\"" {  } { { "ddl_ctrlr.bdf" "inst28" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1384 1864 1912 1416 "inst28" "" } } } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1397057495049 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1397057495049 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1 1397057495095 ""}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_STARTED_INFO" "" "Performing gate-level register retiming" {  } {  } 0 13086 "Performing gate-level register retiming" 0 0 "" 0 -1 1397057495225 ""}
{ "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_HDR" "244 " "Not allowed to move 244 registers" { { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_INPUT_DETAILS" "74 " "Not allowed to move at least 74 registers because they are in a sequence of registers directly fed by input pins" {  } {  } 0 13094 "Not allowed to move at least %1!d! registers because they are in a sequence of registers directly fed by input pins" 0 0 "" 0 -1 1397057495272 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FED_BY_OTHER_CLOCK_DETAILS" "60 " "Not allowed to move at least 60 registers because they are fed by registers in a different clock domain" {  } {  } 0 13098 "Not allowed to move at least %1!d! registers because they are fed by registers in a different clock domain" 0 0 "" 0 -1 1397057495272 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_OTHER_CLOCK_DETAILS" "109 " "Not allowed to move at least 109 registers because they feed registers in a different clock domain" {  } {  } 0 13099 "Not allowed to move at least %1!d! registers because they feed registers in a different clock domain" 0 0 "" 0 -1 1397057495272 ""} { "Info" "IMLS_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_SECONDARIES_DETAILS" "1 " "Not allowed to move at least 1 registers because they feed clock or asynchronous control signals of other registers" {  } {  } 0 13100 "Not allowed to move at least %1!d! registers because they feed clock or asynchronous control signals of other registers" 0 0 "" 0 -1 1397057495272 ""}  } {  } 0 13093 "Not allowed to move %1!d! registers" 0 0 "" 0 -1 1397057495272 ""}
{ "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_HDR" "1 " "The Quartus II software applied gate-level register retiming to 1 clock domains" { { "Info" "IMLS_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "sld_signaltap:auto_signaltap_0\|raw_tck 4 2 120 " "The Quartus II software applied gate-level register retiming to clock \"sld_signaltap:auto_signaltap_0\|raw_tck\": created 4 new registers, removed 2 registers, left 120 registers untouched" {  } {  } 0 13092 "The Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0 "" 0 -1 1397057495289 ""}  } {  } 0 13089 "The Quartus II software applied gate-level register retiming to %1!d! clock domains" 0 0 "" 0 -1 1397057495289 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1397057495309 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1397057495399 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 49 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 49 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1397057495883 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1397057495921 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1397057495921 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2103 " "Implemented 2103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1397057496166 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1397057496166 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Implemented 34 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1397057496166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1932 " "Implemented 1932 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1397057496166 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1397057496166 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1397057496166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1397057496166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "505 " "Peak virtual memory: 505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1397057496208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 09 17:31:36 2014 " "Processing ended: Wed Apr 09 17:31:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1397057496208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1397057496208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1397057496208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1397057496208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1397057497206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1397057497207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 09 17:31:36 2014 " "Processing started: Wed Apr 09 17:31:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1397057497207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1397057497207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1397057497207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1397057497396 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ddl_ctrlr EP2S15F484C5 " "Selected device EP2S15F484C5 for design \"ddl_ctrlr\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1397057497652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1397057497689 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1397057497689 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL0:inst44\|altpll:altpll_component\|pll Enhanced PLL " "Implemented PLL \"PLL0:inst44\|altpll:altpll_component\|pll\" as Enhanced PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:inst44\|altpll:altpll_component\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL0:inst44\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1397057497798 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:inst44\|altpll:altpll_component\|_clk1 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for PLL0:inst44\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1397057497798 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:inst44\|altpll:altpll_component\|_clk2 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for PLL0:inst44\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1397057497798 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:inst44\|altpll:altpll_component\|_clk4 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL0:inst44\|altpll:altpll_component\|_clk4 port" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1397057497798 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1397057497798 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1 1397057497852 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C5 " "Device EP2S30F484C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1397057498180 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C5 " "Device EP2S60F484C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1397057498180 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C5ES " "Device EP2S60F484C5ES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1397057498180 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S90H484C5 " "Device EP2S90H484C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1397057498180 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1397057498180 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "18 " "Fitter converted 18 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~CS~ T16 " "Pin ~CS~ is reserved at location T16" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~CS~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~CS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 5860 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397057498187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nWS~ V16 " "Pin ~nWS~ is reserved at location V16" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~nWS~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nWS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 5861 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397057498187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nRS~ W17 " "Pin ~nRS~ is reserved at location W17" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~nRS~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nRS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 5862 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397057498187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~RUnLU~ V11 " "Pin ~RUnLU~ is reserved at location V11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~RUnLU~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~RUnLU~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 5863 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397057498187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCS~ W12 " "Pin ~nCS~ is reserved at location W12" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~nCS~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCS~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 5864 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397057498187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~PGM2~ D12 " "Pin ~PGM2~ is reserved at location D12" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~PGM2~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~PGM2~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 5865 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397057498187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~PGM0~ H11 " "Pin ~PGM0~ is reserved at location H11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~PGM0~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~PGM0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 5866 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397057498187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~PGM1~ E11 " "Pin ~PGM1~ is reserved at location E11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~PGM1~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~PGM1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 5867 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397057498187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Pin ~DATA0~ is reserved at location E13" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA0~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 5868 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397057498187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~CRC_ERROR~ E12 " "Pin ~CRC_ERROR~ is reserved at location E12" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~CRC_ERROR~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~CRC_ERROR~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 5869 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397057498187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA1~ H12 " "Pin ~DATA1~ is reserved at location H12" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA1~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 5870 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397057498187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA2~ D17 " "Pin ~DATA2~ is reserved at location D17" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA2~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA2~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 5871 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397057498187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA4~ E16 " "Pin ~DATA4~ is reserved at location E16" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA4~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA4~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 5872 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397057498187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA3~ A19 " "Pin ~DATA3~ is reserved at location A19" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA3~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA3~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 5873 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397057498187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA5~ E17 " "Pin ~DATA5~ is reserved at location E17" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA5~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA5~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 5874 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397057498187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA6~ B19 " "Pin ~DATA6~ is reserved at location B19" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA6~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA6~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 5875 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397057498187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~RDYnBSY~ F17 " "Pin ~RDYnBSY~ is reserved at location F17" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~RDYnBSY~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~RDYnBSY~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 5876 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397057498187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA7~ D18 " "Pin ~DATA7~ is reserved at location D18" {  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { ~DATA7~ } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~DATA7~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 5877 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1397057498187 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1397057498187 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1397057498196 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1397057498338 ""}
{ "Critical Warning" "WFARM_FARM_PLL_CLKIN_FED_BY_GCLK" "PLL0:inst44\|altpll:altpll_component\|pll CLK40DES1 " "Input pin \"CLK40DES1\" feeds inclk port of PLL \"PLL0:inst44\|altpll:altpll_component\|pll\" by global clock - I/O timing will be affected" {  } { { "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK40DES1" } } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -176 -1368 -1200 -160 "CLK40DES1" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK40DES1 } "NODE_NAME" } } { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { CLK40DES1 } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 145 6720 7625 0} { 0 { 0 ""} 0 1373 6720 7625 0}  }  } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 576 1368 1608 784 "inst44" "" } } } } { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL0:inst44|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 1 164040 "Input pin \"%2!s!\" feeds inclk port of PLL \"%1!s!\" by global clock - I/O timing will be affected" 0 0 "" 0 -1 1397057498374 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1397057498537 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1397057498537 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1397057498537 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1397057498537 ""}
{ "Info" "ISTA_SDC_FOUND" "ddl_ctrlr.sdc " "Reading SDC File: 'ddl_ctrlr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1397057498546 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1397057498580 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397057498580 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397057498580 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397057498580 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000    CLK40DES1 " "  25.000    CLK40DES1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397057498580 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " "  25.000 ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397057498580 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000       inst63 " "  25.000       inst63" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397057498580 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000       inst85 " "  25.000       inst85" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397057498580 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " "  25.000 PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397057498580 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " "  50.000 PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397057498580 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " " 100.000 PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397057498580 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250 PLL0:inst44\|altpll:altpll_component\|_clk4 " "   6.250 PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397057498580 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1397057498580 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK40DES1 (placed in PIN N20 (CLK3p, Input)) " "Automatically promoted node CLK40DES1 (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397057498718 ""}  } { { "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/eda/altera/v12_0/quartus/bin64/pin_planner.ppl" { CLK40DES1 } } } { "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK40DES1" } } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -176 -1368 -1200 -160 "CLK40DES1" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK40DES1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 145 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397057498718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:inst44\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_5) " "Automatically promoted node PLL0:inst44\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397057498718 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X21_Y27_N8 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X21_Y27_N8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397057498718 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL0:inst44|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 1373 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397057498718 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:inst44\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_5) " "Automatically promoted node PLL0:inst44\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397057498719 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL0:inst44|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 1373 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397057498719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:inst44\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_5) " "Automatically promoted node PLL0:inst44\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397057498719 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL0:inst44|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 1373 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397057498719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:inst44\|altpll:altpll_component\|_clk4 (placed in counter C3 of PLL_5) " "Automatically promoted node PLL0:inst44\|altpll:altpll_component\|_clk4 (placed in counter C3 of PLL_5)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397057498719 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 774 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL0:inst44|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 1373 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397057498719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397057498719 ""}  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 4127 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397057498719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ddlctrlr:inst\|FIFO_CLK  " "Automatically promoted node ddlctrlr:inst\|FIFO_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397057498719 ""}  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 1736 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|FIFO_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 1647 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397057498719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst63  " "Automatically promoted node inst63 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397057498719 ""}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 576 -808 -744 656 "inst63" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst63 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 1836 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397057498719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst85  " "Automatically promoted node inst85 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397057498719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst64 " "Destination node inst64" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 1826 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst21~0 " "Destination node inst21~0" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 304 960 1024 416 "inst21" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 2335 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst20 " "Destination node inst20" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 1833 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst72 " "Destination node inst72" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -248 1008 1072 -200 "inst72" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst72 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 1848 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|WORD_NMBER_COMP\[9\]~0 " "Destination node ddlctrlr:inst\|WORD_NMBER_COMP\[9\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 76 16 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WORD_NMBER_COMP[9]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 2442 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst21~4 " "Destination node inst21~4" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 304 960 1024 416 "inst21" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 2488 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|WRITE_fbTEN_pulse~0 " "Destination node ddlctrlr:inst\|WRITE_fbTEN_pulse~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 2800 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[26\]~0 " "Destination node DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[26\]~0" {  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 22 14 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 2926 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|DDL_SOFT_RESET_MODULE~0 " "Destination node ddlctrlr:inst\|DDL_SOFT_RESET_MODULE~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 58 3 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DDL_SOFT_RESET_MODULE~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 3201 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|LOCAL_BUS_REG\[18\]~0 " "Destination node ddlctrlr:inst\|LOCAL_BUS_REG\[18\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 3214 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498719 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1397057498719 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1397057498719 ""}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 1827 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397057498719 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst20  " "Automatically promoted node inst20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397057498720 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0 " "Destination node L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 17 13 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_COUNTER[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 2632 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498720 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1 " "Destination node TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 65 19 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L2_TIMEOUT_COUNTER[15]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 3121 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498720 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0 " "Destination node TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 64 16 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L1_TIME_COUNTER[8]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 3179 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498720 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "L0_DELAY:inst68\|COUNTER\[4\]~1 " "Destination node L0_DELAY:inst68\|COUNTER\[4\]~1" {  } { { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 3200 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498720 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[11\]~0 " "Destination node TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[11\]~0" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 50 14 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L2_DETECTOR_A[11]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 3254 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498720 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0 " "Destination node TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 63 1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L0_FLAG_DELAY5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 3288 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498720 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst65~0 " "Destination node inst65~0" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -24 2008 2072 56 "inst65" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst65~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 3336 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498720 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1397057498720 ""}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 1833 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397057498720 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397057498721 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|status_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 629 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 4591 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498721 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 4587 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498721 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 628 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 4588 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498721 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1397057498721 ""}  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 5024 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397057498721 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst64  " "Automatically promoted node inst64 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397057498722 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|COLUMN_NMBER\[3\]~0 " "Destination node ddlctrlr:inst\|COLUMN_NMBER\[3\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 80 13 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|COLUMN_NMBER[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 2427 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498722 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|ZERO_SUPP_COLUMN\[3\]~0 " "Destination node ddlctrlr:inst\|ZERO_SUPP_COLUMN\[3\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 102 17 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_COLUMN[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 2433 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498722 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|SEGMENT_COUNTER\[1\]~0 " "Destination node ddlctrlr:inst\|SEGMENT_COUNTER\[1\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 81 16 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEGMENT_COUNTER[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 2440 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498722 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|CMD_DEC_REG\[7\]~1 " "Destination node ddlctrlr:inst\|CMD_DEC_REG\[7\]~1" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 75 12 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|CMD_DEC_REG[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 2515 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498722 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ddlctrlr:inst\|WAIT_CLEAR_BUSY\[5\]~0 " "Destination node ddlctrlr:inst\|WAIT_CLEAR_BUSY\[5\]~0" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 99 16 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WAIT_CLEAR_BUSY[5]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 3061 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498722 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1397057498722 ""}  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 616 40 104 664 "inst64" "" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst64 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 1826 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397057498722 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:sld_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397057498722 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:sld_hub_inst\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 4391 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498722 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 5302 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498722 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1397057498722 ""}  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/eda/altera/v12_0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|clr_reg" } } } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 4252 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397057498722 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1397057498722 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 4308 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498722 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 4309 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498722 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 4392 6720 7625 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1397057498722 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1397057498722 ""}  } { { "sld_hub.vhd" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 0 { 0 ""} 0 4152 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1397057498722 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1397057498964 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1397057498967 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1397057498967 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1397057498970 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1397057498975 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1397057498977 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1 1397057499097 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1397057499101 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1397057499101 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1397057499146 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1397057499236 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "PLL0:inst44\|altpll:altpll_component\|pll 0 " "PLL \"PLL0:inst44\|altpll:altpll_component\|pll\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] PLL0:inst44\|altpll:altpll_component\|pll driven by CLK40DES1~clkctrl which is OUTCLK output port of Clock control block type node CLK40DES1~clkctrl " "Input port INCLK\[0\] of node \"PLL0:inst44\|altpll:altpll_component\|pll\" is driven by CLK40DES1~clkctrl which is OUTCLK output port of Clock control block type node CLK40DES1~clkctrl" {  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "PLL0.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/PLL0.tdf" 50 0 0 } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 576 1368 1608 784 "inst44" "" } } } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -176 -1368 -1200 -160 "CLK40DES1" "" } } } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "" 0 -1 1397057499401 ""}  } { { "altpll.tdf" "" { Text "c:/eda/altera/v12_0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "PLL0.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/PLL0.tdf" 50 0 0 } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 576 1368 1608 784 "inst44" "" } } } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "" 0 -1 1397057499401 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1397057499434 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1397057500068 ""}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst64~clkctrl " "Asynchronous signal \|ddl_ctrlr\|inst64~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|BLOCK_WRITE_START " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|BLOCK_WRITE_START" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "Asynchronous signal \|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_DONT_TOUCH" "" "Netlist optimizations are not allowed on this signal (either by user assignment or because of partition boundaries). No action will be taken" {  } {  } 0 128023 "Netlist optimizations are not allowed on this signal (either by user assignment or because of partition boundaries). No action will be taken" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst67 " "Asynchronous signal \|ddl_ctrlr\|inst67" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_ILLEGAL_FANOUT_SIGNAL" "\|ddl_ctrlr\|inst21~0 " "Signal fans out to non asynchronous inputs at node \|ddl_ctrlr\|inst21~0. No action will be taken" {  } {  } 0 128022 "Signal fans out to non asynchronous inputs at node %1!s!. No action will be taken" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst20~clkctrl " "Asynchronous signal \|ddl_ctrlr\|inst20~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst72 " "Asynchronous signal \|ddl_ctrlr\|inst72" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|COLUMN_NMBER\[3\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|COLUMN_NMBER\[3\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|ZERO_SUPP_COLUMN\[3\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|ZERO_SUPP_COLUMN\[3\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_COUNTER\[1\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_COUNTER\[1\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|WORD_NMBER_COMP\[9\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|WORD_NMBER_COMP\[9\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst21~4 " "Asynchronous signal \|ddl_ctrlr\|inst21~4" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst34 " "Asynchronous signal \|ddl_ctrlr\|inst34" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|CMD_DEC_REG\[7\]~1 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|CMD_DEC_REG\[7\]~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|inst56 " "Asynchronous signal \|ddl_ctrlr\|inst56" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0 " "Asynchronous signal \|ddl_ctrlr\|L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|WRITE_fbTEN_pulse~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|WRITE_fbTEN_pulse~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[26\]~0 " "Asynchronous signal \|ddl_ctrlr\|DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[26\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|WAIT_CLEAR_BUSY\[5\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|WAIT_CLEAR_BUSY\[5\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1 " "Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0 " "Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|L0_DELAY:inst68\|COUNTER\[4\]~1 " "Asynchronous signal \|ddl_ctrlr\|L0_DELAY:inst68\|COUNTER\[4\]~1" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CRITICAL_SIGNAL" "" "Signal is critical" {  } {  } 0 128020 "Signal is critical" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NO_SYNC_REGISTER" "" "No synchronization register generates this signal. No action will be taken." {  } {  } 0 128025 "No synchronization register generates this signal. No action will be taken." 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|DDL_SOFT_RESET_MODULE~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|DDL_SOFT_RESET_MODULE~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_BUS_REG\[18\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|LOCAL_BUS_REG\[18\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_WORD_COUNTER\[11\]~0 " "Asynchronous signal \|ddl_ctrlr\|ddlctrlr:inst\|SEGMENT_WORD_COUNTER\[11\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[11\]~0 " "Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[11\]~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0 " "Asynchronous signal \|ddl_ctrlr\|TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|sld_hub:sld_hub_inst\|clr_reg~clkctrl " "Asynchronous signal \|ddl_ctrlr\|sld_hub:sld_hub_inst\|clr_reg~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "Asynchronous signal \|ddl_ctrlr\|sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~clkctrl " "Asynchronous signal \|ddl_ctrlr\|sld_hub:sld_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|sld_hub:sld_hub_inst\|virtual_ir_scan_reg " "Asynchronous signal \|ddl_ctrlr\|sld_hub:sld_hub_inst\|virtual_ir_scan_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|ddl_ctrlr\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~clkctrl " "Asynchronous signal \|ddl_ctrlr\|sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "" 0 -1 1397057500107 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "31 0 " "Found 31 asynchronous signals of which 0 will be pipelined" {  } {  } 0 128018 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "" 0 -1 1397057500107 ""}  } {  } 0 128016 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "" 0 -1 1397057500107 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1 1397057500111 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1397057500137 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1397057500306 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1397057500308 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1397057500366 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1397057500366 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1397057500535 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1397057500772 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1397057500888 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1397057501066 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1 1397057501184 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1397057501188 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1397057501188 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1397057501198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1397057501733 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1397057501779 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1397057501869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1397057502446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1397057502450 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1397057505615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1397057505616 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "" 0 -1 1397057505617 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1397057505941 ""}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 128027 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "" 0 -1 1397057505982 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "" 0 -1 1397057505982 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1397057505982 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1397057506330 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1397057506333 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1397057506395 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1397057506395 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1397057507032 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1397057507123 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 157 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 157 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1397057507475 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "fanout splitting " "Starting physical synthesis algorithm fanout splitting" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "" 0 -1 1397057507476 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1397057507855 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1397057507948 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "fanout splitting 0 " "Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "" 0 -1 1397057510198 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed CPU time is %2!s!" 0 0 "" 0 -1 1397057510466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1397057510761 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1 1397057511341 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1 1397057511433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X13_Y14 X26_Y27 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } { { "loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_23/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27"} 13 14 14 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1397057513973 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1397057513973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1397057517355 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" { { "Info" "IDAT_USING_ADVANCED_IO_TIMING" "" "Using Advanced I/O Timing for I/O buffer delay annotation" {  } {  } 0 306008 "Using Advanced I/O Timing for I/O buffer delay annotation" 0 0 "" 0 -1 1397057517442 ""}  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1397057517442 ""}
{ "Warning" "WDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ONE_OR_MORE_PINS" "64 " "Found 64 output pins without board trace model assignments" { { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[12\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[12\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[11\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[11\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[10\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[10\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[9\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[9\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[8\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[8\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbCTRLn 3.3-V LVTTL " "Pin \"fbCTRLn\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbTENn 3.3-V LVTTL " "Pin \"fbTENn\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[31\] 3.3-V LVTTL " "Pin \"fbD\[31\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[30\] 3.3-V LVTTL " "Pin \"fbD\[30\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[29\] 3.3-V LVTTL " "Pin \"fbD\[29\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[28\] 3.3-V LVTTL " "Pin \"fbD\[28\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[27\] 3.3-V LVTTL " "Pin \"fbD\[27\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[26\] 3.3-V LVTTL " "Pin \"fbD\[26\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[25\] 3.3-V LVTTL " "Pin \"fbD\[25\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[24\] 3.3-V LVTTL " "Pin \"fbD\[24\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[23\] 3.3-V LVTTL " "Pin \"fbD\[23\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[22\] 3.3-V LVTTL " "Pin \"fbD\[22\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[21\] 3.3-V LVTTL " "Pin \"fbD\[21\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[20\] 3.3-V LVTTL " "Pin \"fbD\[20\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[19\] 3.3-V LVTTL " "Pin \"fbD\[19\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[18\] 3.3-V LVTTL " "Pin \"fbD\[18\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[17\] 3.3-V LVTTL " "Pin \"fbD\[17\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[16\] 3.3-V LVTTL " "Pin \"fbD\[16\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[15\] 3.3-V LVTTL " "Pin \"fbD\[15\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[14\] 3.3-V LVTTL " "Pin \"fbD\[14\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[13\] 3.3-V LVTTL " "Pin \"fbD\[13\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[12\] 3.3-V LVTTL " "Pin \"fbD\[12\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[11\] 3.3-V LVTTL " "Pin \"fbD\[11\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[10\] 3.3-V LVTTL " "Pin \"fbD\[10\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[9\] 3.3-V LVTTL " "Pin \"fbD\[9\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[8\] 3.3-V LVTTL " "Pin \"fbD\[8\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[7\] 3.3-V LVTTL " "Pin \"fbD\[7\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[6\] 3.3-V LVTTL " "Pin \"fbD\[6\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[5\] 3.3-V LVTTL " "Pin \"fbD\[5\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[4\] 3.3-V LVTTL " "Pin \"fbD\[4\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[3\] 3.3-V LVTTL " "Pin \"fbD\[3\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[2\] 3.3-V LVTTL " "Pin \"fbD\[2\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[1\] 3.3-V LVTTL " "Pin \"fbD\[1\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "fbD\[0\] 3.3-V LVTTL " "Pin \"fbD\[0\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "SEG_CLOCK 3.3-V LVTTL " "Pin \"SEG_CLOCK\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "foCLK 3.3-V LVTTL " "Pin \"foCLK\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "LOC_CSn 3.3-V LVTTL " "Pin \"LOC_CSn\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "SEG_TRIG 3.3-V LVTTL " "Pin \"SEG_TRIG\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "BUSY 3.3-V LVTTL " "Pin \"BUSY\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "SPARE_LVDS 3.3-V LVTTL " "Pin \"SPARE_LVDS\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "G_SPARE1 3.3-V LVTTL " "Pin \"G_SPARE1\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "G_SPARE2 3.3-V LVTTL " "Pin \"G_SPARE2\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "TRIG_LED 3.3-V LVTTL " "Pin \"TRIG_LED\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "ACCESS_LED 3.3-V LVTTL " "Pin \"ACCESS_LED\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "foBSYn 3.3-V LVTTL " "Pin \"foBSYn\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "LOC_Rn/W 3.3-V LVTTL " "Pin \"LOC_Rn/W\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "Aout 3.3-V LVTTL " "Pin \"Aout\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "Bout 3.3-V LVTTL " "Pin \"Bout\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "Cout 3.3-V LVTTL " "Pin \"Cout\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "Dout 3.3-V LVTTL " "Pin \"Dout\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "RESETn_to_SEGMENT 3.3-V LVTTL " "Pin \"RESETn_to_SEGMENT\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[7\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[7\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[6\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[6\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[5\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[5\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[4\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[4\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[3\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[3\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[2\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[2\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[1\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[1\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""} { "Info" "IDAT_NO_BOARD_TRACE_MODEL_SPECIFIED_ON_PIN" "DATABUS_ADD\[0\] 3.3-V LVTTL " "Pin \"DATABUS_ADD\[0\]\" has an unspecified board trace model -- assuming default board trace model for 3.3-V LVTTL" {  } {  } 0 306010 "Pin \"%1!s!\" has an unspecified board trace model -- assuming default board trace model for %2!s!" 0 0 "" 0 -1 1397057517496 ""}  } {  } 0 306009 "Found %1!d! output pins without board trace model assignments" 0 0 "" 0 -1 1397057517496 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1397057517759 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" { { "Info" "IDAT_USING_ADVANCED_IO_TIMING" "" "Using Advanced I/O Timing for I/O buffer delay annotation" {  } {  } 0 306008 "Using Advanced I/O Timing for I/O buffer delay annotation" 0 0 "" 0 -1 1397057517930 ""}  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1397057517930 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1397057518260 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.fit.smsg " "Generated suppressed messages file C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1397057519566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1397057520075 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 09 17:32:00 2014 " "Processing ended: Wed Apr 09 17:32:00 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1397057520075 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1397057520075 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1397057520075 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1397057520075 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1397057521121 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1397057521122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 09 17:32:00 2014 " "Processing started: Wed Apr 09 17:32:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1397057521122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1397057521122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr " "Command: quartus_asm --read_settings_files=off --write_settings_files=off rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1397057521122 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1397057521256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1397057521256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 09 17:32:00 2014 " "Processing started: Wed Apr 09 17:32:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1397057521256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1397057521256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rcb_ctrlr -c ddl_ctrlr " "Command: quartus_sta rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1397057521256 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1397057521319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1397057521447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1397057521480 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1397057521480 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1397057521739 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1397057521739 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1397057521739 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1397057521739 ""}
{ "Info" "ISTA_SDC_FOUND" "ddl_ctrlr.sdc " "Reading SDC File: 'ddl_ctrlr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1397057521744 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1397057521781 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1397057521795 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.378 " "Worst-case setup slack is 1.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.378         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    1.378         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.698         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    3.698         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.785         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    3.785         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.061         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    6.061         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.037         0.000 inst85  " "   22.037         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.038         0.000 inst63  " "   22.038         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397057521829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.457 " "Worst-case hold slack is 0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    0.457         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744         0.000 inst63  " "    0.744         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.744         0.000 inst85  " "    0.744         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397057521840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.129 " "Worst-case recovery slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    0.129         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.957         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    6.957         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.639         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    8.639         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.316         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "    9.316         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.461         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    9.461         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.621         0.000 inst85  " "   11.621         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.348         0.000 inst63  " "   22.348         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397057521862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.819 " "Worst-case removal slack is 0.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    0.819         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.981         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    0.981         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.805         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    1.805         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.834         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    1.834         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.899         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "    1.899         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.003         0.000 inst63  " "    2.003         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.954         0.000 inst85  " "   12.954         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397057521869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.305 " "Worst-case minimum pulse width slack is 2.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.305         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    2.305         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.160         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "   11.160         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "   11.680         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 inst63  " "   11.680         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.680         0.000 inst85  " "   11.680         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 CLK40DES1  " "   12.500         0.000 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.180         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "   24.180         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.769         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "   48.769         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057521873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397057521873 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1397057521939 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.378 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.378  " "Path #1: Setup slack is 1.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|COUNTER\[3\] " "From Node    : L0_DELAY:inst68\|COUNTER\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|L0_OUT " "To Node      : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.635      2.510  F        clock network delay " "     5.635      2.510  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.762      0.127     uTco  L0_DELAY:inst68\|COUNTER\[3\] " "     5.762      0.127     uTco  L0_DELAY:inst68\|COUNTER\[3\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.762      0.000 RR  CELL  inst68\|COUNTER\[3\]\|regout " "     5.762      0.000 RR  CELL  inst68\|COUNTER\[3\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[3] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.215      0.453 RR    IC  inst68\|_~0\|datad " "     6.215      0.453 RR    IC  inst68\|_~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -288 -152 0 -192 "inst68" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.579      0.364 RF  CELL  inst68\|_~0\|combout " "     6.579      0.364 RF  CELL  inst68\|_~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|_~0 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -288 -152 0 -192 "inst68" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.984      0.405 FF    IC  inst68\|QB\[1\]~0\|dataf " "     6.984      0.405 FF    IC  inst68\|QB\[1\]~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|QB[1]~0 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.055      0.071 FR  CELL  inst68\|QB\[1\]~0\|combout " "     7.055      0.071 FR  CELL  inst68\|QB\[1\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|QB[1]~0 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.055      0.000 RR    IC  inst68\|L0_OUT\|datain " "     7.055      0.000 RR    IC  inst68\|L0_OUT\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.262      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT " "     7.262      0.207 RR  CELL  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "     6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.761      2.511  R        clock network delay " "     8.761      2.511  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.640     -0.121     uTsu  L0_DELAY:inst68\|L0_OUT " "     8.640     -0.121     uTsu  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.262 " "Data Arrival Time  :     7.262" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.640 " "Data Required Time :     8.640" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.378  " "Slack              :     1.378 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521941 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.698 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.698" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521947 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521947 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521947 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.698  " "Path #1: Setup slack is 3.698 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.761      2.511  R        clock network delay " "     8.761      2.511  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.888      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "     8.888      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.888      0.000 RR  CELL  inst68\|L0_OUT\|regout " "     8.888      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.721      0.833 RR    IC  inst13\|ERROR_BIT_0~1\|datad " "     9.721      0.833 RR    IC  inst13\|ERROR_BIT_0~1\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.085      0.364 RR  CELL  inst13\|ERROR_BIT_0~1\|combout " "    10.085      0.364 RR  CELL  inst13\|ERROR_BIT_0~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.478      0.393 RR    IC  inst13\|ERROR_BIT_0~2\|dataa " "    10.478      0.393 RR    IC  inst13\|ERROR_BIT_0~2\|dataa" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~2 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.985      0.507 RR  CELL  inst13\|ERROR_BIT_0~2\|combout " "    10.985      0.507 RR  CELL  inst13\|ERROR_BIT_0~2\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~2 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.985      0.000 RR    IC  inst13\|ERROR_BIT_0\|datain " "    10.985      0.000 RR    IC  inst13\|ERROR_BIT_0\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.192      0.207 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "    11.192      0.207 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.011      2.511  F        clock network delay " "    15.011      2.511  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.890     -0.121     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "    14.890     -0.121     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.192 " "Data Arrival Time  :    11.192" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.890 " "Data Required Time :    14.890" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.698  " "Slack              :     3.698 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521948 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.785 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.785" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521949 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521949 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521949 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.785  " "Path #1: Setup slack is 3.785 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.750     43.750           launch edge time " "    43.750     43.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.261      2.511  R        clock network delay " "    46.261      2.511  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.388      0.127     uTco  L0_DELAY:inst68\|L0_OUT " "    46.388      0.127     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.388      0.000 RR  CELL  inst68\|L0_OUT\|regout " "    46.388      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.931      1.543 RR    IC  inst74\|MODULE_SM~5\|dataf " "    47.931      1.543 RR    IC  inst74\|MODULE_SM~5\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~5 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.002      0.071 RR  CELL  inst74\|MODULE_SM~5\|combout " "    48.002      0.071 RR  CELL  inst74\|MODULE_SM~5\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~5 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.324      0.322 RR    IC  inst74\|QB\[1\]~1\|dataf " "    48.324      0.322 RR    IC  inst74\|QB\[1\]~1\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|QB[1]~1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.395      0.071 RR  CELL  inst74\|QB\[1\]~1\|combout " "    48.395      0.071 RR  CELL  inst74\|QB\[1\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|QB[1]~1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.395      0.000 RR    IC  inst74\|WAIT_STATE\|datain " "    48.395      0.000 RR    IC  inst74\|WAIT_STATE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    48.602      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "    48.602      0.207 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.508      2.508  R        clock network delay " "    52.508      2.508  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    52.387     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "    52.387     -0.121     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    48.602 " "Data Arrival Time  :    48.602" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    52.387 " "Data Required Time :    52.387" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.785  " "Slack              :     3.785 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521950 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.061 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.061" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521953 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521953 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521953 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.061  " "Path #1: Setup slack is 6.061 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff " "From Node    : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|DATA_WR1 " "To Node      : ddlctrlr:inst\|DATA_WR1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.568      6.068  F        clock network delay " "    93.568      6.068  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.695      0.127     uTco  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff " "    93.695      0.127     uTco  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.695      0.000 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout " "    93.695      0.000 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    94.903      1.208 RR    IC  inst\|DATA_WR1~0\|datac " "    94.903      1.208 RR    IC  inst\|DATA_WR1~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    95.209      0.306 RR  CELL  inst\|DATA_WR1~0\|combout " "    95.209      0.306 RR  CELL  inst\|DATA_WR1~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    95.922      0.713 RR    IC  inst\|DATA_WR1\|adatasdata " "    95.922      0.713 RR    IC  inst\|DATA_WR1\|adatasdata" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    96.336      0.414 RR  CELL  ddlctrlr:inst\|DATA_WR1 " "    96.336      0.414 RR  CELL  ddlctrlr:inst\|DATA_WR1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.518      2.518  R        clock network delay " "   102.518      2.518  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.397     -0.121     uTsu  ddlctrlr:inst\|DATA_WR1 " "   102.397     -0.121     uTsu  ddlctrlr:inst\|DATA_WR1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    96.336 " "Data Arrival Time  :    96.336" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.397 " "Data Required Time :   102.397" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.061  " "Slack              :     6.061 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521954 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.037 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.037" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521955 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521955 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521955 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 22.037  " "Path #1: Setup slack is 22.037 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.624      4.124  F        clock network delay " "    16.624      4.124  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.751      0.127     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.751      0.127     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.751      0.000 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    16.751      0.000 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.751      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "    16.751      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.365      0.614 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout " "    17.365      0.614 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.365      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin " "    17.365      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.412      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout " "    17.412      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.412      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin " "    17.412      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.459      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout " "    17.459      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.459      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin " "    17.459      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.506      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout " "    17.506      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.506      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin " "    17.506      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.553      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout " "    17.553      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.553      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin " "    17.553      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.600      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout " "    17.600      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.600      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin " "    17.600      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.647      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout " "    17.647      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.647      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin " "    17.647      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.776      0.129 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout " "    17.776      0.129 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.776      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin " "    17.776      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.823      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout " "    17.823      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.823      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin " "    17.823      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.870      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout " "    17.870      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.870      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin " "    17.870      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.917      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout " "    17.917      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.917      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin " "    17.917      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.964      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout " "    17.964      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.964      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin " "    17.964      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.011      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout " "    18.011      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.011      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin " "    18.011      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.058      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout " "    18.058      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.058      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin " "    18.058      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.105      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout " "    18.105      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.105      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin " "    18.105      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.374      0.269 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout " "    18.374      0.269 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.374      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin " "    18.374      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.421      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout " "    18.421      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.421      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin " "    18.421      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.468      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout " "    18.468      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.468      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin " "    18.468      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.515      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout " "    18.515      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.515      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin " "    18.515      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.562      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout " "    18.562      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.562      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin " "    18.562      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.609      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout " "    18.609      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.609      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin " "    18.609      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.656      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout " "    18.656      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.656      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin " "    18.656      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.703      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout " "    18.703      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.703      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin " "    18.703      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.832      0.129 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout " "    18.832      0.129 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.832      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin " "    18.832      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.879      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout " "    18.879      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.879      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin " "    18.879      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.926      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout " "    18.926      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.926      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin " "    18.926      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.973      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout " "    18.973      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.973      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin " "    18.973      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.020      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout " "    19.020      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.020      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin " "    19.020      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.067      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout " "    19.067      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.067      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin " "    19.067      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.114      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout " "    19.114      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.114      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin " "    19.114      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.161      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout " "    19.161      0.047 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.161      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin " "    19.161      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.329      0.168 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout " "    19.329      0.168 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.329      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "    19.329      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.460      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    19.460      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "    37.500     37.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.618      4.118  F        clock network delay " "    41.618      4.118  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.497     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    41.497     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.460 " "Data Arrival Time  :    19.460" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.497 " "Data Required Time :    41.497" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.037  " "Slack              :    22.037 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521957 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.038 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 22.038" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521962 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521962 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521962 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521962 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 22.038  " "Path #1: Setup slack is 22.038 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst63 " "Launch Clock : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.656      2.656  R        clock network delay " "     2.656      2.656  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.783      0.127     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     2.783      0.127     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.783      0.000 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "     2.783      0.000 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.783      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "     2.783      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.397      0.614 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout " "     3.397      0.614 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.397      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin " "     3.397      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.444      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout " "     3.444      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.444      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin " "     3.444      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.491      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout " "     3.491      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.491      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin " "     3.491      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.538      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout " "     3.538      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.538      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin " "     3.538      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.585      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout " "     3.585      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.585      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin " "     3.585      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.632      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout " "     3.632      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.632      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin " "     3.632      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.679      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout " "     3.679      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.679      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin " "     3.679      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.808      0.129 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout " "     3.808      0.129 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.808      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin " "     3.808      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.855      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout " "     3.855      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.855      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin " "     3.855      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.902      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout " "     3.902      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.902      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin " "     3.902      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.949      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout " "     3.949      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.949      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin " "     3.949      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.996      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout " "     3.996      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.996      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin " "     3.996      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.043      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout " "     4.043      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.043      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin " "     4.043      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.090      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout " "     4.090      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.090      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin " "     4.090      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.137      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout " "     4.137      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.137      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin " "     4.137      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.406      0.269 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout " "     4.406      0.269 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.406      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin " "     4.406      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.453      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout " "     4.453      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.453      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin " "     4.453      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.500      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout " "     4.500      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.500      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin " "     4.500      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.547      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout " "     4.547      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.547      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin " "     4.547      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.594      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout " "     4.594      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.594      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin " "     4.594      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.641      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout " "     4.641      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.641      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin " "     4.641      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.688      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout " "     4.688      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.688      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin " "     4.688      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.735      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout " "     4.735      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.735      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin " "     4.735      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.864      0.129 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout " "     4.864      0.129 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.864      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin " "     4.864      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.911      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout " "     4.911      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.911      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin " "     4.911      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.958      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout " "     4.958      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.958      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin " "     4.958      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.005      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout " "     5.005      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.005      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin " "     5.005      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.052      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout " "     5.052      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.052      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin " "     5.052      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.099      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout " "     5.099      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.099      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin " "     5.099      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.146      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout " "     5.146      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.146      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin " "     5.146      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.193      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout " "     5.193      0.047 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.193      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin " "     5.193      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.361      0.168 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout " "     5.361      0.168 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.361      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "     5.361      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.492      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "     5.492      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.651      2.651  R        clock network delay " "    27.651      2.651  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.530     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    27.530     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.492 " "Data Arrival Time  :     5.492" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.530 " "Data Required Time :    27.530" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.038  " "Slack              :    22.038 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521964 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521975 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521975 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521975 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|ZERO_SUPP_COLUMN\[0\] " "From Node    : ddlctrlr:inst\|ZERO_SUPP_COLUMN\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|ZERO_SUPP_COLUMN\[0\] " "To Node      : ddlctrlr:inst\|ZERO_SUPP_COLUMN\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.480      2.480  R        clock network delay " "     2.480      2.480  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.607      0.127     uTco  ddlctrlr:inst\|ZERO_SUPP_COLUMN\[0\] " "     2.607      0.127     uTco  ddlctrlr:inst\|ZERO_SUPP_COLUMN\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_COLUMN[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 102 17 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.607      0.000 FF  CELL  inst\|ZERO_SUPP_COLUMN\[0\]\|regout " "     2.607      0.000 FF  CELL  inst\|ZERO_SUPP_COLUMN\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_COLUMN[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 102 17 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.607      0.000 FF    IC  inst\|ZERO_SUPP_COLUMN\[0\]~1\|datae " "     2.607      0.000 FF    IC  inst\|ZERO_SUPP_COLUMN\[0\]~1\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_COLUMN[0]~1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 102 17 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.930      0.323 FR  CELL  inst\|ZERO_SUPP_COLUMN\[0\]~1\|combout " "     2.930      0.323 FR  CELL  inst\|ZERO_SUPP_COLUMN\[0\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_COLUMN[0]~1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 102 17 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.930      0.000 RR    IC  inst\|ZERO_SUPP_COLUMN\[0\]\|datain " "     2.930      0.000 RR    IC  inst\|ZERO_SUPP_COLUMN\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_COLUMN[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 102 17 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.137      0.207 RR  CELL  ddlctrlr:inst\|ZERO_SUPP_COLUMN\[0\] " "     3.137      0.207 RR  CELL  ddlctrlr:inst\|ZERO_SUPP_COLUMN\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_COLUMN[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 102 17 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.480      2.480  R        clock network delay " "     2.480      2.480  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.680      0.200      uTh  ddlctrlr:inst\|ZERO_SUPP_COLUMN\[0\] " "     2.680      0.200      uTh  ddlctrlr:inst\|ZERO_SUPP_COLUMN\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|ZERO_SUPP_COLUMN[0] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 102 17 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.137 " "Data Arrival Time  :     3.137" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.680 " "Data Required Time :     2.680" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521976 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|IDLE " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|IDLE " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.509      2.509  R        clock network delay " "     2.509      2.509  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.636      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|IDLE " "     2.636      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.636      0.000 RR  CELL  inst7\|IDLE\|regout " "     2.636      0.000 RR  CELL  inst7\|IDLE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.636      0.000 RR    IC  inst7\|QB\[0\]~0\|datae " "     2.636      0.000 RR    IC  inst7\|QB\[0\]~0\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|QB[0]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.959      0.323 RR  CELL  inst7\|QB\[0\]~0\|combout " "     2.959      0.323 RR  CELL  inst7\|QB\[0\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|QB[0]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.959      0.000 RR    IC  inst7\|IDLE\|datain " "     2.959      0.000 RR    IC  inst7\|IDLE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.166      0.207 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|IDLE " "     3.166      0.207 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.509      2.509  R        clock network delay " "     2.509      2.509  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.709      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|IDLE " "     2.709      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|IDLE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|IDLE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.166 " "Data Arrival Time  :     3.166" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.709 " "Data Required Time :     2.709" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521978 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521981 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521981 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521981 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|SEL_COLUMN " "From Node    : ddlctrlr:inst\|SEL_COLUMN" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|SEL_COLUMN " "To Node      : ddlctrlr:inst\|SEL_COLUMN" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.485      2.485  R        clock network delay " "     2.485      2.485  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.612      0.127     uTco  ddlctrlr:inst\|SEL_COLUMN " "     2.612      0.127     uTco  ddlctrlr:inst\|SEL_COLUMN" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEL_COLUMN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.612      0.000 RR  CELL  inst\|SEL_COLUMN\|regout " "     2.612      0.000 RR  CELL  inst\|SEL_COLUMN\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEL_COLUMN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.612      0.000 RR    IC  inst\|SEL_COLUMN~0\|datae " "     2.612      0.000 RR    IC  inst\|SEL_COLUMN~0\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEL_COLUMN~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.935      0.323 RR  CELL  inst\|SEL_COLUMN~0\|combout " "     2.935      0.323 RR  CELL  inst\|SEL_COLUMN~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEL_COLUMN~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.935      0.000 RR    IC  inst\|SEL_COLUMN\|datain " "     2.935      0.000 RR    IC  inst\|SEL_COLUMN\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEL_COLUMN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.142      0.207 RR  CELL  ddlctrlr:inst\|SEL_COLUMN " "     3.142      0.207 RR  CELL  ddlctrlr:inst\|SEL_COLUMN" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEL_COLUMN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.485      2.485  R        clock network delay " "     2.485      2.485  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.685      0.200      uTh  ddlctrlr:inst\|SEL_COLUMN " "     2.685      0.200      uTh  ddlctrlr:inst\|SEL_COLUMN" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|SEL_COLUMN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.142 " "Data Arrival Time  :     3.142" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.685 " "Data Required Time :     2.685" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521982 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.457" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521983 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521983 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521983 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.457  " "Path #1: Hold slack is 0.457 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|END_STATE " "From Node    : L0_DELAY:inst68\|END_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|END_STATE " "To Node      : L0_DELAY:inst68\|END_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.511      2.511  R        clock network delay " "     2.511      2.511  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.638      0.127     uTco  L0_DELAY:inst68\|END_STATE " "     2.638      0.127     uTco  L0_DELAY:inst68\|END_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.638      0.000 FF  CELL  inst68\|END_STATE\|regout " "     2.638      0.000 FF  CELL  inst68\|END_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.638      0.000 FF    IC  inst68\|DELAY_SM~2\|datae " "     2.638      0.000 FF    IC  inst68\|DELAY_SM~2\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~2 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.961      0.323 FR  CELL  inst68\|DELAY_SM~2\|combout " "     2.961      0.323 FR  CELL  inst68\|DELAY_SM~2\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~2 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.961      0.000 RR    IC  inst68\|END_STATE\|datain " "     2.961      0.000 RR    IC  inst68\|END_STATE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.168      0.207 RR  CELL  L0_DELAY:inst68\|END_STATE " "     3.168      0.207 RR  CELL  L0_DELAY:inst68\|END_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.511      2.511  R        clock network delay " "     2.511      2.511  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.711      0.200      uTh  L0_DELAY:inst68\|END_STATE " "     2.711      0.200      uTh  L0_DELAY:inst68\|END_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.168 " "Data Arrival Time  :     3.168" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.711 " "Data Required Time :     2.711" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.457  " "Slack              :     0.457 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521984 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521985 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521985 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.744  " "Path #1: Hold slack is 0.744 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst63 " "Launch Clock : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.656      2.656  R        clock network delay " "     2.656      2.656  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.783      0.127     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     2.783      0.127     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.783      0.000 FF  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "     2.783      0.000 FF  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.783      0.000 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "     2.783      0.000 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.469      0.686 FR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout " "     3.469      0.686 FR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.469      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "     3.469      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.600      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     3.600      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.656      2.656  R        clock network delay " "     2.656      2.656  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.856      0.200      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     2.856      0.200      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.600 " "Data Arrival Time  :     3.600" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.856 " "Data Required Time :     2.856" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.744  " "Slack              :     0.744 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521986 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.744" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.744  " "Path #1: Hold slack is 0.744 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\] " "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.624      4.124  F        clock network delay " "    16.624      4.124  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.751      0.127     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\] " "    16.751      0.127     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.751      0.000 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[1\]\|regout " "    16.751      0.000 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[1\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.751      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|datad " "    16.751      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.437      0.686 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|sumout " "    17.437      0.686 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.437      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[1\]\|datain " "    17.437      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[1\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[1] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.568      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\] " "    17.568      0.131 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.624      4.124  F        clock network delay " "    16.624      4.124  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.824      0.200      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\] " "    16.824      0.200      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.568 " "Data Arrival Time  :    17.568" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.824 " "Data Required Time :    16.824" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.744  " "Slack              :     0.744 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521987 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.129 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 0.129" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521989 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521989 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521989 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 0.129  " "Path #1: Recovery slack is 0.129 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.517      2.517  R        clock network delay " "     2.517      2.517  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.644      0.127     uTco  inst67 " "     2.644      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.644      0.000 RR  CELL  inst67\|regout " "     2.644      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.134      0.490 RR    IC  inst20~_Duplicate\|datad " "     3.134      0.490 RR    IC  inst20~_Duplicate\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.498      0.364 RR  CELL  inst20~_Duplicate\|combout " "     3.498      0.364 RR  CELL  inst20~_Duplicate\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate_1 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.263      0.765 RR    IC  inst68\|COUNTER\[4\]~1\|dataf " "     4.263      0.765 RR    IC  inst68\|COUNTER\[4\]~1\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.334      0.071 RR  CELL  inst68\|COUNTER\[4\]~1\|combout " "     4.334      0.071 RR  CELL  inst68\|COUNTER\[4\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.630      0.296 RR    IC  inst68\|COUNTER\[0\]\|aclr " "     4.630      0.296 RR    IC  inst68\|COUNTER\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.385      0.755 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     5.385      0.755 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "     3.125      3.125           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.635      2.510  F        clock network delay " "     5.635      2.510  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.514     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "     5.514     -0.121     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.385 " "Data Arrival Time  :     5.385" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.514 " "Data Required Time :     5.514" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.129  " "Slack              :     0.129 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521990 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.957 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.957" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521994 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521994 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521994 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.957  " "Path #1: Recovery slack is 6.957 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTC_COMMUNICATION:inst13\|L2a_WORD7_WAIT " "To Node      : TTC_COMMUNICATION:inst13\|L2a_WORD7_WAIT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.509      2.509  R        clock network delay " "     2.509      2.509  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.636      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "     2.636      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.636      0.000 RR  CELL  inst7\|RESET_STATE\|regout " "     2.636      0.000 RR  CELL  inst7\|RESET_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.412      0.776 RR    IC  inst20~_Duplicate_2\|dataf " "     3.412      0.776 RR    IC  inst20~_Duplicate_2\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate_2 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.483      0.071 RR  CELL  inst20~_Duplicate_2\|combout " "     3.483      0.071 RR  CELL  inst20~_Duplicate_2\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate_3 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.262      2.779 RR    IC  inst20~clkctrl\|inclk\[0\] " "     6.262      2.779 RR    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.262      0.000 RR  CELL  inst20~clkctrl\|outclk " "     6.262      0.000 RR  CELL  inst20~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.177      0.915 RR    IC  inst13\|L2a_WORD7_WAIT\|aclr " "     7.177      0.915 RR    IC  inst13\|L2a_WORD7_WAIT\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L2a_WORD7_WAIT } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 110 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.932      0.755 RF  CELL  TTC_COMMUNICATION:inst13\|L2a_WORD7_WAIT " "     7.932      0.755 RF  CELL  TTC_COMMUNICATION:inst13\|L2a_WORD7_WAIT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L2a_WORD7_WAIT } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 110 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.010      2.510  F        clock network delay " "    15.010      2.510  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.889     -0.121     uTsu  TTC_COMMUNICATION:inst13\|L2a_WORD7_WAIT " "    14.889     -0.121     uTsu  TTC_COMMUNICATION:inst13\|L2a_WORD7_WAIT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L2a_WORD7_WAIT } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 110 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.932 " "Data Arrival Time  :     7.932" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.889 " "Data Required Time :    14.889" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.957  " "Slack              :     6.957 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521995 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.639 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.639" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 8.639  " "Path #1: Recovery slack is 8.639 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|END_ALL " "From Node    : ddlctrlr:inst\|END_ALL" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[16\] " "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.013      2.513  F        clock network delay " "    90.013      2.513  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.140      0.127     uTco  ddlctrlr:inst\|END_ALL " "    90.140      0.127     uTco  ddlctrlr:inst\|END_ALL" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_ALL } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.140      0.000 RR  CELL  inst\|END_ALL\|regout " "    90.140      0.000 RR  CELL  inst\|END_ALL\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_ALL } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.533      1.393 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|datad " "    91.533      1.393 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.835      0.302 RR  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout " "    91.835      0.302 RR  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    92.966      1.131 RR    IC  inst\|LOCAL_BUS_REG\[16\]\|aclr " "    92.966      1.131 RR    IC  inst\|LOCAL_BUS_REG\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[16] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    93.721      0.755 RF  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[16\] " "    93.721      0.755 RF  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[16] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.481      2.481  R        clock network delay " "   102.481      2.481  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   102.360     -0.121     uTsu  ddlctrlr:inst\|LOCAL_BUS_REG\[16\] " "   102.360     -0.121     uTsu  ddlctrlr:inst\|LOCAL_BUS_REG\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[16] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    93.721 " "Data Arrival Time  :    93.721" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   102.360 " "Data Required Time :   102.360" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     8.639  " "Slack              :     8.639 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521997 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.316 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.316" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521998 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521998 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521998 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.316  " "Path #1: Recovery slack is 9.316 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|READ_PULSE_fbTEN " "From Node    : ddlctrlr:inst\|READ_PULSE_fbTEN" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse " "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.011      2.511  F        clock network delay " "    15.011      2.511  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.138      0.127     uTco  ddlctrlr:inst\|READ_PULSE_fbTEN " "    15.138      0.127     uTco  ddlctrlr:inst\|READ_PULSE_fbTEN" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_PULSE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.138      0.000 RR  CELL  inst\|READ_PULSE_fbTEN\|regout " "    15.138      0.000 RR  CELL  inst\|READ_PULSE_fbTEN\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_PULSE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.115      0.977 RR    IC  inst\|WRITE_fbTEN_pulse~0\|dataf " "    16.115      0.977 RR    IC  inst\|WRITE_fbTEN_pulse~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.186      0.071 RR  CELL  inst\|WRITE_fbTEN_pulse~0\|combout " "    16.186      0.071 RR  CELL  inst\|WRITE_fbTEN_pulse~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.617      0.431 RR    IC  inst\|WRITE_fbTEN_pulse\|aclr " "    16.617      0.431 RR    IC  inst\|WRITE_fbTEN_pulse\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.372      0.755 RF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    17.372      0.755 RF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.809      1.809  R        clock network delay " "    26.809      1.809  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.688     -0.121     uTsu  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    26.688     -0.121     uTsu  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.372 " "Data Arrival Time  :    17.372" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.688 " "Data Required Time :    26.688" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.316  " "Slack              :     9.316 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057521999 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.461 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.461" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.461  " "Path #1: Recovery slack is 9.461 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000  F        clock network delay " "    12.500      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "    12.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.314      1.814 FF    IC  inst7\|RESET_COUNTER\[26\]~0\|dataf " "    14.314      1.814 FF    IC  inst7\|RESET_COUNTER\[26\]~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 22 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.385      0.071 FR  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout " "    14.385      0.071 FR  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 22 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.172      2.787 RR    IC  inst7\|RESET_COUNTER\[0\]\|aclr " "    17.172      2.787 RR    IC  inst7\|RESET_COUNTER\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 22 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.927      0.755 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "    17.927      0.755 RF  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 22 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.509      2.509  F        clock network delay " "    27.509      2.509  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.388     -0.121     uTsu  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\] " "    27.388     -0.121     uTsu  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[0] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 22 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.927 " "Data Arrival Time  :    17.927" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.388 " "Data Required Time :    27.388" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.461  " "Slack              :     9.461 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522001 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.621 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.621" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.621  " "Path #1: Recovery slack is 11.621 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.517      2.517  R        clock network delay " "     2.517      2.517  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.644      0.127     uTco  inst67 " "     2.644      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.644      0.000 RR  CELL  inst67\|regout " "     2.644      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.127      1.483 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[1\]\|aclr " "     4.127      1.483 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[1\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[1] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.882      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\] " "     4.882      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.624      4.124  F        clock network delay " "    16.624      4.124  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.503     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\] " "    16.503     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.882 " "Data Arrival Time  :     4.882" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.503 " "Data Required Time :    16.503" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.621  " "Slack              :    11.621 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522002 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 22.348 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 22.348" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 22.348  " "Path #1: Recovery slack is 22.348 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.517      2.517  R        clock network delay " "     2.517      2.517  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.644      0.127     uTco  inst67 " "     2.644      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.644      0.000 RR  CELL  inst67\|regout " "     2.644      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.432      1.788 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "     4.432      1.788 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.187      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     5.187      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.656      2.656  R        clock network delay " "    27.656      2.656  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.535     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    27.535     -0.121     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.187 " "Data Arrival Time  :     5.187" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.535 " "Data Required Time :    27.535" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    22.348  " "Slack              :    22.348 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522004 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.819 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.819" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522007 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522007 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522007 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.819  " "Path #1: Removal slack is 0.819 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|BLOCK_WRITE_START " "From Node    : ddlctrlr:inst\|BLOCK_WRITE_START" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\] " "To Node      : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.015      2.515  F        clock network delay " "    15.015      2.515  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.142      0.127     uTco  ddlctrlr:inst\|BLOCK_WRITE_START " "    15.142      0.127     uTco  ddlctrlr:inst\|BLOCK_WRITE_START" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_START } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.142      0.000 RR  CELL  inst\|BLOCK_WRITE_START\|regout " "    15.142      0.000 RR  CELL  inst\|BLOCK_WRITE_START\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_START } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.826      3.684 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit4a\[0\]\|aclr " "    18.826      3.684 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit4a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[0] } "NODE_NAME" } } { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_slb.tdf" 97 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.581      0.755 RF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\] " "    19.581      0.755 RF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_slb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_slb.tdf" 104 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.562      6.062  F        clock network delay " "    18.562      6.062  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.762      0.200      uTh  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\] " "    18.762      0.200      uTh  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_slb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_slb.tdf" 104 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.581 " "Data Arrival Time  :    19.581" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.762 " "Data Required Time :    18.762" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.819  " "Slack              :     0.819 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522008 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.981 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.981" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.981  " "Path #1: Removal slack is 0.981 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst56 " "From Node    : inst56" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst86 " "To Node      : inst86" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.501      2.501  R        clock network delay " "     2.501      2.501  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.628      0.127     uTco  inst56 " "     2.628      0.127     uTco  inst56" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst56 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2144 -288 -224 2224 "inst56" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.628      0.000 RR  CELL  inst56\|regout " "     2.628      0.000 RR  CELL  inst56\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst56 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2144 -288 -224 2224 "inst56" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.927      0.299 RR    IC  inst86\|aclr " "     2.927      0.299 RR    IC  inst86\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst86 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2144 -80 -16 2224 "inst86" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.682      0.755 RR  CELL  inst86 " "     3.682      0.755 RR  CELL  inst86" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst86 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2144 -80 -16 2224 "inst86" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.501      2.501  R        clock network delay " "     2.501      2.501  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.701      0.200      uTh  inst86 " "     2.701      0.200      uTh  inst86" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst86 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2144 -80 -16 2224 "inst86" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.682 " "Data Arrival Time  :     3.682" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.701 " "Data Required Time :     2.701" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.981  " "Slack              :     0.981 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522010 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.805 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.805" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.805  " "Path #1: Removal slack is 1.805 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[1\] " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000  R        clock network delay " "    25.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.814      1.814 RR    IC  inst7\|RESET_COUNTER\[26\]~0\|dataf " "    26.814      1.814 RR    IC  inst7\|RESET_COUNTER\[26\]~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 22 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.885      0.071 RF  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout " "    26.885      0.071 RF  CELL  inst7\|RESET_COUNTER\[26\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[26]~0 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 22 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.772      1.887 FF    IC  inst7\|RESET_COUNTER\[1\]\|aclr " "    28.772      1.887 FF    IC  inst7\|RESET_COUNTER\[1\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[1] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 22 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.527      0.755 FR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[1\] " "    29.527      0.755 FR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[1] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 22 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.522      2.522  F        clock network delay " "    27.522      2.522  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.722      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[1\] " "    27.722      0.200      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_COUNTER[1] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 22 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    29.527 " "Data Arrival Time  :    29.527" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    27.722 " "Data Required Time :    27.722" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.805  " "Slack              :     1.805 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522012 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.834 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.834" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.834  " "Path #1: Removal slack is 1.834 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst11 " "To Node      : inst11" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.509      2.509  R        clock network delay " "     2.509      2.509  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.636      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "     2.636      0.127     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.636      0.000 RR  CELL  inst7\|RESET_STATE\|regout " "     2.636      0.000 RR  CELL  inst7\|RESET_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.803      1.167 RR    IC  inst11\|aclr " "     3.803      1.167 RR    IC  inst11\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.558      0.755 RF  CELL  inst11 " "     4.558      0.755 RF  CELL  inst11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.524      2.524  R        clock network delay " "     2.524      2.524  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.724      0.200      uTh  inst11 " "     2.724      0.200      uTh  inst11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.558 " "Data Arrival Time  :     4.558" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.724 " "Data Required Time :     2.724" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.834  " "Slack              :     1.834 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522014 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.899 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.899" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522015 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522015 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.899  " "Path #1: Removal slack is 1.899 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse " "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.420      2.420 RR    IC  inst\|WRITE_fbTEN_pulse~0\|datad " "     2.420      2.420 RR    IC  inst\|WRITE_fbTEN_pulse~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.722      0.302 RF  CELL  inst\|WRITE_fbTEN_pulse~0\|combout " "     2.722      0.302 RF  CELL  inst\|WRITE_fbTEN_pulse~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.153      0.431 FF    IC  inst\|WRITE_fbTEN_pulse\|aclr " "     3.153      0.431 FF    IC  inst\|WRITE_fbTEN_pulse\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.908      0.755 FR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     3.908      0.755 FR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.809      1.809  R        clock network delay " "     1.809      1.809  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.009      0.200      uTh  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     2.009      0.200      uTh  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.908 " "Data Arrival Time  :     3.908" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.009 " "Data Required Time :     2.009" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.899  " "Slack              :     1.899 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522016 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.003 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.003" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.003  " "Path #1: Removal slack is 2.003 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.517      2.517  R        clock network delay " "     2.517      2.517  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.644      0.127     uTco  inst67 " "     2.644      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.644      0.000 RR  CELL  inst67\|regout " "     2.644      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.099      1.455 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "     4.099      1.455 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.854      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "     4.854      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.651      2.651  R        clock network delay " "     2.651      2.651  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.851      0.200      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "     2.851      0.200      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.854 " "Data Arrival Time  :     4.854" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.851 " "Data Required Time :     2.851" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.003  " "Slack              :     2.003 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522017 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.954 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.954" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 12.954  " "Path #1: Removal slack is 12.954 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.517      2.517  R        clock network delay " "    27.517      2.517  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.644      0.127     uTco  inst67 " "    27.644      0.127     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.644      0.000 RR  CELL  inst67\|regout " "    27.644      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.017      1.373 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "    29.017      1.373 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.772      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    29.772      0.755 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.618      4.118  F        clock network delay " "    16.618      4.118  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.818      0.200      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    16.818      0.200      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    29.772 " "Data Arrival Time  :    29.772" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    16.818 " "Data Required Time :    16.818" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.954  " "Slack              :    12.954 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522019 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.305 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.305" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522020 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522020 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522020 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 2.305  " "Path #1: slack is 2.305 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_DELAY:inst68\|COUNTER\[0\] " "Node             : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           source latency " "     3.125      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           CLK40DES1 " "     3.125      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.252      1.127 RR  CELL  CLK40DES1\|combout " "     4.252      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.711      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     4.711      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.711      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     4.711      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.399      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     9.399      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.182     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\] " "     2.182     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.928      1.746 FF    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     3.928      1.746 FF    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.928      0.000 FF  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk " "     3.928      0.000 FF  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.807      0.879 FF    IC  inst68\|COUNTER\[0\]\|clk " "     4.807      0.879 FF    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.635      0.828 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     5.635      0.828 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "     6.250      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           CLK40DES1 " "     6.250      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.377      1.127 RR  CELL  CLK40DES1\|combout " "     7.377      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.836      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     7.836      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.836      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     7.836      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.524      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    12.524      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.307     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\] " "     5.307     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.053      1.746 RR    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     7.053      1.746 RR    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.053      0.000 RR  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk " "     7.053      0.000 RR  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.932      0.879 RR    IC  inst68\|COUNTER\[0\]\|clk " "     7.932      0.879 RR    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.760      0.828 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     8.760      0.828 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.125 " "Actual Width     :     3.125" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     2.305 " "Slack            :     2.305" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522021 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.160 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.160" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.160  " "Path #1: slack is 11.160 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6l14:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6l14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "     1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     6.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.943     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\] " "    -0.943     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      1.746 RR    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "     0.803      1.746 RR    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      0.000 RR  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk " "     0.803      0.000 RR  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.674      0.871 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "     1.674      0.871 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.287      0.613 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6l14:auto_generated\|ram_block1a0~porta_address_reg0 " "     2.287      0.613 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6l14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.627      1.127 RR  CELL  CLK40DES1\|combout " "    13.627      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.086      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    14.086      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.086      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    14.086      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.774      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    18.774      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.557     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\] " "    11.557     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.303      1.746 FF    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    13.303      1.746 FF    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.303      0.000 FF  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk " "    13.303      0.000 FF  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.174      0.871 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "    14.174      0.871 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.787      0.613 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6l14:auto_generated\|ram_block1a0~porta_address_reg0 " "    14.787      0.613 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6l14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.340 " "Required Width   :     1.340" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.160 " "Slack            :    11.160" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522028 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "Targets: \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.680  " "Path #1: slack is 11.680 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ddlctrlr:inst\|WRITE_fbTEN_pulse " "Node             : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Clock            : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2 " "     0.000      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout " "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.366      0.366 RR    IC  inst\|WRITE_fbTEN\|datac " "     0.366      0.366 RR    IC  inst\|WRITE_fbTEN\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.672      0.306 RR  CELL  inst\|WRITE_fbTEN\|combout " "     0.672      0.306 RR  CELL  inst\|WRITE_fbTEN\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.981      0.309 RR    IC  inst\|WRITE_fbTEN_pulse\|clk " "     0.981      0.309 RR    IC  inst\|WRITE_fbTEN_pulse\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.809      0.828 RR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     1.809      0.828 RR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2 " "    12.500      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst\|CLMN_READ_STATUS_2\|regout " "    12.500      0.000 FF  CELL  inst\|CLMN_READ_STATUS_2\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.866      0.366 FF    IC  inst\|WRITE_fbTEN\|datac " "    12.866      0.366 FF    IC  inst\|WRITE_fbTEN\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.172      0.306 FF  CELL  inst\|WRITE_fbTEN\|combout " "    13.172      0.306 FF  CELL  inst\|WRITE_fbTEN\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.481      0.309 FF    IC  inst\|WRITE_fbTEN_pulse\|clk " "    13.481      0.309 FF    IC  inst\|WRITE_fbTEN_pulse\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.309      0.828 FF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    14.309      0.828 FF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.680 " "Slack            :    11.680" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522029 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst63\}\] " "Targets: \[get_clocks \{inst63\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522030 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522030 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522030 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.680  " "Path #1: slack is 11.680 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst63 " "Clock            : inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           inst63 " "     0.000      0.000           inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  inst63\|regout " "     0.000      0.000 RR  CELL  inst63\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.951      0.951 RR    IC  inst63~clkctrl\|inclk\[0\] " "     0.951      0.951 RR    IC  inst63~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.951      0.000 RR  CELL  inst63~clkctrl\|outclk " "     0.951      0.000 RR  CELL  inst63~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.828      0.877 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "     1.828      0.877 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.656      0.828 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     2.656      0.828 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst63 " "    12.500      0.000           inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst63\|regout " "    12.500      0.000 FF  CELL  inst63\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.451      0.951 FF    IC  inst63~clkctrl\|inclk\[0\] " "    13.451      0.951 FF    IC  inst63~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.451      0.000 FF  CELL  inst63~clkctrl\|outclk " "    13.451      0.000 FF  CELL  inst63~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.328      0.877 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    14.328      0.877 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.156      0.828 FF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    15.156      0.828 FF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.680 " "Slack            :    11.680" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522031 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.680" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst85\}\] " "Targets: \[get_clocks \{inst85\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.680  " "Path #1: slack is 11.680 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst85 (INVERTED) " "Clock            : inst85 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst85 " "    12.500      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "    12.500      0.000 FF  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.883      2.383 FF    IC  inst85~clkctrl\|inclk\[0\] " "    14.883      2.383 FF    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.883      0.000 FF  CELL  inst85~clkctrl\|outclk " "    14.883      0.000 FF  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.796      0.913 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    15.796      0.913 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.624      0.828 FR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    16.624      0.828 FR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           inst85 " "    25.000      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.383      2.383 RR    IC  inst85~clkctrl\|inclk\[0\] " "    27.383      2.383 RR    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.383      0.000 RR  CELL  inst85~clkctrl\|outclk " "    27.383      0.000 RR  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.296      0.913 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    28.296      0.913 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    29.124      0.828 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    29.124      0.828 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.680 " "Slack            :    11.680" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522033 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK40DES1\}\] " "Targets: \[get_clocks \{CLK40DES1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.500  " "Path #1: slack is 12.500 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLK40DES1\|combout " "Node             : CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK40DES1 " "Clock            : CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "     1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.627      1.127 FF  CELL  CLK40DES1\|combout " "    13.627      1.127 FF  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.500 " "Slack            :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522034 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.180 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.180" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522035 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522035 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522035 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522035 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 24.180  " "Path #1: slack is 24.180 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE " "Node             : DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.127      1.127 RR  CELL  CLK40DES1\|combout " "     1.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     1.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     1.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     6.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.943     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\] " "    -0.943     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      1.746 RR    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "     0.803      1.746 RR    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.803      0.000 RR  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk " "     0.803      0.000 RR  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.681      0.878 RR    IC  inst7\|FINAL_STATE\|clk " "     1.681      0.878 RR    IC  inst7\|FINAL_STATE\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.509      0.828 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE " "     2.509      0.828 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "    25.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.127      1.127 RR  CELL  CLK40DES1\|combout " "    26.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    26.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    26.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    31.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    31.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\] " "    24.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      1.746 FF    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "    25.803      1.746 FF    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.803      0.000 FF  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk " "    25.803      0.000 FF  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.681      0.878 FF    IC  inst7\|FINAL_STATE\|clk " "    26.681      0.878 FF    IC  inst7\|FINAL_STATE\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.509      0.828 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE " "    27.509      0.828 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.820 " "Required Width   :     0.820" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    25.000 " "Actual Width     :    25.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    24.180 " "Slack            :    24.180" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522036 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.769 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 48.769" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522041 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522041 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522041 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522041 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 48.769  " "Path #1: slack is 48.769 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Node             : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED) " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLK40DES1 " "    50.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.127      1.127 RR  CELL  CLK40DES1\|combout " "    51.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    51.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    51.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    56.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    56.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\] " "    49.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.803      1.746 FF    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "    50.803      1.746 FF    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.803      0.000 FF  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk " "    50.803      0.000 FF  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.018      1.215 FF    IC  inst\|FIFO_CLK\|datad " "    52.018      1.215 FF    IC  inst\|FIFO_CLK\|datad" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.382      0.364 FR  CELL  inst\|FIFO_CLK\|combout " "    52.382      0.364 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.333      1.951 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "    54.333      1.951 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    54.333      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "    54.333      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    55.206      0.873 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "    55.206      0.873 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    55.839      0.633 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "    55.839      0.633 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLK40DES1 " "   100.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.127      1.127 RR  CELL  CLK40DES1\|combout " "   101.127      1.127 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "   101.586      0.459 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "   101.586      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   106.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "   106.274      4.688 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\] " "    99.057     -7.217 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.803      1.746 RR    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "   100.803      1.746 RR    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.803      0.000 RR  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk " "   100.803      0.000 RR  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.018      1.215 RR    IC  inst\|FIFO_CLK\|datad " "   102.018      1.215 RR    IC  inst\|FIFO_CLK\|datad" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.382      0.364 RF  CELL  inst\|FIFO_CLK\|combout " "   102.382      0.364 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.333      1.951 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "   104.333      1.951 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   104.333      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "   104.333      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   105.206      0.873 FF    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "   105.206      0.873 FF    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   105.839      0.633 FF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "   105.839      0.633 FF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.231 " "Required Width   :     1.231" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    48.769 " "Slack            :    48.769" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522042 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 97.778" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522043 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522043 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 97.778  " "Path #1: slack is 97.778 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Node             : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.222 " "Required Width   :     2.222" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    97.778 " "Slack            :    97.778" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522043 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522043 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522043 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1397057522044 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1397057522118 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1397057522146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.364 " "Worst-case setup slack is 2.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.364         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    2.364         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.228         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    5.228         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.257         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    5.257         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.662         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    9.662         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.546         0.000 inst63  " "   23.546         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.546         0.000 inst85  " "   23.546         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397057522155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.042 " "Worst-case hold slack is 0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    0.042         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.213         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    0.213         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    0.219         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    0.224         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378         0.000 inst63  " "    0.378         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522167 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378         0.000 inst85  " "    0.378         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522167 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397057522167 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.844 " "Worst-case recovery slack is 1.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.844         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    1.844         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.100         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "   10.100         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.889         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "   10.889         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.059         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "   11.059         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.347         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "   11.347         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.172         0.000 inst85  " "   12.172         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   23.890         0.000 inst63  " "   23.890         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397057522176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.075 " "Worst-case removal slack is 0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "    0.075         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "    0.465         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.637         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "    0.637         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.748         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "    0.748         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    0.836         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.871         0.000 inst63  " "    0.871         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.661         0.000 inst85  " "   12.661         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397057522186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.495 " "Worst-case minimum pulse width slack is 2.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.495         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4  " "    2.495         0.000 PLL0:inst44\|altpll:altpll_component\|_clk4 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.500         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0  " "   11.500         0.000 PLL0:inst44\|altpll:altpll_component\|_clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2  " "   11.870         0.000 ddlctrlr:inst\|CLMN_READ_STATUS_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 inst63  " "   11.870         0.000 inst63 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.870         0.000 inst85  " "   11.870         0.000 inst85 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.500         0.000 CLK40DES1  " "   12.500         0.000 CLK40DES1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.370         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1  " "   24.370         0.000 PLL0:inst44\|altpll:altpll_component\|_clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.083         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2  " "   49.083         0.000 PLL0:inst44\|altpll:altpll_component\|_clk2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.000         0.000 altera_reserved_tck  " "   98.000         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1397057522192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1397057522192 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1397057522246 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.364 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.364" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.364  " "Path #1: Setup slack is 2.364 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.140      1.140  R        clock network delay " "     1.140      1.140  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.202      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "     1.202      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.202      0.000 RR  CELL  inst68\|L0_OUT\|regout " "     1.202      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.389      0.187 RR    IC  inst68\|COUNTER\[0\]\|ena " "     1.389      0.187 RR    IC  inst68\|COUNTER\[0\]\|ena" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.854      0.465 RR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     1.854      0.465 RR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "     3.125      3.125           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.265      1.140  F        clock network delay " "     4.265      1.140  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.218     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "     4.218     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.854 " "Data Arrival Time  :     1.854" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.218 " "Data Required Time :     4.218" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.364  " "Slack              :     2.364 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522248 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.228 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.228" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522252 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522252 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522252 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.228  " "Path #1: Setup slack is 5.228 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "To Node      : TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.390      1.140  R        clock network delay " "     7.390      1.140  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.452      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "     7.452      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.452      0.000 RR  CELL  inst68\|L0_OUT\|regout " "     7.452      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.804      0.352 RR    IC  inst13\|ERROR_BIT_0~1\|datad " "     7.804      0.352 RR    IC  inst13\|ERROR_BIT_0~1\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.930      0.126 RR  CELL  inst13\|ERROR_BIT_0~1\|combout " "     7.930      0.126 RR  CELL  inst13\|ERROR_BIT_0~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~1 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.098      0.168 RR    IC  inst13\|ERROR_BIT_0~2\|dataa " "     8.098      0.168 RR    IC  inst13\|ERROR_BIT_0~2\|dataa" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~2 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.268      0.170 RR  CELL  inst13\|ERROR_BIT_0~2\|combout " "     8.268      0.170 RR  CELL  inst13\|ERROR_BIT_0~2\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0~2 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.268      0.000 RR    IC  inst13\|ERROR_BIT_0\|datain " "     8.268      0.000 RR    IC  inst13\|ERROR_BIT_0\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.365      0.097 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "     8.365      0.097 RR  CELL  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.640      1.140  F        clock network delay " "    13.640      1.140  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.593     -0.047     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0 " "    13.593     -0.047     uTsu  TTC_COMMUNICATION:inst13\|ERROR_BIT_0" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|ERROR_BIT_0 } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 66 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.365 " "Data Arrival Time  :     8.365" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.593 " "Data Required Time :    13.593" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.228  " "Slack              :     5.228 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522253 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.257 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.257" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522254 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522254 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522254 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.257  " "Path #1: Setup slack is 5.257 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|L0_OUT " "From Node    : L0_DELAY:inst68\|L0_OUT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "To Node      : L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.750     43.750           launch edge time " "    43.750     43.750           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.890      1.140  R        clock network delay " "    44.890      1.140  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.952      0.062     uTco  L0_DELAY:inst68\|L0_OUT " "    44.952      0.062     uTco  L0_DELAY:inst68\|L0_OUT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.952      0.000 RR  CELL  inst68\|L0_OUT\|regout " "    44.952      0.000 RR  CELL  inst68\|L0_OUT\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|L0_OUT } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.565      0.613 RR    IC  inst74\|MODULE_SM~5\|dataf " "    45.565      0.613 RR    IC  inst74\|MODULE_SM~5\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~5 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.583      0.018 RR  CELL  inst74\|MODULE_SM~5\|combout " "    45.583      0.018 RR  CELL  inst74\|MODULE_SM~5\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|MODULE_SM~5 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.720      0.137 RR    IC  inst74\|QB\[1\]~1\|dataf " "    45.720      0.137 RR    IC  inst74\|QB\[1\]~1\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|QB[1]~1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.738      0.018 RR  CELL  inst74\|QB\[1\]~1\|combout " "    45.738      0.018 RR  CELL  inst74\|QB\[1\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|QB[1]~1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.738      0.000 RR    IC  inst74\|WAIT_STATE\|datain " "    45.738      0.000 RR    IC  inst74\|WAIT_STATE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.835      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "    45.835      0.097 RR  CELL  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.139      1.139  R        clock network delay " "    51.139      1.139  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.092     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE " "    51.092     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|WAIT_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|WAIT_STATE } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    45.835 " "Data Arrival Time  :    45.835" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.092 " "Data Required Time :    51.092" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.257  " "Slack              :     5.257 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522255 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.662 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.662" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.662  " "Path #1: Setup slack is 9.662 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff " "From Node    : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|DATA_WR1 " "To Node      : ddlctrlr:inst\|DATA_WR1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.306      2.806  F        clock network delay " "    90.306      2.806  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.368      0.062     uTco  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff " "    90.368      0.062     uTco  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|empty_dff" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.368      0.000 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout " "    90.368      0.000 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|empty_dff\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|empty_dff } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.855      0.487 RR    IC  inst\|DATA_WR1~0\|datac " "    90.855      0.487 RR    IC  inst\|DATA_WR1~0\|datac" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.949      0.094 RR  CELL  inst\|DATA_WR1~0\|combout " "    90.949      0.094 RR  CELL  inst\|DATA_WR1~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.246      0.297 RR    IC  inst\|DATA_WR1\|adatasdata " "    91.246      0.297 RR    IC  inst\|DATA_WR1\|adatasdata" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    91.440      0.194 RR  CELL  ddlctrlr:inst\|DATA_WR1 " "    91.440      0.194 RR  CELL  ddlctrlr:inst\|DATA_WR1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.149      1.149  R        clock network delay " "   101.149      1.149  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.102     -0.047     uTsu  ddlctrlr:inst\|DATA_WR1 " "   101.102     -0.047     uTsu  ddlctrlr:inst\|DATA_WR1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|DATA_WR1 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    91.440 " "Data Arrival Time  :    91.440" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   101.102 " "Data Required Time :   101.102" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.662  " "Slack              :     9.662 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522258 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.546 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.546" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522260 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522260 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522260 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.546  " "Path #1: Setup slack is 23.546 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst63 " "Launch Clock : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.220      1.220  R        clock network delay " "     1.220      1.220  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.282      0.062     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.282      0.062     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.282      0.000 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "     1.282      0.000 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.282      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "     1.282      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.571      0.289 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout " "     1.571      0.289 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.571      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin " "     1.571      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.595      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout " "     1.595      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.595      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin " "     1.595      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.619      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout " "     1.619      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.619      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin " "     1.619      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.643      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout " "     1.643      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.643      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin " "     1.643      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.667      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout " "     1.667      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.667      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin " "     1.667      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.691      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout " "     1.691      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.691      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin " "     1.691      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.715      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout " "     1.715      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.715      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin " "     1.715      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.781      0.066 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout " "     1.781      0.066 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.781      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin " "     1.781      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.805      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout " "     1.805      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.805      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin " "     1.805      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.829      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout " "     1.829      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.829      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin " "     1.829      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.853      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout " "     1.853      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.853      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin " "     1.853      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.877      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout " "     1.877      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.877      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin " "     1.877      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.901      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout " "     1.901      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.901      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin " "     1.901      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.925      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout " "     1.925      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.925      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin " "     1.925      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.949      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout " "     1.949      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.949      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin " "     1.949      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.080      0.131 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout " "     2.080      0.131 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.080      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin " "     2.080      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.104      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout " "     2.104      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.104      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin " "     2.104      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.128      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout " "     2.128      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.128      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin " "     2.128      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.152      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout " "     2.152      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.152      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin " "     2.152      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.176      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout " "     2.176      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.176      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin " "     2.176      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.200      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout " "     2.200      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.200      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin " "     2.200      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.224      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout " "     2.224      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.224      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin " "     2.224      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.248      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout " "     2.248      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.248      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin " "     2.248      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.314      0.066 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout " "     2.314      0.066 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.314      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin " "     2.314      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.338      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout " "     2.338      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.338      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin " "     2.338      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.362      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout " "     2.362      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.362      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin " "     2.362      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.386      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout " "     2.386      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.386      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin " "     2.386      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.410      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout " "     2.410      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.410      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin " "     2.410      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.434      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout " "     2.434      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.434      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin " "     2.434      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.458      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout " "     2.458      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.458      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin " "     2.458      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.482      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout " "     2.482      0.024 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.482      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin " "     2.482      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.564      0.082 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout " "     2.564      0.082 RR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.564      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "     2.564      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.623      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "     2.623      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.216      1.216  R        clock network delay " "    26.216      1.216  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.169     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    26.169     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.623 " "Data Arrival Time  :     2.623" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.169 " "Data Required Time :    26.169" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.546  " "Slack              :    23.546 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522261 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.546 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.546" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522266 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522266 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522266 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 23.546  " "Path #1: Setup slack is 23.546 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.391      1.891  F        clock network delay " "    14.391      1.891  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.453      0.062     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.453      0.062     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.453      0.000 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "    14.453      0.000 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.453      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "    14.453      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.742      0.289 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout " "    14.742      0.289 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.742      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin " "    14.742      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.766      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout " "    14.766      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.766      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin " "    14.766      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.790      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout " "    14.790      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita2\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 47 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.790      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin " "    14.790      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.814      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout " "    14.814      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita3\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 53 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.814      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin " "    14.814      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.838      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout " "    14.838      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita4\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 59 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.838      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin " "    14.838      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.862      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout " "    14.862      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita5\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 65 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.862      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin " "    14.862      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.886      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout " "    14.886      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita6\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.886      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin " "    14.886      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.952      0.066 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout " "    14.952      0.066 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita7\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 77 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.952      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin " "    14.952      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.976      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout " "    14.976      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita8\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 83 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.976      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin " "    14.976      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout " "    15.000      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita9\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 89 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.000      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin " "    15.000      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.024      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout " "    15.024      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita10\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 95 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.024      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin " "    15.024      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.048      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout " "    15.048      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita11\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 101 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.048      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin " "    15.048      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.072      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout " "    15.072      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita12\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 107 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.072      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin " "    15.072      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.096      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout " "    15.096      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita13\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita13~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 113 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.096      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin " "    15.096      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.120      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout " "    15.120      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita14\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita14~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 119 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.120      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin " "    15.120      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.251      0.131 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout " "    15.251      0.131 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita15\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita15~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 125 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.251      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin " "    15.251      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.275      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout " "    15.275      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita16\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita16~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 131 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.275      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin " "    15.275      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.299      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout " "    15.299      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita17\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita17~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 137 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.299      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin " "    15.299      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.323      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout " "    15.323      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita18\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita18~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 143 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.323      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin " "    15.323      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.347      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout " "    15.347      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita19\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita19~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 149 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.347      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin " "    15.347      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.371      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout " "    15.371      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita20\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita20~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 155 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.371      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin " "    15.371      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.395      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout " "    15.395      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita21\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita21~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 161 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.395      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin " "    15.395      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.419      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout " "    15.419      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita22\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita22~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 167 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.419      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin " "    15.419      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.485      0.066 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout " "    15.485      0.066 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita23\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita23~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 173 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.485      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin " "    15.485      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.509      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout " "    15.509      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita24\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita24~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 179 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.509      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin " "    15.509      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.533      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout " "    15.533      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita25\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita25~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 185 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.533      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin " "    15.533      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.557      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout " "    15.557      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita26\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita26~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 191 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.557      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin " "    15.557      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.581      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout " "    15.581      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita27\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita27~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 197 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.581      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin " "    15.581      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.605      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout " "    15.605      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita28\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita28~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 203 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.605      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin " "    15.605      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.629      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout " "    15.629      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita29\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita29~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 209 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.629      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin " "    15.629      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.653      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout " "    15.653      0.024 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita30\|cout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita30~COUT } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 215 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.653      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin " "    15.653      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|cin" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.735      0.082 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout " "    15.735      0.082 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita31\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita31 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 221 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.735      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain " "    15.735      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[31\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.794      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    15.794      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           latch edge time " "    37.500     37.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.387      1.887  F        clock network delay " "    39.387      1.887  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.340     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\] " "    39.340     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[31\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[31] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.794 " "Data Arrival Time  :    15.794" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    39.340 " "Data Required Time :    39.340" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.546  " "Slack              :    23.546 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522268 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.042 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.042" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522278 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522278 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.042  " "Path #1: Hold slack is 0.042 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|BLOCK_WRITE_FIFO_COMPARE " "From Node    : ddlctrlr:inst\|BLOCK_WRITE_FIFO_COMPARE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a0~porta_we_reg " "To Node      : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.643      1.143  F        clock network delay " "    13.643      1.143  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.705      0.062     uTco  ddlctrlr:inst\|BLOCK_WRITE_FIFO_COMPARE " "    13.705      0.062     uTco  ddlctrlr:inst\|BLOCK_WRITE_FIFO_COMPARE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.705      0.000 RR  CELL  inst\|BLOCK_WRITE_FIFO_COMPARE\|regout " "    13.705      0.000 RR  CELL  inst\|BLOCK_WRITE_FIFO_COMPARE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_FIFO_COMPARE } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.507      0.802 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq~0\|datad " "    14.507      0.802 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|valid_wreq~0 } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.633      0.126 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq~0\|combout " "    14.633      0.126 RR  CELL  inst1\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|valid_wreq~0 } "NODE_NAME" } } { "db/a_dpfifo_o441.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/a_dpfifo_o441.tdf" 71 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.260      0.627 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|portawe " "    15.260      0.627 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|portawe" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0 } "NODE_NAME" } } { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/altsyncram_t3e1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.386      0.126 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a0~porta_we_reg " "    15.386      0.126 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a0~porta_we_reg" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/altsyncram_t3e1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.232      2.732  F        clock network delay " "    15.232      2.732  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.344      0.112      uTh  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a0~porta_we_reg " "    15.344      0.112      uTh  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a0~porta_we_reg" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|altsyncram_t3e1:FIFOram|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/altsyncram_t3e1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.386 " "Data Arrival Time  :    15.386" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.344 " "Data Required Time :    15.344" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.042  " "Slack              :     0.042 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522279 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.213 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.213" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522282 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522282 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522282 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.213  " "Path #1: Hold slack is 0.213 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst82 " "From Node    : inst82" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst83 " "To Node      : inst83" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.143      1.143  R        clock network delay " "     1.143      1.143  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.205      0.062     uTco  inst82 " "     1.205      0.062     uTco  inst82" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 -64 0 2064 "inst82" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.205      0.000 RR  CELL  inst82\|regout " "     1.205      0.000 RR  CELL  inst82\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst82 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 -64 0 2064 "inst82" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.316      0.111 RR    IC  inst83~feeder\|dataf " "     1.316      0.111 RR    IC  inst83~feeder\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83~feeder } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 64 128 2064 "inst83" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.334      0.018 RR  CELL  inst83~feeder\|combout " "     1.334      0.018 RR  CELL  inst83~feeder\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83~feeder } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 64 128 2064 "inst83" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.334      0.000 RR    IC  inst83\|datain " "     1.334      0.000 RR    IC  inst83\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 64 128 2064 "inst83" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.431      0.097 RR  CELL  inst83 " "     1.431      0.097 RR  CELL  inst83" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 64 128 2064 "inst83" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.143      1.143  R        clock network delay " "     1.143      1.143  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.218      0.075      uTh  inst83 " "     1.218      0.075      uTh  inst83" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst83 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 64 128 2064 "inst83" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.431 " "Data Arrival Time  :     1.431" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.218 " "Data Required Time :     1.218" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.213  " "Slack              :     0.213 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522283 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.219 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.219" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522284 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522284 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522284 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.219  " "Path #1: Hold slack is 0.219 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|LOAD_RESET_LENGHT_REG1 " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|LOAD_RESET_LENGHT_REG1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.140      1.140  R        clock network delay " "     1.140      1.140  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.202      0.062     uTco  DDL_SOFT_RESET_MODULE:inst7\|LOAD_RESET_LENGHT_REG1 " "     1.202      0.062     uTco  DDL_SOFT_RESET_MODULE:inst7\|LOAD_RESET_LENGHT_REG1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|LOAD_RESET_LENGHT_REG1 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.202      0.000 RR  CELL  inst7\|LOAD_RESET_LENGHT_REG1\|regout " "     1.202      0.000 RR  CELL  inst7\|LOAD_RESET_LENGHT_REG1\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|LOAD_RESET_LENGHT_REG1 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.319      0.117 RR    IC  inst7\|MODULE_SM~4\|dataf " "     1.319      0.117 RR    IC  inst7\|MODULE_SM~4\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|MODULE_SM~4 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.337      0.018 RR  CELL  inst7\|MODULE_SM~4\|combout " "     1.337      0.018 RR  CELL  inst7\|MODULE_SM~4\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|MODULE_SM~4 } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.337      0.000 RR    IC  inst7\|RESET_STATE\|datain " "     1.337      0.000 RR    IC  inst7\|RESET_STATE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.434      0.097 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "     1.434      0.097 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.140      1.140  R        clock network delay " "     1.140      1.140  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.215      0.075      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "     1.215      0.075      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.434 " "Data Arrival Time  :     1.434" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.215 " "Data Required Time :     1.215" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.219  " "Slack              :     0.219 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522285 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.224 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.224" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.224  " "Path #1: Hold slack is 0.224 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : L0_DELAY:inst68\|END_STATE " "From Node    : L0_DELAY:inst68\|END_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|END_STATE " "To Node      : L0_DELAY:inst68\|END_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.140      1.140  R        clock network delay " "     1.140      1.140  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.202      0.062     uTco  L0_DELAY:inst68\|END_STATE " "     1.202      0.062     uTco  L0_DELAY:inst68\|END_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.202      0.000 FF  CELL  inst68\|END_STATE\|regout " "     1.202      0.000 FF  CELL  inst68\|END_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.202      0.000 FF    IC  inst68\|DELAY_SM~2\|datae " "     1.202      0.000 FF    IC  inst68\|DELAY_SM~2\|datae" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~2 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.342      0.140 FR  CELL  inst68\|DELAY_SM~2\|combout " "     1.342      0.140 FR  CELL  inst68\|DELAY_SM~2\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|DELAY_SM~2 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.342      0.000 RR    IC  inst68\|END_STATE\|datain " "     1.342      0.000 RR    IC  inst68\|END_STATE\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.439      0.097 RR  CELL  L0_DELAY:inst68\|END_STATE " "     1.439      0.097 RR  CELL  L0_DELAY:inst68\|END_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.140      1.140  R        clock network delay " "     1.140      1.140  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.215      0.075      uTh  L0_DELAY:inst68\|END_STATE " "     1.215      0.075      uTh  L0_DELAY:inst68\|END_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|END_STATE } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.439 " "Data Arrival Time  :     1.439" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.215 " "Data Required Time :     1.215" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.224  " "Slack              :     0.224 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522286 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.378  " "Path #1: Hold slack is 0.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "From Node    : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst63 " "Launch Clock : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.220      1.220  R        clock network delay " "     1.220      1.220  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.282      0.062     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.282      0.062     uTco  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.282      0.000 FF  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout " "     1.282      0.000 FF  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.282      0.000 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad " "     1.282      0.000 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.614      0.332 FR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout " "     1.614      0.332 FR  CELL  inst50\|lpm_counter_component\|auto_generated\|counter_comb_bita0\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 35 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.614      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain " "     1.614      0.000 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.673      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.673      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.220      1.220  R        clock network delay " "     1.220      1.220  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.295      0.075      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.295      0.075      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.673 " "Data Arrival Time  :     1.673" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.295 " "Data Required Time :     1.295" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.378  " "Slack              :     0.378 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522288 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.378" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.378  " "Path #1: Hold slack is 0.378 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\] " "From Node    : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.391      1.891  F        clock network delay " "    14.391      1.891  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.453      0.062     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\] " "    14.453      0.062     uTco  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.453      0.000 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[1\]\|regout " "    14.453      0.000 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[1\]\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.453      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|datad " "    14.453      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.785      0.332 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|sumout " "    14.785      0.332 RR  CELL  inst49\|lpm_counter_component\|auto_generated\|counter_comb_bita1\|sumout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 41 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.785      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[1\]\|datain " "    14.785      0.000 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[1\]\|datain" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[1] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.844      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\] " "    14.844      0.059 RR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.391      1.891  F        clock network delay " "    14.391      1.891  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.466      0.075      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\] " "    14.466      0.075      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.844 " "Data Arrival Time  :    14.844" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.466 " "Data Required Time :    14.466" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.378  " "Slack              :     0.378 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522290 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.844 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.844" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 1.844  " "Path #1: Recovery slack is 1.844 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_DELAY:inst68\|COUNTER\[0\] " "To Node      : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.144      1.144  R        clock network delay " "     1.144      1.144  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206      0.062     uTco  inst67 " "     1.206      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206      0.000 RR  CELL  inst67\|regout " "     1.206      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.409      0.203 RR    IC  inst20~_Duplicate\|datad " "     1.409      0.203 RR    IC  inst20~_Duplicate\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.535      0.126 RR  CELL  inst20~_Duplicate\|combout " "     1.535      0.126 RR  CELL  inst20~_Duplicate\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate_1 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.872      0.337 RR    IC  inst68\|COUNTER\[4\]~1\|dataf " "     1.872      0.337 RR    IC  inst68\|COUNTER\[4\]~1\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.890      0.018 RR  CELL  inst68\|COUNTER\[4\]~1\|combout " "     1.890      0.018 RR  CELL  inst68\|COUNTER\[4\]~1\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[4]~1 } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.011      0.121 RR    IC  inst68\|COUNTER\[0\]\|aclr " "     2.011      0.121 RR    IC  inst68\|COUNTER\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.374      0.363 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     2.374      0.363 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125           latch edge time " "     3.125      3.125           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.265      1.140  F        clock network delay " "     4.265      1.140  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.218     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\] " "     4.218     -0.047     uTsu  L0_DELAY:inst68\|COUNTER\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_DELAY:inst68|COUNTER[0] } "NODE_NAME" } } { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_DELAY.tdf" 16 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.374 " "Data Arrival Time  :     2.374" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.218 " "Data Required Time :     4.218" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.844  " "Slack              :     1.844 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522292 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.100 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.100" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522296 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522296 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.100  " "Path #1: Recovery slack is 10.100 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTC_COMMUNICATION:inst13\|L2a_WORD7_WAIT " "To Node      : TTC_COMMUNICATION:inst13\|L2a_WORD7_WAIT" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.140      1.140  R        clock network delay " "     1.140      1.140  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.202      0.062     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "     1.202      0.062     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.202      0.000 RR  CELL  inst7\|RESET_STATE\|regout " "     1.202      0.000 RR  CELL  inst7\|RESET_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.521      0.319 RR    IC  inst20~_Duplicate_2\|dataf " "     1.521      0.319 RR    IC  inst20~_Duplicate_2\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate_2 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.539      0.018 RR  CELL  inst20~_Duplicate_2\|combout " "     1.539      0.018 RR  CELL  inst20~_Duplicate_2\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate_3 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.709      1.170 RR    IC  inst20~clkctrl\|inclk\[0\] " "     2.709      1.170 RR    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.709      0.000 RR  CELL  inst20~clkctrl\|outclk " "     2.709      0.000 RR  CELL  inst20~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.130      0.421 RR    IC  inst13\|L2a_WORD7_WAIT\|aclr " "     3.130      0.421 RR    IC  inst13\|L2a_WORD7_WAIT\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L2a_WORD7_WAIT } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 110 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.493      0.363 RF  CELL  TTC_COMMUNICATION:inst13\|L2a_WORD7_WAIT " "     3.493      0.363 RF  CELL  TTC_COMMUNICATION:inst13\|L2a_WORD7_WAIT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L2a_WORD7_WAIT } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 110 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.640      1.140  F        clock network delay " "    13.640      1.140  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.593     -0.047     uTsu  TTC_COMMUNICATION:inst13\|L2a_WORD7_WAIT " "    13.593     -0.047     uTsu  TTC_COMMUNICATION:inst13\|L2a_WORD7_WAIT" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTC_COMMUNICATION:inst13|L2a_WORD7_WAIT } "NODE_NAME" } } { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/TTC_COMMUNICATION.tdf" 110 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.493 " "Data Arrival Time  :     3.493" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.593 " "Data Required Time :    13.593" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.100  " "Slack              :    10.100 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522297 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.889 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.889" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 10.889  " "Path #1: Recovery slack is 10.889 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|END_ALL " "From Node    : ddlctrlr:inst\|END_ALL" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[16\] " "To Node      : ddlctrlr:inst\|LOCAL_BUS_REG\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    87.500     87.500           launch edge time " "    87.500     87.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.641      1.141  F        clock network delay " "    88.641      1.141  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.703      0.062     uTco  ddlctrlr:inst\|END_ALL " "    88.703      0.062     uTco  ddlctrlr:inst\|END_ALL" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_ALL } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    88.703      0.000 RR  CELL  inst\|END_ALL\|regout " "    88.703      0.000 RR  CELL  inst\|END_ALL\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|END_ALL } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.235      0.532 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|datad " "    89.235      0.532 RR    IC  inst\|LOCAL_BUS_REG\[18\]~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.345      0.110 RR  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout " "    89.345      0.110 RR  CELL  inst\|LOCAL_BUS_REG\[18\]~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[18]~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    89.826      0.481 RR    IC  inst\|LOCAL_BUS_REG\[16\]\|aclr " "    89.826      0.481 RR    IC  inst\|LOCAL_BUS_REG\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[16] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    90.189      0.363 RF  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[16\] " "    90.189      0.363 RF  CELL  ddlctrlr:inst\|LOCAL_BUS_REG\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[16] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   100.000    100.000           latch edge time " "   100.000    100.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.125      1.125  R        clock network delay " "   101.125      1.125  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "   101.078     -0.047     uTsu  ddlctrlr:inst\|LOCAL_BUS_REG\[16\] " "   101.078     -0.047     uTsu  ddlctrlr:inst\|LOCAL_BUS_REG\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|LOCAL_BUS_REG[16] } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 73 14 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    90.189 " "Data Arrival Time  :    90.189" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :   101.078 " "Data Required Time :   101.078" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.889  " "Slack              :    10.889 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522299 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.059 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.059" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.059  " "Path #1: Recovery slack is 11.059 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|READ_PULSE_fbTEN " "From Node    : ddlctrlr:inst\|READ_PULSE_fbTEN" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse " "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.639      1.139  F        clock network delay " "    13.639      1.139  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.701      0.062     uTco  ddlctrlr:inst\|READ_PULSE_fbTEN " "    13.701      0.062     uTco  ddlctrlr:inst\|READ_PULSE_fbTEN" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_PULSE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.701      0.000 RR  CELL  inst\|READ_PULSE_fbTEN\|regout " "    13.701      0.000 RR  CELL  inst\|READ_PULSE_fbTEN\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|READ_PULSE_fbTEN } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.088      0.387 RR    IC  inst\|WRITE_fbTEN_pulse~0\|dataf " "    14.088      0.387 RR    IC  inst\|WRITE_fbTEN_pulse~0\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.106      0.018 RR  CELL  inst\|WRITE_fbTEN_pulse~0\|combout " "    14.106      0.018 RR  CELL  inst\|WRITE_fbTEN_pulse~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.287      0.181 RR    IC  inst\|WRITE_fbTEN_pulse\|aclr " "    14.287      0.181 RR    IC  inst\|WRITE_fbTEN_pulse\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.650      0.363 RF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    14.650      0.363 RF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.756      0.756  R        clock network delay " "    25.756      0.756  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.709     -0.047     uTsu  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    25.709     -0.047     uTsu  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.650 " "Data Arrival Time  :    14.650" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    25.709 " "Data Required Time :    25.709" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.059  " "Slack              :    11.059 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522301 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.347 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.347" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 11.347  " "Path #1: Recovery slack is 11.347 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "To Node      : L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 (INVERTED) " "Launch Clock : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500     37.500           launch edge time " "    37.500     37.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000  F        clock network delay " "    37.500      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.500      0.000 FF  CELL  inst85\|regout " "    37.500      0.000 FF  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.677      0.177 FF    IC  inst20~_Duplicate_2\|datad " "    37.677      0.177 FF    IC  inst20~_Duplicate_2\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate_2 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.787      0.110 FR  CELL  inst20~_Duplicate_2\|combout " "    37.787      0.110 FR  CELL  inst20~_Duplicate_2\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~_Duplicate_3 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.957      1.170 RR    IC  inst20~clkctrl\|inclk\[0\] " "    38.957      1.170 RR    IC  inst20~clkctrl\|inclk\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.957      0.000 RR  CELL  inst20~clkctrl\|outclk " "    38.957      0.000 RR  CELL  inst20~clkctrl\|outclk" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst20~clkctrl } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.382      0.425 RR    IC  inst74\|L0_UP_1\|aclr " "    39.382      0.425 RR    IC  inst74\|L0_UP_1\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.745      0.363 RF  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "    39.745      0.363 RF  CELL  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    50.000     50.000           latch edge time " "    50.000     50.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.139      1.139  R        clock network delay " "    51.139      1.139  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    51.092     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_1 " "    51.092     -0.047     uTsu  L0_TO_COLUMN_GEN:inst74\|L0_UP_1" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { L0_TO_COLUMN_GEN:inst74|L0_UP_1 } "NODE_NAME" } } { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/L0_TO_COLUMN_GEN.tdf" 22 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    39.745 " "Data Arrival Time  :    39.745" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    51.092 " "Data Required Time :    51.092" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.347  " "Slack              :    11.347 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522303 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.172 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.172" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522304 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522304 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522304 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 12.172  " "Path #1: Recovery slack is 12.172 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.144      1.144  R        clock network delay " "     1.144      1.144  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206      0.062     uTco  inst67 " "     1.206      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206      0.000 RR  CELL  inst67\|regout " "     1.206      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.809      0.603 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[1\]\|aclr " "     1.809      0.603 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[1\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[1] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.172      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\] " "     2.172      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.391      1.891  F        clock network delay " "    14.391      1.891  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.344     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\] " "    14.344     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[1\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.172 " "Data Arrival Time  :     2.172" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.344 " "Data Required Time :    14.344" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.172  " "Slack              :    12.172 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522305 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 23.890 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 23.890" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 23.890  " "Path #1: Recovery slack is 23.890 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.144      1.144  R        clock network delay " "     1.144      1.144  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206      0.062     uTco  inst67 " "     1.206      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206      0.000 RR  CELL  inst67\|regout " "     1.206      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.920      0.714 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr " "     1.920      0.714 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.283      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     2.283      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.220      1.220  R        clock network delay " "    26.220      1.220  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.173     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    26.173     -0.047     uTsu  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.283 " "Data Arrival Time  :     2.283" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.173 " "Data Required Time :    26.173" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    23.890  " "Slack              :    23.890 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522306 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.075 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.075" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522310 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522310 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522310 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.075  " "Path #1: Removal slack is 0.075 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ddlctrlr:inst\|BLOCK_WRITE_START " "From Node    : ddlctrlr:inst\|BLOCK_WRITE_START" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\] " "To Node      : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk0 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.643      1.143  F        clock network delay " "    13.643      1.143  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.705      0.062     uTco  ddlctrlr:inst\|BLOCK_WRITE_START " "    13.705      0.062     uTco  ddlctrlr:inst\|BLOCK_WRITE_START" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_START } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.705      0.000 RR  CELL  inst\|BLOCK_WRITE_START\|regout " "    13.705      0.000 RR  CELL  inst\|BLOCK_WRITE_START\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|BLOCK_WRITE_START } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 153 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.089      1.384 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit4a\[0\]\|aclr " "    15.089      1.384 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit4a\[0\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_slb:wr_ptr|counter_reg_bit4a[0] } "NODE_NAME" } } { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_slb.tdf" 97 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.452      0.363 RF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\] " "    15.452      0.363 RF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_slb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_slb.tdf" 104 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.302      2.802  F        clock network delay " "    15.302      2.802  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.377      0.075      uTh  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\] " "    15.377      0.075      uTh  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|cntr_slb:wr_ptr\|safe_q\[0\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddl_fifo:inst1|scfifo:scfifo_component|scfifo_hu31:auto_generated|a_dpfifo_o441:dpfifo|cntr_slb:wr_ptr|safe_q[0] } "NODE_NAME" } } { "db/cntr_slb.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_slb.tdf" 104 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.452 " "Data Arrival Time  :    15.452" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.377 " "Data Required Time :    15.377" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.075  " "Slack              :     0.075 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522311 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.465 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.465" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.465  " "Path #1: Removal slack is 0.465 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst56 " "From Node    : inst56" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst86 " "To Node      : inst86" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.133      1.133  R        clock network delay " "     1.133      1.133  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.195      0.062     uTco  inst56 " "     1.195      0.062     uTco  inst56" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst56 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2144 -288 -224 2224 "inst56" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.195      0.000 RR  CELL  inst56\|regout " "     1.195      0.000 RR  CELL  inst56\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst56 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2144 -288 -224 2224 "inst56" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.310      0.115 RR    IC  inst86\|aclr " "     1.310      0.115 RR    IC  inst86\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst86 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2144 -80 -16 2224 "inst86" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.673      0.363 RR  CELL  inst86 " "     1.673      0.363 RR  CELL  inst86" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst86 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2144 -80 -16 2224 "inst86" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.133      1.133  R        clock network delay " "     1.133      1.133  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.208      0.075      uTh  inst86 " "     1.208      0.075      uTh  inst86" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst86 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 2144 -80 -16 2224 "inst86" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.673 " "Data Arrival Time  :     1.673" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.208 " "Data Required Time :     1.208" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.465  " "Slack              :     0.465 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522313 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.637 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.637" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.637  " "Path #1: Removal slack is 0.637 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_LENGHT_REG\[7\] " "To Node      : DDL_SOFT_RESET_MODULE:inst7\|RESET_LENGHT_REG\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED) " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk1 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000  R        clock network delay " "    25.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.702      0.702 RR    IC  inst21~4\|dataf " "    25.702      0.702 RR    IC  inst21~4\|dataf" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 304 960 1024 416 "inst21" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.720      0.018 RF  CELL  inst21~4\|combout " "    25.720      0.018 RF  CELL  inst21~4\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst21~4 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 304 960 1024 416 "inst21" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.499      0.779 FF    IC  inst7\|RESET_LENGHT_REG\[7\]\|aclr " "    26.499      0.779 FF    IC  inst7\|RESET_LENGHT_REG\[7\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_LENGHT_REG[7] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 23 17 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.862      0.363 FR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_LENGHT_REG\[7\] " "    26.862      0.363 FR  CELL  DDL_SOFT_RESET_MODULE:inst7\|RESET_LENGHT_REG\[7\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_LENGHT_REG[7] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 23 17 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.150      1.150  F        clock network delay " "    26.150      1.150  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.225      0.075      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_LENGHT_REG\[7\] " "    26.225      0.075      uTh  DDL_SOFT_RESET_MODULE:inst7\|RESET_LENGHT_REG\[7\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_LENGHT_REG[7] } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 23 17 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.862 " "Data Arrival Time  :    26.862" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    26.225 " "Data Required Time :    26.225" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.637  " "Slack              :     0.637 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522315 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.748 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.748" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "-to_clock \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.748  " "Path #1: Removal slack is 0.748 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst85 " "From Node    : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse " "To Node      : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : inst85 " "Launch Clock : inst85" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Latch Clock  : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  inst85\|regout " "     0.000      0.000 RR  CELL  inst85\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst85 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.925      0.925 RR    IC  inst\|WRITE_fbTEN_pulse~0\|datad " "     0.925      0.925 RR    IC  inst\|WRITE_fbTEN_pulse~0\|datad" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.035      0.110 RF  CELL  inst\|WRITE_fbTEN_pulse~0\|combout " "     1.035      0.110 RF  CELL  inst\|WRITE_fbTEN_pulse~0\|combout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse~0 } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.216      0.181 FF    IC  inst\|WRITE_fbTEN_pulse\|aclr " "     1.216      0.181 FF    IC  inst\|WRITE_fbTEN_pulse\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.579      0.363 FR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     1.579      0.363 FR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.756      0.756  R        clock network delay " "     0.756      0.756  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.831      0.075      uTh  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     0.831      0.075      uTh  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ddlctrlr:inst|WRITE_fbTEN_pulse } "NODE_NAME" } } { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/ddlctrlr.tdf" 88 1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.579 " "Data Arrival Time  :     1.579" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.831 " "Data Required Time :     0.831" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.748  " "Slack              :     0.748 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522317 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.836 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.836" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "-to_clock \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522318 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522318 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.836  " "Path #1: Removal slack is 0.836 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "From Node    : DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inst11 " "To Node      : inst11" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4 " "Latch Clock  : PLL0:inst44\|altpll:altpll_component\|_clk4" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.140      1.140  R        clock network delay " "     1.140      1.140  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.202      0.062     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "     1.202      0.062     uTco  DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.202      0.000 RR  CELL  inst7\|RESET_STATE\|regout " "     1.202      0.000 RR  CELL  inst7\|RESET_STATE\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DDL_SOFT_RESET_MODULE:inst7|RESET_STATE } "NODE_NAME" } } { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/DDL_SOFT_RESET_MODULE.tdf" 29 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.699      0.497 RR    IC  inst11\|aclr " "     1.699      0.497 RR    IC  inst11\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.062      0.363 RF  CELL  inst11 " "     2.062      0.363 RF  CELL  inst11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.151      1.151  R        clock network delay " "     1.151      1.151  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.226      0.075      uTh  inst11 " "     1.226      0.075      uTh  inst11" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { -152 1080 1144 -72 "inst11" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.062 " "Data Arrival Time  :     2.062" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.226 " "Data Required Time :     1.226" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.836  " "Slack              :     0.836 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522319 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.871 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.871" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst63\}\] " "-to_clock \[get_clocks \{inst63\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.871  " "Path #1: Removal slack is 0.871 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst63 " "Latch Clock  : inst63" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.144      1.144  R        clock network delay " "     1.144      1.144  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206      0.062     uTco  inst67 " "     1.206      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206      0.000 RR  CELL  inst67\|regout " "     1.206      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.799      0.593 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "     1.799      0.593 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.162      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "     2.162      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.216      1.216  R        clock network delay " "     1.216      1.216  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.291      0.075      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "     1.291      0.075      uTh  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst50|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.162 " "Data Arrival Time  :     2.162" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.291 " "Data Required Time :     1.291" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.871  " "Slack              :     0.871 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522320 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.661 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.661" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{inst85\}\] " "-to_clock \[get_clocks \{inst85\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522321 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522321 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522321 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 12.661  " "Path #1: Removal slack is 12.661 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : inst67 " "From Node    : inst67" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "To Node      : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Launch Clock : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : inst85 (INVERTED) " "Latch Clock  : inst85 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.144      1.144  R        clock network delay " "    26.144      1.144  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.206      0.062     uTco  inst67 " "    26.206      0.062     uTco  inst67" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.206      0.000 RR  CELL  inst67\|regout " "    26.206      0.000 RR  CELL  inst67\|regout" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst67 } "NODE_NAME" } } { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_23/ddl_ctrlr.bdf" { { 920 928 992 1000 "inst67" "" } } } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.760      0.554 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr " "    26.760      0.554 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[16\]\|aclr" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|counter_reg_bit1a[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 227 19 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.123      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    27.123      0.363 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.387      1.887  F        clock network delay " "    14.387      1.887  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.462      0.075      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\] " "    14.462      0.075      uTh  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[16\]" {  } { { "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/eda/altera/v12_0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TTCRX_RESETn_COUNTER:inst49|lpm_counter:lpm_counter_component|cntr_d5i:auto_generated|safe_q[16] } "NODE_NAME" } } { "db/cntr_d5i.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_23/db/cntr_d5i.tdf" 235 8 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    27.123 " "Data Arrival Time  :    27.123" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.462 " "Data Required Time :    14.462" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    12.661  " "Slack              :    12.661 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1397057522322 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.495 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 2.495" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk4\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 2.495  " "Path #1: slack is 2.495 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : L0_DELAY:inst68\|COUNTER\[0\] " "Node             : L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED) " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk4 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      3.125           launch edge time " "     3.125      3.125           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           source latency " "     3.125      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.125      0.000           CLK40DES1 " "     3.125      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.608      0.483 RR  CELL  CLK40DES1\|combout " "     3.608      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.835      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     3.835      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.835      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     3.835      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.161      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     6.161      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.587     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\] " "     2.587     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.477      0.890 FF    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     3.477      0.890 FF    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.477      0.000 FF  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk " "     3.477      0.000 FF  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.887      0.410 FF    IC  inst68\|COUNTER\[0\]\|clk " "     3.887      0.410 FF    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.265      0.378 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     4.265      0.378 FR  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           source latency " "     6.250      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.250      0.000           CLK40DES1 " "     6.250      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.733      0.483 RR  CELL  CLK40DES1\|combout " "     6.733      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.960      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     6.960      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.960      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     6.960      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.286      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     9.286      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.712     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\] " "     5.712     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[4\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.602      0.890 RR    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\] " "     6.602      0.890 RR    IC  inst44\|altpll_component\|_clk4~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.602      0.000 RR  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk " "     6.602      0.000 RR  CELL  inst44\|altpll_component\|_clk4~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.012      0.410 RR    IC  inst68\|COUNTER\[0\]\|clk " "     7.012      0.410 RR    IC  inst68\|COUNTER\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.390      0.378 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\] " "     7.390      0.378 RF  CELL  L0_DELAY:inst68\|COUNTER\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     3.125 " "Actual Width     :     3.125" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     2.495 " "Slack            :     2.495" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522323 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.500 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk0\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.500  " "Path #1: slack is 11.500 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6l14:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6l14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk0 " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "     0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     3.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.538     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\] " "    -0.538     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.890 RR    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "     0.352      0.890 RR    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.000 RR  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk " "     0.352      0.000 RR  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.764      0.412 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "     0.764      0.412 RR    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.065      0.301 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6l14:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.065      0.301 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6l14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.983      0.483 RR  CELL  CLK40DES1\|combout " "    12.983      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.210      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    13.210      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.210      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    13.210      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.536      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    15.536      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.962     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\] " "    11.962     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.852      0.890 FF    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\] " "    12.852      0.890 FF    IC  inst44\|altpll_component\|_clk0~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.852      0.000 FF  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk " "    12.852      0.000 FF  CELL  inst44\|altpll_component\|_clk0~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.264      0.412 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0 " "    13.264      0.412 FF    IC  auto_signaltap_0\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.565      0.301 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6l14:auto_generated\|ram_block1a0~porta_address_reg0 " "    13.565      0.301 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_6l14:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.000 " "Required Width   :     1.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.500 " "Slack            :    11.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522330 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\] " "Targets: \[get_clocks \{ddlctrlr:inst\|CLMN_READ_STATUS_2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522331 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522331 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522331 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.870  " "Path #1: slack is 11.870 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ddlctrlr:inst\|WRITE_fbTEN_pulse " "Node             : ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : ddlctrlr:inst\|CLMN_READ_STATUS_2 " "Clock            : ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2 " "     0.000      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout " "     0.000      0.000 RR  CELL  inst\|CLMN_READ_STATUS_2\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.152      0.152 RR    IC  inst\|WRITE_fbTEN\|datac " "     0.152      0.152 RR    IC  inst\|WRITE_fbTEN\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.246      0.094 RR  CELL  inst\|WRITE_fbTEN\|combout " "     0.246      0.094 RR  CELL  inst\|WRITE_fbTEN\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.378      0.132 RR    IC  inst\|WRITE_fbTEN_pulse\|clk " "     0.378      0.132 RR    IC  inst\|WRITE_fbTEN_pulse\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.756      0.378 RR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "     0.756      0.378 RR  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2 " "    12.500      0.000           ddlctrlr:inst\|CLMN_READ_STATUS_2" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst\|CLMN_READ_STATUS_2\|regout " "    12.500      0.000 FF  CELL  inst\|CLMN_READ_STATUS_2\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.652      0.152 FF    IC  inst\|WRITE_fbTEN\|datac " "    12.652      0.152 FF    IC  inst\|WRITE_fbTEN\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.746      0.094 FF  CELL  inst\|WRITE_fbTEN\|combout " "    12.746      0.094 FF  CELL  inst\|WRITE_fbTEN\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.878      0.132 FF    IC  inst\|WRITE_fbTEN_pulse\|clk " "    12.878      0.132 FF    IC  inst\|WRITE_fbTEN_pulse\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.256      0.378 FF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse " "    13.256      0.378 FF  CELL  ddlctrlr:inst\|WRITE_fbTEN_pulse" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.870 " "Slack            :    11.870" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522332 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst63\}\] " "Targets: \[get_clocks \{inst63\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.870  " "Path #1: slack is 11.870 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst63 " "Clock            : inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           inst63 " "     0.000      0.000           inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  inst63\|regout " "     0.000      0.000 RR  CELL  inst63\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.437      0.437 RR    IC  inst63~clkctrl\|inclk\[0\] " "     0.437      0.437 RR    IC  inst63~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.437      0.000 RR  CELL  inst63~clkctrl\|outclk " "     0.437      0.000 RR  CELL  inst63~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.842      0.405 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "     0.842      0.405 RR    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.220      0.378 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "     1.220      0.378 RR  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst63 " "    12.500      0.000           inst63" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst63\|regout " "    12.500      0.000 FF  CELL  inst63\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.937      0.437 FF    IC  inst63~clkctrl\|inclk\[0\] " "    12.937      0.437 FF    IC  inst63~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.937      0.000 FF  CELL  inst63~clkctrl\|outclk " "    12.937      0.000 FF  CELL  inst63~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.342      0.405 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    13.342      0.405 FF    IC  inst50\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.720      0.378 FF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    13.720      0.378 FF  CELL  TTCRX_RESETn_COUNTER:inst50\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.870 " "Slack            :    11.870" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522333 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 11.870" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{inst85\}\] " "Targets: \[get_clocks \{inst85\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 11.870  " "Path #1: slack is 11.870 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "Node             : TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : inst85 (INVERTED) " "Clock            : inst85 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           inst85 " "    12.500      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 FF  CELL  inst85\|regout " "    12.500      0.000 FF  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.595      1.095 FF    IC  inst85~clkctrl\|inclk\[0\] " "    13.595      1.095 FF    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.595      0.000 FF  CELL  inst85~clkctrl\|outclk " "    13.595      0.000 FF  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.013      0.418 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    14.013      0.418 FF    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.391      0.378 FR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    14.391      0.378 FR  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           inst85 " "    25.000      0.000           inst85" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR  CELL  inst85\|regout " "    25.000      0.000 RR  CELL  inst85\|regout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.095      1.095 RR    IC  inst85~clkctrl\|inclk\[0\] " "    26.095      1.095 RR    IC  inst85~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.095      0.000 RR  CELL  inst85~clkctrl\|outclk " "    26.095      0.000 RR  CELL  inst85~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.513      0.418 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk " "    26.513      0.418 RR    IC  inst49\|lpm_counter_component\|auto_generated\|counter_reg_bit1a\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.891      0.378 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\] " "    26.891      0.378 RF  CELL  TTCRX_RESETn_COUNTER:inst49\|lpm_counter:lpm_counter_component\|cntr_d5i:auto_generated\|safe_q\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    11.870 " "Slack            :    11.870" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522335 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.500" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLK40DES1\}\] " "Targets: \[get_clocks \{CLK40DES1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.500  " "Path #1: slack is 12.500 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLK40DES1\|combout " "Node             : CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLK40DES1 " "Clock            : CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "     0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLK40DES1 " "    12.500      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.983      0.483 FF  CELL  CLK40DES1\|combout " "    12.983      0.483 FF  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.500 " "Actual Width     :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.500 " "Slack            :    12.500" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522336 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.370 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 24.370" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk1\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522337 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522337 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522337 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522337 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 24.370  " "Path #1: slack is 24.370 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE " "Node             : DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk1 " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK40DES1 " "     0.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.483      0.483 RR  CELL  CLK40DES1\|combout " "     0.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "     0.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "     0.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "     3.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.538     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\] " "    -0.538     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.890 RR    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "     0.352      0.890 RR    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.352      0.000 RR  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk " "     0.352      0.000 RR  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.762      0.410 RR    IC  inst7\|FINAL_STATE\|clk " "     0.762      0.410 RR    IC  inst7\|FINAL_STATE\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.140      0.378 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE " "     1.140      0.378 RR  CELL  DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLK40DES1 " "    25.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.483      0.483 RR  CELL  CLK40DES1\|combout " "    25.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    25.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    25.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    28.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    28.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\] " "    24.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.890 FF    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\] " "    25.352      0.890 FF    IC  inst44\|altpll_component\|_clk1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.352      0.000 FF  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk " "    25.352      0.000 FF  CELL  inst44\|altpll_component\|_clk1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.762      0.410 FF    IC  inst7\|FINAL_STATE\|clk " "    25.762      0.410 FF    IC  inst7\|FINAL_STATE\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.140      0.378 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE " "    26.140      0.378 FF  CELL  DDL_SOFT_RESET_MODULE:inst7\|FINAL_STATE" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.630 " "Required Width   :     0.630" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    25.000 " "Actual Width     :    25.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    24.370 " "Slack            :    24.370" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522338 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.083 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 49.083" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\] " "Targets: \[get_clocks \{PLL0:inst44\|altpll:altpll_component\|_clk2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 49.083  " "Path #1: slack is 49.083 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "Node             : ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED) " "Clock            : PLL0:inst44\|altpll:altpll_component\|_clk2 (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000     50.000           launch edge time " "    50.000     50.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           source latency " "    50.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.000      0.000           CLK40DES1 " "    50.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.483      0.483 RR  CELL  CLK40DES1\|combout " "    50.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "    50.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "    50.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    53.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "    53.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    49.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\] " "    49.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.352      0.890 FF    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "    50.352      0.890 FF    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.352      0.000 FF  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk " "    50.352      0.000 FF  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    50.918      0.566 FF    IC  inst\|FIFO_CLK\|datad " "    50.918      0.566 FF    IC  inst\|FIFO_CLK\|datad" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    51.044      0.126 FR  CELL  inst\|FIFO_CLK\|combout " "    51.044      0.126 FR  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.004      0.960 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "    52.004      0.960 RR    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.004      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "    52.004      0.000 RR  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.407      0.403 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "    52.407      0.403 RR    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    52.717      0.310 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "    52.717      0.310 RR  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000    100.000           launch edge time " "   100.000    100.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           source latency " "   100.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.000      0.000           CLK40DES1 " "   100.000      0.000           CLK40DES1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.483      0.483 RR  CELL  CLK40DES1\|combout " "   100.483      0.483 RR  CELL  CLK40DES1\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\] " "   100.710      0.227 RR    IC  CLK40DES1~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk " "   100.710      0.000 RR  CELL  CLK40DES1~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   103.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\] " "   103.036      2.326 RR    IC  inst44\|altpll_component\|pll\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    99.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\] " "    99.462     -3.574 RR  CELL  inst44\|altpll_component\|pll\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.352      0.890 RR    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\] " "   100.352      0.890 RR    IC  inst44\|altpll_component\|_clk2~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.352      0.000 RR  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk " "   100.352      0.000 RR  CELL  inst44\|altpll_component\|_clk2~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   100.918      0.566 RR    IC  inst\|FIFO_CLK\|datad " "   100.918      0.566 RR    IC  inst\|FIFO_CLK\|datad" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   101.044      0.126 RF  CELL  inst\|FIFO_CLK\|combout " "   101.044      0.126 RF  CELL  inst\|FIFO_CLK\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.004      0.960 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\] " "   102.004      0.960 FF    IC  inst\|FIFO_CLK~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.004      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk " "   102.004      0.000 FF  CELL  inst\|FIFO_CLK~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.407      0.403 FF    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1 " "   102.407      0.403 FF    IC  inst1\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "   102.717      0.310 FF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\] " "   102.717      0.310 FF  CELL  ddl_fifo:inst1\|scfifo:scfifo_component\|scfifo_hu31:auto_generated\|a_dpfifo_o441:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.917 " "Required Width   :     0.917" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    50.000 " "Actual Width     :    50.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    49.083 " "Slack            :    49.083" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522344 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 98.000 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 98.000" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522345 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522345 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522345 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 98.000  " "Path #1: slack is 98.000 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522346 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : altera_reserved_tck " "Node             : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522346 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522346 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Port Rate " "Type             : Port Rate" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522346 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.000 " "Required Width   :     2.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522346 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :   100.000 " "Actual Width     :   100.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522346 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    98.000 " "Slack            :    98.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522346 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522346 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522346 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1397057522346 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1397057522504 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1397057522507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "401 " "Peak virtual memory: 401 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1397057522594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 09 17:32:02 2014 " "Processing ended: Wed Apr 09 17:32:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1397057522594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1397057522594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1397057522594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1397057522594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1397057522788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 09 17:32:02 2014 " "Processing ended: Wed Apr 09 17:32:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1397057522788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1397057522788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1397057522788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1397057522788 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1397057523615 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1397057523615 ""}
