#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Nov 26 22:52:10 2017
# Process ID: 10963
# Current directory: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/pattern_compare/test1/test1.runs/synth_2
# Command line: vivado -log pattern_compare.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pattern_compare.tcl
# Log file: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/pattern_compare/test1/test1.runs/synth_2/pattern_compare.vds
# Journal file: /home/will/DSP/FPGA_Clapping_Pattern_Detection/VHDL_TESTS/pattern_compare/test1/test1.runs/synth_2/vivado.jou
#-----------------------------------------------------------
source pattern_compare.tcl -notrace
