
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.41

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: result[0]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.04    0.21    0.97    1.17 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net31 (net)
                  0.21    0.00    1.17 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.12    0.25    0.23    1.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1 (net)
                  0.25    0.00    1.40 ^ result[0]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.40   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.13    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.04    0.05    0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.23 ^ result[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.23   clock reconvergence pessimism
                          0.25    0.48   library removal time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  0.92   slack (MET)


Startpoint: op_code[0] (input port clocked by core_clock)
Endpoint: result[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.02    0.00    0.00    0.20 v op_code[0] (in)
                                         op_code[0] (net)
                  0.00    0.00    0.20 v input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     5    0.13    0.16    0.19    0.39 v input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net18 (net)
                  0.16    0.00    0.39 v _400_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.06    0.26    0.22    0.60 ^ _400_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _077_ (net)
                  0.26    0.00    0.60 ^ _459_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.09    0.08    0.68 v _459_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _227_ (net)
                  0.09    0.00    0.68 v result[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.68   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.13    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     6    0.04    0.05    0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_0__leaf_clk (net)
                  0.05    0.00    0.23 ^ result[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.23   clock reconvergence pessimism
                          0.04    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                  0.41   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: overflow_flag$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.04    0.21    0.97    1.17 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net31 (net)
                  0.21    0.00    1.17 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.12    0.25    0.23    1.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1 (net)
                  0.25    0.00    1.40 ^ overflow_flag$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.40   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.13    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     5    0.04    0.05    0.11   10.23 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.23 ^ overflow_flag$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.23   clock reconvergence pessimism
                          0.09   10.32   library recovery time
                                 10.32   data required time
-----------------------------------------------------------------------------
                                 10.32   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  8.92   slack (MET)


Startpoint: b[1] (input port clocked by core_clock)
Endpoint: zero_flag$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ b[1] (in)
                                         b[1] (net)
                  0.00    0.00    0.20 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     5    0.16    0.32    0.24    0.44 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net11 (net)
                  0.32    0.00    0.44 ^ _389_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.05    0.23    0.19    0.63 v _389_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _067_ (net)
                  0.23    0.00    0.63 v _392_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    11    0.16    0.19    0.27    0.90 v _392_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _251_ (net)
                  0.19    0.00    0.90 v _562_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.07    0.27    0.43    1.33 ^ _562_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _242_ (net)
                  0.27    0.00    1.33 ^ _355_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     3    0.04    0.21    0.10    1.43 v _355_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _034_ (net)
                  0.21    0.00    1.43 v _357_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     2    0.03    0.12    0.26    1.70 v _357_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _036_ (net)
                  0.12    0.00    1.70 v _358_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.02    0.30    0.23    1.92 ^ _358_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _037_ (net)
                  0.30    0.00    1.92 ^ _359_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.28    2.20 v _359_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _038_ (net)
                  0.07    0.00    2.20 v _376_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.13    0.32    2.52 v _376_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _055_ (net)
                  0.13    0.00    2.52 v _447_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.22    0.15    2.67 ^ _447_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _000_ (net)
                  0.22    0.00    2.67 ^ zero_flag$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.67   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.13    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     5    0.04    0.05    0.11   10.23 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.23 ^ zero_flag$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.23   clock reconvergence pessimism
                         -0.16   10.07   library setup time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                  7.41   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: overflow_flag$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.04    0.21    0.97    1.17 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net31 (net)
                  0.21    0.00    1.17 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.12    0.25    0.23    1.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net1 (net)
                  0.25    0.00    1.40 ^ overflow_flag$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.40   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.13    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     5    0.04    0.05    0.11   10.23 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.23 ^ overflow_flag$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.23   clock reconvergence pessimism
                          0.09   10.32   library recovery time
                                 10.32   data required time
-----------------------------------------------------------------------------
                                 10.32   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                  8.92   slack (MET)


Startpoint: b[1] (input port clocked by core_clock)
Endpoint: zero_flag$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ b[1] (in)
                                         b[1] (net)
                  0.00    0.00    0.20 ^ input10/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     5    0.16    0.32    0.24    0.44 ^ input10/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net11 (net)
                  0.32    0.00    0.44 ^ _389_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.05    0.23    0.19    0.63 v _389_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _067_ (net)
                  0.23    0.00    0.63 v _392_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    11    0.16    0.19    0.27    0.90 v _392_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _251_ (net)
                  0.19    0.00    0.90 v _562_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.07    0.27    0.43    1.33 ^ _562_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _242_ (net)
                  0.27    0.00    1.33 ^ _355_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     3    0.04    0.21    0.10    1.43 v _355_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _034_ (net)
                  0.21    0.00    1.43 v _357_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     2    0.03    0.12    0.26    1.70 v _357_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _036_ (net)
                  0.12    0.00    1.70 v _358_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     2    0.02    0.30    0.23    1.92 ^ _358_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _037_ (net)
                  0.30    0.00    1.92 ^ _359_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.28    2.20 v _359_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _038_ (net)
                  0.07    0.00    2.20 v _376_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.02    0.13    0.32    2.52 v _376_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _055_ (net)
                  0.13    0.00    2.52 v _447_/B (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.01    0.22    0.15    2.67 ^ _447_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _000_ (net)
                  0.22    0.00    2.67 ^ zero_flag$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.67   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.13    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.12    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     5    0.04    0.05    0.11   10.23 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_1_1__leaf_clk (net)
                  0.05    0.00   10.23 ^ zero_flag$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.23   clock reconvergence pessimism
                         -0.16   10.07   library setup time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -2.67   data arrival time
-----------------------------------------------------------------------------
                                  7.41   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.2839245796203613

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8157

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.21094492077827454

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9455

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2306

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2311

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.6659

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.4067

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
277.831126

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.23e-03   2.25e-04   5.89e-09   1.46e-03  14.5%
Combinational          3.37e-03   2.38e-03   7.67e-08   5.74e-03  57.2%
Clock                  2.24e-03   6.09e-04   9.45e-08   2.85e-03  28.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.84e-03   3.21e-03   1.77e-07   1.01e-02 100.0%
                          68.0%      32.0%       0.0%
