

================================================================
== Vivado HLS Report for 'operator_float_div11'
================================================================
* Date:           Fri Aug 31 16:13:07 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_float_div
* Solution:       div11
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.344|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   50|   50|   50|   50|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |                            |                 |  Latency  |  Interval | Pipeline|
        |          Instance          |      Module     | min | max | min | max |   Type  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+
        |grp_lut_div11_chunk_fu_122  |lut_div11_chunk  |    1|    1|    1|    1|   none  |
        +----------------------------+-----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     305|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|     380|     301|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     246|
|Register         |        -|      -|     243|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     623|     852|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-----+-----+
    |          Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+----------------------+---------+-------+-----+-----+
    |grp_lut_div11_chunk_fu_122  |lut_div11_chunk       |        0|      0|   14|   39|
    |operator_float_dibkb_U9     |operator_float_dibkb  |        0|      0|  183|  131|
    |operator_float_dicud_U10    |operator_float_dicud  |        0|      0|  183|  131|
    +----------------------------+----------------------+---------+-------+-----+-----+
    |Total                       |                      |        0|      0|  380|  301|
    +----------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |shift_V_1_fu_220_p2          |     +    |      0|  0|  15|           2|           8|
    |xf_V_4_fu_353_p2             |     +    |      0|  0|  35|           3|          28|
    |new_exp_V_1_fu_229_p2        |     -    |      0|  0|  15|           8|           8|
    |shift_V_fu_215_p2            |     -    |      0|  0|  15|           1|           8|
    |sel_tmp3_fu_243_p2           |    and   |      0|  0|   6|           1|           1|
    |sel_tmp7_fu_266_p2           |    and   |      0|  0|   6|           1|           1|
    |icmp_fu_192_p2               |   icmp   |      0|  0|  11|           7|           1|
    |tmp_1_fu_225_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_3_fu_205_p2              |   icmp   |      0|  0|  11|           8|           1|
    |tmp_4_fu_210_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_5_fu_278_p2              |   icmp   |      0|  0|  11|           8|           2|
    |tmp_fu_176_p2                |   icmp   |      0|  0|  18|          23|          22|
    |sel_tmp2_demorgan_fu_233_p2  |    or    |      0|  0|   6|           1|           1|
    |tmp_8_fu_291_p2              |    or    |      0|  0|   6|           1|           1|
    |p_Repl2_1_fu_297_p3          |  select  |      0|  0|   8|           1|           8|
    |p_Repl2_s_fu_562_p3          |  select  |      0|  0|  23|           1|          23|
    |p_s_fu_283_p3                |  select  |      0|  0|   2|           1|           2|
    |shift_V_2_fu_248_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_3_fu_254_p3          |  select  |      0|  0|   8|           1|           1|
    |shift_V_4_fu_271_p3          |  select  |      0|  0|   8|           1|           8|
    |shift_V_cast_cast_fu_198_p3  |  select  |      0|  0|   3|           1|           3|
    |xf_V_1_fu_347_p3             |  select  |      0|  0|  28|           1|          28|
    |xf_V_fu_332_p3               |  select  |      0|  0|  28|           1|          28|
    |sel_tmp2_fu_237_p2           |    xor   |      0|  0|   6|           1|           2|
    |sel_tmp6_fu_261_p2           |    xor   |      0|  0|   6|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 305|          91|         211|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+-----+-----------+-----+-----------+
    |                Name               | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                          |  169|         38|    1|         38|
    |grp_lut_div11_chunk_fu_122_d_V     |   62|         15|    2|         30|
    |grp_lut_div11_chunk_fu_122_r_in_V  |   15|          3|    4|         12|
    +-----------------------------------+-----+-----------+-----+-----------+
    |Total                              |  246|         56|    7|         80|
    +-----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |  37|   0|   37|          0|
    |call_ret10_i_i_reg_797_0                 |   2|   0|    2|          0|
    |call_ret11_i_i_reg_802_0                 |   2|   0|    2|          0|
    |call_ret12_i_i_reg_807_0                 |   2|   0|    2|          0|
    |call_ret13_i_i_reg_812_0                 |   2|   0|    2|          0|
    |call_ret3_i_i_reg_762_0                  |   2|   0|    2|          0|
    |call_ret4_i_i_reg_767_0                  |   2|   0|    2|          0|
    |call_ret5_i_i_reg_772_0                  |   2|   0|    2|          0|
    |call_ret6_i_i_reg_777_0                  |   2|   0|    2|          0|
    |call_ret7_i_i_reg_782_0                  |   2|   0|    2|          0|
    |call_ret8_i_i_reg_787_0                  |   2|   0|    2|          0|
    |call_ret9_i_i_reg_792_0                  |   2|   0|    2|          0|
    |d_chunk_V_10_reg_742                     |   2|   0|    2|          0|
    |d_chunk_V_11_reg_747                     |   2|   0|    2|          0|
    |d_chunk_V_12_reg_752                     |   2|   0|    2|          0|
    |d_chunk_V_13_reg_757                     |   2|   0|    2|          0|
    |d_chunk_V_1_reg_697                      |   2|   0|    2|          0|
    |d_chunk_V_2_reg_702                      |   2|   0|    2|          0|
    |d_chunk_V_3_reg_707                      |   2|   0|    2|          0|
    |d_chunk_V_4_reg_712                      |   2|   0|    2|          0|
    |d_chunk_V_5_reg_717                      |   2|   0|    2|          0|
    |d_chunk_V_6_reg_722                      |   2|   0|    2|          0|
    |d_chunk_V_7_reg_727                      |   2|   0|    2|          0|
    |d_chunk_V_8_reg_732                      |   2|   0|    2|          0|
    |d_chunk_V_9_reg_737                      |   2|   0|    2|          0|
    |d_chunk_V_reg_692                        |   2|   0|    2|          0|
    |grp_lut_div11_chunk_fu_122_ap_start_reg  |   1|   0|    1|          0|
    |icmp_reg_608                             |   1|   0|    1|          0|
    |new_exp_V_reg_585                        |   8|   0|    8|          0|
    |new_mant_V_1_reg_596                     |  23|   0|   23|          0|
    |p_Repl2_1_reg_656                        |   8|   0|    8|          0|
    |p_Repl2_2_reg_580                        |   1|   0|    1|          0|
    |reg_145                                  |   4|   0|    4|          0|
    |shift_V_1_reg_640                        |   8|   0|    8|          0|
    |shift_V_4_reg_645                        |   8|   0|    8|          0|
    |shift_V_cast_cast_reg_614                |   3|   0|    8|          5|
    |shift_V_reg_635                          |   8|   0|    8|          0|
    |tmp_13_reg_681                           |  28|   0|   28|          0|
    |tmp_2_reg_676                            |  23|   0|   23|          0|
    |tmp_3_reg_621                            |   1|   0|    1|          0|
    |tmp_4_reg_629                            |   1|   0|    1|          0|
    |tmp_5_reg_651                            |   1|   0|    1|          0|
    |tmp_reg_603                              |   1|   0|    1|          0|
    |xf_V_reg_686                             |  28|   0|   28|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 243|   0|  248|          5|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_float_div11 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_float_div11 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_float_div11 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_float_div11 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_float_div11 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_float_div11 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_float_div11 | return value |
|in_r       |  in |   32|   ap_none  |         in_r         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 37
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%in_read = call float @_ssdm_op_Read.ap_auto.float(float %in_r) nounwind"   --->   Operation 38 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %in_read to i32" [test.cpp:63->test.cpp:927]   --->   Operation 39 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [test.cpp:64->test.cpp:927]   --->   Operation 40 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%new_exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [test.cpp:65->test.cpp:927]   --->   Operation 41 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i32 %p_Val2_s to i23" [test.cpp:66->test.cpp:927]   --->   Operation 42 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.51ns)   --->   "%tmp = icmp ult i23 %new_mant_V_1, 3145728" [test.cpp:933]   --->   Operation 43 'icmp' 'tmp' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %p_Val2_s, i32 24, i32 30)" [test.cpp:943]   --->   Operation 44 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.18ns)   --->   "%icmp = icmp eq i7 %tmp_12, 0" [test.cpp:943]   --->   Operation 45 'icmp' 'icmp' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.88>
ST_2 : Operation 46 [1/1] (0.66ns)   --->   "%shift_V_cast_cast = select i1 %tmp, i8 4, i8 3" [test.cpp:933]   --->   Operation 46 'select' 'shift_V_cast_cast' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.22ns)   --->   "%tmp_3 = icmp eq i8 %new_exp_V, 0" [test.cpp:939]   --->   Operation 47 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.22ns)   --->   "%tmp_4 = icmp ult i8 %shift_V_cast_cast, %new_exp_V" [test.cpp:942]   --->   Operation 48 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.39ns)   --->   "%shift_V = sub i8 1, %new_exp_V" [test.cpp:944]   --->   Operation 49 'sub' 'shift_V' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.39ns)   --->   "%shift_V_1 = add i8 -1, %new_exp_V" [test.cpp:946]   --->   Operation 50 'add' 'shift_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.13>
ST_3 : Operation 51 [1/1] (1.22ns)   --->   "%tmp_1 = icmp ugt i8 %shift_V_cast_cast, %new_exp_V" [test.cpp:935]   --->   Operation 51 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.39ns)   --->   "%new_exp_V_1 = sub i8 %new_exp_V, %shift_V_cast_cast" [test.cpp:938]   --->   Operation 52 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2_demorgan = or i1 %tmp_3, %tmp_4" [test.cpp:939]   --->   Operation 53 'or' 'sel_tmp2_demorgan' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp2 = xor i1 %sel_tmp2_demorgan, true" [test.cpp:939]   --->   Operation 54 'xor' 'sel_tmp2' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%sel_tmp3 = and i1 %icmp, %sel_tmp2" [test.cpp:943]   --->   Operation 55 'and' 'sel_tmp3' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node shift_V_3)   --->   "%shift_V_2 = select i1 %sel_tmp3, i8 %shift_V, i8 %shift_V_1" [test.cpp:943]   --->   Operation 56 'select' 'shift_V_2' <Predicate = (!tmp_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_3 = select i1 %tmp_3, i8 0, i8 %shift_V_2" [test.cpp:939]   --->   Operation 57 'select' 'shift_V_3' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6 = xor i1 %tmp_3, true" [test.cpp:939]   --->   Operation 58 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp7 = and i1 %tmp_4, %sel_tmp6" [test.cpp:942]   --->   Operation 59 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.74ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %sel_tmp7, i8 %shift_V_cast_cast, i8 %shift_V_3" [test.cpp:942]   --->   Operation 60 'select' 'shift_V_4' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.22ns)   --->   "%tmp_5 = icmp eq i8 %new_exp_V, -1" [test.cpp:957]   --->   Operation 61 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_s = select i1 %tmp_5, i8 -1, i8 0" [test.cpp:957]   --->   Operation 62 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_8 = or i1 %tmp_5, %tmp_1" [test.cpp:957]   --->   Operation 63 'or' 'tmp_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_8, i8 %p_s, i8 %new_exp_V_1" [test.cpp:957]   --->   Operation 64 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_9 = zext i23 %new_mant_V_1 to i32" [test.cpp:950]   --->   Operation 65 'zext' 'tmp_9' <Predicate = (!icmp)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %shift_V_4 to i32" [test.cpp:950]   --->   Operation 66 'zext' 'tmp_s' <Predicate = (!icmp)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %shift_V_4 to i23" [test.cpp:950]   --->   Operation 67 'zext' 'tmp_cast' <Predicate = (icmp)> <Delay = 0.00>
ST_4 : Operation 68 [4/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:950]   --->   Operation 68 'lshr' 'tmp_2' <Predicate = (icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [4/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:952]   --->   Operation 69 'shl' 'tmp_7' <Predicate = (!icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 70 [3/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:950]   --->   Operation 70 'lshr' 'tmp_2' <Predicate = (icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [3/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:952]   --->   Operation 71 'shl' 'tmp_7' <Predicate = (!icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.91>
ST_6 : Operation 72 [2/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:950]   --->   Operation 72 'lshr' 'tmp_2' <Predicate = (icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [2/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:952]   --->   Operation 73 'shl' 'tmp_7' <Predicate = (!icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.91>
ST_7 : Operation 74 [1/4] (1.91ns)   --->   "%tmp_2 = lshr i23 %new_mant_V_1, %tmp_cast" [test.cpp:950]   --->   Operation 74 'lshr' 'tmp_2' <Predicate = (icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/4] (1.91ns)   --->   "%tmp_7 = shl i32 %tmp_9, %tmp_s" [test.cpp:952]   --->   Operation 75 'shl' 'tmp_7' <Predicate = (!icmp)> <Delay = 1.91> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 3> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i32 %tmp_7 to i28" [test.cpp:952]   --->   Operation 76 'trunc' 'tmp_13' <Predicate = (!icmp)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 0.56>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_6 = zext i23 %tmp_2 to i28" [test.cpp:950]   --->   Operation 77 'zext' 'tmp_6' <Predicate = (icmp)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.56ns)   --->   "%xf_V = select i1 %icmp, i28 %tmp_6, i28 %tmp_13" [test.cpp:943]   --->   Operation 78 'select' 'xf_V' <Predicate = true> <Delay = 0.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.71>
ST_9 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%p_Result_s = call i28 @_ssdm_op_BitSet.i28.i28.i32.i1(i28 %xf_V, i32 23, i1 true)" [test.cpp:954]   --->   Operation 79 'bitset' 'p_Result_s' <Predicate = (!tmp_3)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node xf_V_4)   --->   "%xf_V_1 = select i1 %tmp_3, i28 %xf_V, i28 %p_Result_s" [test.cpp:939]   --->   Operation 80 'select' 'xf_V_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (1.71ns) (out node of the LUT)   --->   "%xf_V_4 = add i28 5, %xf_V_1" [test.cpp:955]   --->   Operation 81 'add' 'xf_V_4' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%d_chunk_V = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 26, i32 27) nounwind" [test.cpp:866->test.cpp:912->test.cpp:956]   --->   Operation 82 'partselect' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%d_chunk_V_1 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 24, i32 25) nounwind" [test.cpp:869->test.cpp:912->test.cpp:956]   --->   Operation 83 'partselect' 'd_chunk_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%d_chunk_V_2 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 22, i32 23) nounwind" [test.cpp:872->test.cpp:912->test.cpp:956]   --->   Operation 84 'partselect' 'd_chunk_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%d_chunk_V_3 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 20, i32 21) nounwind" [test.cpp:875->test.cpp:912->test.cpp:956]   --->   Operation 85 'partselect' 'd_chunk_V_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%d_chunk_V_4 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 18, i32 19) nounwind" [test.cpp:878->test.cpp:912->test.cpp:956]   --->   Operation 86 'partselect' 'd_chunk_V_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%d_chunk_V_5 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 16, i32 17) nounwind" [test.cpp:881->test.cpp:912->test.cpp:956]   --->   Operation 87 'partselect' 'd_chunk_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%d_chunk_V_6 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 14, i32 15) nounwind" [test.cpp:884->test.cpp:912->test.cpp:956]   --->   Operation 88 'partselect' 'd_chunk_V_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%d_chunk_V_7 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 12, i32 13) nounwind" [test.cpp:887->test.cpp:912->test.cpp:956]   --->   Operation 89 'partselect' 'd_chunk_V_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%d_chunk_V_8 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 10, i32 11) nounwind" [test.cpp:890->test.cpp:912->test.cpp:956]   --->   Operation 90 'partselect' 'd_chunk_V_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%d_chunk_V_9 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 8, i32 9) nounwind" [test.cpp:893->test.cpp:912->test.cpp:956]   --->   Operation 91 'partselect' 'd_chunk_V_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%d_chunk_V_10 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 6, i32 7) nounwind" [test.cpp:896->test.cpp:912->test.cpp:956]   --->   Operation 92 'partselect' 'd_chunk_V_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%d_chunk_V_11 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 4, i32 5) nounwind" [test.cpp:899->test.cpp:912->test.cpp:956]   --->   Operation 93 'partselect' 'd_chunk_V_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%d_chunk_V_12 = call i2 @_ssdm_op_PartSelect.i2.i28.i32.i32(i28 %xf_V_4, i32 2, i32 3) nounwind" [test.cpp:902->test.cpp:912->test.cpp:956]   --->   Operation 94 'partselect' 'd_chunk_V_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%d_chunk_V_13 = trunc i28 %xf_V_4 to i2" [test.cpp:905->test.cpp:912->test.cpp:956]   --->   Operation 95 'trunc' 'd_chunk_V_13' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.34>
ST_10 : Operation 96 [2/2] (2.34ns)   --->   "%call_ret1_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V, i4 0) nounwind" [test.cpp:867->test.cpp:912->test.cpp:956]   --->   Operation 96 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.33>
ST_11 : Operation 97 [1/2] (1.33ns)   --->   "%call_ret1_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V, i4 0) nounwind" [test.cpp:867->test.cpp:912->test.cpp:956]   --->   Operation 97 'call' 'call_ret1_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i2, i4 } %call_ret1_i_i, 1" [test.cpp:867->test.cpp:912->test.cpp:956]   --->   Operation 98 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 99 [2/2] (2.34ns)   --->   "%call_ret2_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_1, i4 %r_V) nounwind" [test.cpp:870->test.cpp:912->test.cpp:956]   --->   Operation 99 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.33>
ST_13 : Operation 100 [1/2] (1.33ns)   --->   "%call_ret2_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_1, i4 %r_V) nounwind" [test.cpp:870->test.cpp:912->test.cpp:956]   --->   Operation 100 'call' 'call_ret2_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%r_V_1 = extractvalue { i2, i4 } %call_ret2_i_i, 1" [test.cpp:870->test.cpp:912->test.cpp:956]   --->   Operation 101 'extractvalue' 'r_V_1' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 102 [2/2] (2.34ns)   --->   "%call_ret3_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_2, i4 %r_V_1) nounwind" [test.cpp:873->test.cpp:912->test.cpp:956]   --->   Operation 102 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.33>
ST_15 : Operation 103 [1/2] (1.33ns)   --->   "%call_ret3_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_2, i4 %r_V_1) nounwind" [test.cpp:873->test.cpp:912->test.cpp:956]   --->   Operation 103 'call' 'call_ret3_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%r_V_2 = extractvalue { i2, i4 } %call_ret3_i_i, 1" [test.cpp:873->test.cpp:912->test.cpp:956]   --->   Operation 104 'extractvalue' 'r_V_2' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 105 [2/2] (2.34ns)   --->   "%call_ret4_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_3, i4 %r_V_2) nounwind" [test.cpp:876->test.cpp:912->test.cpp:956]   --->   Operation 105 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 1.33>
ST_17 : Operation 106 [1/2] (1.33ns)   --->   "%call_ret4_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_3, i4 %r_V_2) nounwind" [test.cpp:876->test.cpp:912->test.cpp:956]   --->   Operation 106 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%r_V_3 = extractvalue { i2, i4 } %call_ret4_i_i, 1" [test.cpp:876->test.cpp:912->test.cpp:956]   --->   Operation 107 'extractvalue' 'r_V_3' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 2.34>
ST_18 : Operation 108 [2/2] (2.34ns)   --->   "%call_ret5_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_4, i4 %r_V_3) nounwind" [test.cpp:879->test.cpp:912->test.cpp:956]   --->   Operation 108 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 1.33>
ST_19 : Operation 109 [1/2] (1.33ns)   --->   "%call_ret5_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_4, i4 %r_V_3) nounwind" [test.cpp:879->test.cpp:912->test.cpp:956]   --->   Operation 109 'call' 'call_ret5_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%r_V_4 = extractvalue { i2, i4 } %call_ret5_i_i, 1" [test.cpp:879->test.cpp:912->test.cpp:956]   --->   Operation 110 'extractvalue' 'r_V_4' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.34>
ST_20 : Operation 111 [2/2] (2.34ns)   --->   "%call_ret6_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_5, i4 %r_V_4) nounwind" [test.cpp:882->test.cpp:912->test.cpp:956]   --->   Operation 111 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.33>
ST_21 : Operation 112 [1/2] (1.33ns)   --->   "%call_ret6_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_5, i4 %r_V_4) nounwind" [test.cpp:882->test.cpp:912->test.cpp:956]   --->   Operation 112 'call' 'call_ret6_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 113 [1/1] (0.00ns)   --->   "%r_V_5 = extractvalue { i2, i4 } %call_ret6_i_i, 1" [test.cpp:882->test.cpp:912->test.cpp:956]   --->   Operation 113 'extractvalue' 'r_V_5' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 114 [2/2] (2.34ns)   --->   "%call_ret7_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_6, i4 %r_V_5) nounwind" [test.cpp:885->test.cpp:912->test.cpp:956]   --->   Operation 114 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 1.33>
ST_23 : Operation 115 [1/2] (1.33ns)   --->   "%call_ret7_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_6, i4 %r_V_5) nounwind" [test.cpp:885->test.cpp:912->test.cpp:956]   --->   Operation 115 'call' 'call_ret7_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 116 [1/1] (0.00ns)   --->   "%r_V_6 = extractvalue { i2, i4 } %call_ret7_i_i, 1" [test.cpp:885->test.cpp:912->test.cpp:956]   --->   Operation 116 'extractvalue' 'r_V_6' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 117 [2/2] (2.34ns)   --->   "%call_ret8_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_7, i4 %r_V_6) nounwind" [test.cpp:888->test.cpp:912->test.cpp:956]   --->   Operation 117 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 1.33>
ST_25 : Operation 118 [1/2] (1.33ns)   --->   "%call_ret8_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_7, i4 %r_V_6) nounwind" [test.cpp:888->test.cpp:912->test.cpp:956]   --->   Operation 118 'call' 'call_ret8_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 119 [1/1] (0.00ns)   --->   "%r_V_7 = extractvalue { i2, i4 } %call_ret8_i_i, 1" [test.cpp:888->test.cpp:912->test.cpp:956]   --->   Operation 119 'extractvalue' 'r_V_7' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 120 [2/2] (2.34ns)   --->   "%call_ret9_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_8, i4 %r_V_7) nounwind" [test.cpp:891->test.cpp:912->test.cpp:956]   --->   Operation 120 'call' 'call_ret9_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 1.33>
ST_27 : Operation 121 [1/2] (1.33ns)   --->   "%call_ret9_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_8, i4 %r_V_7) nounwind" [test.cpp:891->test.cpp:912->test.cpp:956]   --->   Operation 121 'call' 'call_ret9_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 122 [1/1] (0.00ns)   --->   "%r_V_8 = extractvalue { i2, i4 } %call_ret9_i_i, 1" [test.cpp:891->test.cpp:912->test.cpp:956]   --->   Operation 122 'extractvalue' 'r_V_8' <Predicate = true> <Delay = 0.00>

State 28 <SV = 27> <Delay = 2.34>
ST_28 : Operation 123 [2/2] (2.34ns)   --->   "%call_ret10_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_9, i4 %r_V_8) nounwind" [test.cpp:894->test.cpp:912->test.cpp:956]   --->   Operation 123 'call' 'call_ret10_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 1.33>
ST_29 : Operation 124 [1/2] (1.33ns)   --->   "%call_ret10_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_9, i4 %r_V_8) nounwind" [test.cpp:894->test.cpp:912->test.cpp:956]   --->   Operation 124 'call' 'call_ret10_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 125 [1/1] (0.00ns)   --->   "%r_V_9 = extractvalue { i2, i4 } %call_ret10_i_i, 1" [test.cpp:894->test.cpp:912->test.cpp:956]   --->   Operation 125 'extractvalue' 'r_V_9' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 2.34>
ST_30 : Operation 126 [2/2] (2.34ns)   --->   "%call_ret11_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_10, i4 %r_V_9) nounwind" [test.cpp:897->test.cpp:912->test.cpp:956]   --->   Operation 126 'call' 'call_ret11_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 1.33>
ST_31 : Operation 127 [1/2] (1.33ns)   --->   "%call_ret11_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_10, i4 %r_V_9) nounwind" [test.cpp:897->test.cpp:912->test.cpp:956]   --->   Operation 127 'call' 'call_ret11_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 128 [1/1] (0.00ns)   --->   "%r_V_10 = extractvalue { i2, i4 } %call_ret11_i_i, 1" [test.cpp:897->test.cpp:912->test.cpp:956]   --->   Operation 128 'extractvalue' 'r_V_10' <Predicate = true> <Delay = 0.00>

State 32 <SV = 31> <Delay = 2.34>
ST_32 : Operation 129 [2/2] (2.34ns)   --->   "%call_ret12_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_11, i4 %r_V_10) nounwind" [test.cpp:900->test.cpp:912->test.cpp:956]   --->   Operation 129 'call' 'call_ret12_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 1.33>
ST_33 : Operation 130 [1/2] (1.33ns)   --->   "%call_ret12_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_11, i4 %r_V_10) nounwind" [test.cpp:900->test.cpp:912->test.cpp:956]   --->   Operation 130 'call' 'call_ret12_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 131 [1/1] (0.00ns)   --->   "%r_V_11 = extractvalue { i2, i4 } %call_ret12_i_i, 1" [test.cpp:900->test.cpp:912->test.cpp:956]   --->   Operation 131 'extractvalue' 'r_V_11' <Predicate = true> <Delay = 0.00>

State 34 <SV = 33> <Delay = 2.34>
ST_34 : Operation 132 [2/2] (2.34ns)   --->   "%call_ret13_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_12, i4 %r_V_11) nounwind" [test.cpp:903->test.cpp:912->test.cpp:956]   --->   Operation 132 'call' 'call_ret13_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 1.33>
ST_35 : Operation 133 [1/2] (1.33ns)   --->   "%call_ret13_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_12, i4 %r_V_11) nounwind" [test.cpp:903->test.cpp:912->test.cpp:956]   --->   Operation 133 'call' 'call_ret13_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 134 [1/1] (0.00ns)   --->   "%r_V_12 = extractvalue { i2, i4 } %call_ret13_i_i, 1" [test.cpp:903->test.cpp:912->test.cpp:956]   --->   Operation 134 'extractvalue' 'r_V_12' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 2.34>
ST_36 : Operation 135 [2/2] (2.34ns)   --->   "%call_ret_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_13, i4 %r_V_12) nounwind" [test.cpp:906->test.cpp:912->test.cpp:956]   --->   Operation 135 'call' 'call_ret_i_i' <Predicate = true> <Delay = 2.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 2.06>
ST_37 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %in_r) nounwind, !map !223"   --->   Operation 136 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !229"   --->   Operation 137 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @operator_float_div11_1) nounwind"   --->   Operation 138 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V = extractvalue { i2, i4 } %call_ret3_i_i, 0" [test.cpp:873->test.cpp:912->test.cpp:956]   --->   Operation 139 'extractvalue' 'q_chunk_V' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_1 = extractvalue { i2, i4 } %call_ret4_i_i, 0" [test.cpp:876->test.cpp:912->test.cpp:956]   --->   Operation 140 'extractvalue' 'q_chunk_V_1' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_2 = extractvalue { i2, i4 } %call_ret5_i_i, 0" [test.cpp:879->test.cpp:912->test.cpp:956]   --->   Operation 141 'extractvalue' 'q_chunk_V_2' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_3 = extractvalue { i2, i4 } %call_ret6_i_i, 0" [test.cpp:882->test.cpp:912->test.cpp:956]   --->   Operation 142 'extractvalue' 'q_chunk_V_3' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_4 = extractvalue { i2, i4 } %call_ret7_i_i, 0" [test.cpp:885->test.cpp:912->test.cpp:956]   --->   Operation 143 'extractvalue' 'q_chunk_V_4' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_5 = extractvalue { i2, i4 } %call_ret8_i_i, 0" [test.cpp:888->test.cpp:912->test.cpp:956]   --->   Operation 144 'extractvalue' 'q_chunk_V_5' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_6 = extractvalue { i2, i4 } %call_ret9_i_i, 0" [test.cpp:891->test.cpp:912->test.cpp:956]   --->   Operation 145 'extractvalue' 'q_chunk_V_6' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_7 = extractvalue { i2, i4 } %call_ret10_i_i, 0" [test.cpp:894->test.cpp:912->test.cpp:956]   --->   Operation 146 'extractvalue' 'q_chunk_V_7' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_8 = extractvalue { i2, i4 } %call_ret11_i_i, 0" [test.cpp:897->test.cpp:912->test.cpp:956]   --->   Operation 147 'extractvalue' 'q_chunk_V_8' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_9 = extractvalue { i2, i4 } %call_ret12_i_i, 0" [test.cpp:900->test.cpp:912->test.cpp:956]   --->   Operation 148 'extractvalue' 'q_chunk_V_9' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_10 = extractvalue { i2, i4 } %call_ret13_i_i, 0" [test.cpp:903->test.cpp:912->test.cpp:956]   --->   Operation 149 'extractvalue' 'q_chunk_V_10' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 150 [1/2] (1.33ns)   --->   "%call_ret_i_i = call fastcc { i2, i4 } @lut_div11_chunk(i2 %d_chunk_V_13, i4 %r_V_12) nounwind" [test.cpp:906->test.cpp:912->test.cpp:956]   --->   Operation 150 'call' 'call_ret_i_i' <Predicate = true> <Delay = 1.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%q_chunk_V_11 = extractvalue { i2, i4 } %call_ret_i_i, 0" [test.cpp:906->test.cpp:912->test.cpp:956]   --->   Operation 151 'extractvalue' 'q_chunk_V_11' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%tmp_16 = trunc i2 %q_chunk_V to i1" [test.cpp:873->test.cpp:912->test.cpp:956]   --->   Operation 152 'trunc' 'tmp_16' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_s)   --->   "%new_mant_V = call i23 @_ssdm_op_BitConcatenate.i23.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2(i1 %tmp_16, i2 %q_chunk_V_1, i2 %q_chunk_V_2, i2 %q_chunk_V_3, i2 %q_chunk_V_4, i2 %q_chunk_V_5, i2 %q_chunk_V_6, i2 %q_chunk_V_7, i2 %q_chunk_V_8, i2 %q_chunk_V_9, i2 %q_chunk_V_10, i2 %q_chunk_V_11)" [test.cpp:956]   --->   Operation 153 'bitconcatenate' 'new_mant_V' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_37 : Operation 154 [1/1] (0.73ns) (out node of the LUT)   --->   "%p_Repl2_s = select i1 %tmp_5, i23 %new_mant_V_1, i23 %new_mant_V" [test.cpp:957]   --->   Operation 154 'select' 'p_Repl2_s' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 155 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_2, i8 %p_Repl2_1, i23 %p_Repl2_s) nounwind" [test.cpp:79->test.cpp:961]   --->   Operation 155 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 156 [1/1] (0.00ns)   --->   "%out = bitcast i32 %p_Result_1 to float" [test.cpp:80->test.cpp:961]   --->   Operation 156 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 157 [1/1] (0.00ns)   --->   "ret float %out" [test.cpp:962]   --->   Operation 157 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ r3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ q1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read           (read          ) [ 00000000000000000000000000000000000000]
p_Val2_s          (bitcast       ) [ 00000000000000000000000000000000000000]
p_Repl2_2         (bitselect     ) [ 00111111111111111111111111111111111111]
new_exp_V         (partselect    ) [ 00110000000000000000000000000000000000]
new_mant_V_1      (trunc         ) [ 00111111111111111111111111111111111111]
tmp               (icmp          ) [ 00100000000000000000000000000000000000]
tmp_12            (partselect    ) [ 00000000000000000000000000000000000000]
icmp              (icmp          ) [ 00111111100000000000000000000000000000]
shift_V_cast_cast (select        ) [ 00010000000000000000000000000000000000]
tmp_3             (icmp          ) [ 00011111110000000000000000000000000000]
tmp_4             (icmp          ) [ 00010000000000000000000000000000000000]
shift_V           (sub           ) [ 00010000000000000000000000000000000000]
shift_V_1         (add           ) [ 00010000000000000000000000000000000000]
tmp_1             (icmp          ) [ 00000000000000000000000000000000000000]
new_exp_V_1       (sub           ) [ 00000000000000000000000000000000000000]
sel_tmp2_demorgan (or            ) [ 00000000000000000000000000000000000000]
sel_tmp2          (xor           ) [ 00000000000000000000000000000000000000]
sel_tmp3          (and           ) [ 00000000000000000000000000000000000000]
shift_V_2         (select        ) [ 00000000000000000000000000000000000000]
shift_V_3         (select        ) [ 00000000000000000000000000000000000000]
sel_tmp6          (xor           ) [ 00000000000000000000000000000000000000]
sel_tmp7          (and           ) [ 00000000000000000000000000000000000000]
shift_V_4         (select        ) [ 00001000000000000000000000000000000000]
tmp_5             (icmp          ) [ 00001111111111111111111111111111111111]
p_s               (select        ) [ 00000000000000000000000000000000000000]
tmp_8             (or            ) [ 00000000000000000000000000000000000000]
p_Repl2_1         (select        ) [ 00001111111111111111111111111111111111]
tmp_9             (zext          ) [ 00000111000000000000000000000000000000]
tmp_s             (zext          ) [ 00000111000000000000000000000000000000]
tmp_cast          (zext          ) [ 00000111000000000000000000000000000000]
tmp_2             (lshr          ) [ 00000000100000000000000000000000000000]
tmp_7             (shl           ) [ 00000000000000000000000000000000000000]
tmp_13            (trunc         ) [ 00000000100000000000000000000000000000]
tmp_6             (zext          ) [ 00000000000000000000000000000000000000]
xf_V              (select        ) [ 00000000010000000000000000000000000000]
p_Result_s        (bitset        ) [ 00000000000000000000000000000000000000]
xf_V_1            (select        ) [ 00000000000000000000000000000000000000]
xf_V_4            (add           ) [ 00000000000000000000000000000000000000]
d_chunk_V         (partselect    ) [ 00000000001100000000000000000000000000]
d_chunk_V_1       (partselect    ) [ 00000000001111000000000000000000000000]
d_chunk_V_2       (partselect    ) [ 00000000001111110000000000000000000000]
d_chunk_V_3       (partselect    ) [ 00000000001111111100000000000000000000]
d_chunk_V_4       (partselect    ) [ 00000000001111111111000000000000000000]
d_chunk_V_5       (partselect    ) [ 00000000001111111111110000000000000000]
d_chunk_V_6       (partselect    ) [ 00000000001111111111111100000000000000]
d_chunk_V_7       (partselect    ) [ 00000000001111111111111111000000000000]
d_chunk_V_8       (partselect    ) [ 00000000001111111111111111110000000000]
d_chunk_V_9       (partselect    ) [ 00000000001111111111111111111100000000]
d_chunk_V_10      (partselect    ) [ 00000000001111111111111111111111000000]
d_chunk_V_11      (partselect    ) [ 00000000001111111111111111111111110000]
d_chunk_V_12      (partselect    ) [ 00000000001111111111111111111111111100]
d_chunk_V_13      (trunc         ) [ 00000000001111111111111111111111111111]
call_ret1_i_i     (call          ) [ 00000000000000000000000000000000000000]
r_V               (extractvalue  ) [ 00000000000011000000000000000000000000]
call_ret2_i_i     (call          ) [ 00000000000000000000000000000000000000]
r_V_1             (extractvalue  ) [ 00000000000000110000000000000000000000]
call_ret3_i_i     (call          ) [ 00000000000000001111111111111111111111]
r_V_2             (extractvalue  ) [ 00000000000000001100000000000000000000]
call_ret4_i_i     (call          ) [ 00000000000000000011111111111111111111]
r_V_3             (extractvalue  ) [ 00000000000000000011000000000000000000]
call_ret5_i_i     (call          ) [ 00000000000000000000111111111111111111]
r_V_4             (extractvalue  ) [ 00000000000000000000110000000000000000]
call_ret6_i_i     (call          ) [ 00000000000000000000001111111111111111]
r_V_5             (extractvalue  ) [ 00000000000000000000001100000000000000]
call_ret7_i_i     (call          ) [ 00000000000000000000000011111111111111]
r_V_6             (extractvalue  ) [ 00000000000000000000000011000000000000]
call_ret8_i_i     (call          ) [ 00000000000000000000000000111111111111]
r_V_7             (extractvalue  ) [ 00000000000000000000000000110000000000]
call_ret9_i_i     (call          ) [ 00000000000000000000000000001111111111]
r_V_8             (extractvalue  ) [ 00000000000000000000000000001100000000]
call_ret10_i_i    (call          ) [ 00000000000000000000000000000011111111]
r_V_9             (extractvalue  ) [ 00000000000000000000000000000011000000]
call_ret11_i_i    (call          ) [ 00000000000000000000000000000000111111]
r_V_10            (extractvalue  ) [ 00000000000000000000000000000000110000]
call_ret12_i_i    (call          ) [ 00000000000000000000000000000000001111]
r_V_11            (extractvalue  ) [ 00000000000000000000000000000000001100]
call_ret13_i_i    (call          ) [ 00000000000000000000000000000000000011]
r_V_12            (extractvalue  ) [ 00000000000000000000000000000000000011]
StgValue_136      (specbitsmap   ) [ 00000000000000000000000000000000000000]
StgValue_137      (specbitsmap   ) [ 00000000000000000000000000000000000000]
StgValue_138      (spectopmodule ) [ 00000000000000000000000000000000000000]
q_chunk_V         (extractvalue  ) [ 00000000000000000000000000000000000000]
q_chunk_V_1       (extractvalue  ) [ 00000000000000000000000000000000000000]
q_chunk_V_2       (extractvalue  ) [ 00000000000000000000000000000000000000]
q_chunk_V_3       (extractvalue  ) [ 00000000000000000000000000000000000000]
q_chunk_V_4       (extractvalue  ) [ 00000000000000000000000000000000000000]
q_chunk_V_5       (extractvalue  ) [ 00000000000000000000000000000000000000]
q_chunk_V_6       (extractvalue  ) [ 00000000000000000000000000000000000000]
q_chunk_V_7       (extractvalue  ) [ 00000000000000000000000000000000000000]
q_chunk_V_8       (extractvalue  ) [ 00000000000000000000000000000000000000]
q_chunk_V_9       (extractvalue  ) [ 00000000000000000000000000000000000000]
q_chunk_V_10      (extractvalue  ) [ 00000000000000000000000000000000000000]
call_ret_i_i      (call          ) [ 00000000000000000000000000000000000000]
q_chunk_V_11      (extractvalue  ) [ 00000000000000000000000000000000000000]
tmp_16            (trunc         ) [ 00000000000000000000000000000000000000]
new_mant_V        (bitconcatenate) [ 00000000000000000000000000000000000000]
p_Repl2_s         (select        ) [ 00000000000000000000000000000000000000]
p_Result_1        (bitconcatenate) [ 00000000000000000000000000000000000000]
out               (bitcast       ) [ 00000000000000000000000000000000000000]
StgValue_157      (ret           ) [ 00000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="r0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="r2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="q0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="q1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i28.i28.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i28.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div11_chunk"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_float_div11_1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i1.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="in_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_lut_div11_chunk_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="0" index="1" bw="2" slack="1"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="0" index="3" bw="1" slack="0"/>
<pin id="127" dir="0" index="4" bw="1" slack="0"/>
<pin id="128" dir="0" index="5" bw="1" slack="0"/>
<pin id="129" dir="0" index="6" bw="1" slack="0"/>
<pin id="130" dir="0" index="7" bw="1" slack="0"/>
<pin id="131" dir="0" index="8" bw="1" slack="0"/>
<pin id="132" dir="1" index="9" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1_i_i/10 call_ret2_i_i/12 call_ret3_i_i/14 call_ret4_i_i/16 call_ret5_i_i/18 call_ret6_i_i/20 call_ret7_i_i/22 call_ret8_i_i/24 call_ret9_i_i/26 call_ret10_i_i/28 call_ret11_i_i/30 call_ret12_i_i/32 call_ret13_i_i/34 call_ret_i_i/36 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/11 r_V_1/13 r_V_2/15 r_V_3/17 r_V_4/19 r_V_5/21 r_V_6/23 r_V_7/25 r_V_8/27 r_V_9/29 r_V_10/31 r_V_11/33 r_V_12/35 "/>
</bind>
</comp>

<comp id="145" class="1005" name="reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="1"/>
<pin id="147" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_V r_V_1 r_V_2 r_V_3 r_V_4 r_V_5 r_V_6 r_V_7 r_V_8 r_V_9 r_V_10 r_V_11 r_V_12 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_Val2_s_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_Repl2_2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="1" index="3" bw="1" slack="36"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="new_exp_V_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="0" index="3" bw="6" slack="0"/>
<pin id="167" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="new_mant_V_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="23" slack="0"/>
<pin id="178" dir="0" index="1" bw="23" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_12_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="0" index="3" bw="6" slack="0"/>
<pin id="187" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="7" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="shift_V_cast_cast_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_cast_cast/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_3_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="0" index="1" bw="8" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_4_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="1"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="shift_V_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="1"/>
<pin id="218" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="shift_V/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="shift_V_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="1"/>
<pin id="223" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_V_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="1"/>
<pin id="227" dir="0" index="1" bw="8" slack="2"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="new_exp_V_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="2"/>
<pin id="231" dir="0" index="1" bw="4" slack="1"/>
<pin id="232" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V_1/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sel_tmp2_demorgan_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="1" slack="1"/>
<pin id="236" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp2_demorgan/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sel_tmp2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sel_tmp3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="2"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="shift_V_2_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="1"/>
<pin id="251" dir="0" index="2" bw="8" slack="1"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_2/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="shift_V_3_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="0" index="2" bw="8" slack="0"/>
<pin id="258" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_3/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sel_tmp6_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="1"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sel_tmp7_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="shift_V_4_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="1"/>
<pin id="274" dir="0" index="2" bw="8" slack="0"/>
<pin id="275" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="shift_V_4/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_5_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="2"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_s_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="0"/>
<pin id="286" dir="0" index="2" bw="8" slack="0"/>
<pin id="287" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_8_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_Repl2_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="0" index="2" bw="8" slack="0"/>
<pin id="301" dir="1" index="3" bw="8" slack="34"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_9_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="23" slack="3"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_s_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="1"/>
<pin id="313" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="23" slack="3"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="23" slack="0"/>
<pin id="321" dir="0" index="1" bw="8" slack="0"/>
<pin id="322" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_13_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_6_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="23" slack="1"/>
<pin id="331" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="332" class="1004" name="xf_V_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="7"/>
<pin id="334" dir="0" index="1" bw="28" slack="0"/>
<pin id="335" dir="0" index="2" bw="28" slack="1"/>
<pin id="336" dir="1" index="3" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V/8 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_Result_s_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="28" slack="0"/>
<pin id="340" dir="0" index="1" bw="28" slack="1"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="0" index="3" bw="1" slack="0"/>
<pin id="343" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="347" class="1004" name="xf_V_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="7"/>
<pin id="349" dir="0" index="1" bw="28" slack="1"/>
<pin id="350" dir="0" index="2" bw="28" slack="0"/>
<pin id="351" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_V_1/9 "/>
</bind>
</comp>

<comp id="353" class="1004" name="xf_V_4_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="28" slack="0"/>
<pin id="356" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xf_V_4/9 "/>
</bind>
</comp>

<comp id="359" class="1004" name="d_chunk_V_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="0"/>
<pin id="361" dir="0" index="1" bw="28" slack="0"/>
<pin id="362" dir="0" index="2" bw="6" slack="0"/>
<pin id="363" dir="0" index="3" bw="6" slack="0"/>
<pin id="364" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V/9 "/>
</bind>
</comp>

<comp id="369" class="1004" name="d_chunk_V_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="0" index="1" bw="28" slack="0"/>
<pin id="372" dir="0" index="2" bw="6" slack="0"/>
<pin id="373" dir="0" index="3" bw="6" slack="0"/>
<pin id="374" dir="1" index="4" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_1/9 "/>
</bind>
</comp>

<comp id="379" class="1004" name="d_chunk_V_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="2" slack="0"/>
<pin id="381" dir="0" index="1" bw="28" slack="0"/>
<pin id="382" dir="0" index="2" bw="6" slack="0"/>
<pin id="383" dir="0" index="3" bw="6" slack="0"/>
<pin id="384" dir="1" index="4" bw="2" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_2/9 "/>
</bind>
</comp>

<comp id="389" class="1004" name="d_chunk_V_3_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="2" slack="0"/>
<pin id="391" dir="0" index="1" bw="28" slack="0"/>
<pin id="392" dir="0" index="2" bw="6" slack="0"/>
<pin id="393" dir="0" index="3" bw="6" slack="0"/>
<pin id="394" dir="1" index="4" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_3/9 "/>
</bind>
</comp>

<comp id="399" class="1004" name="d_chunk_V_4_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="0" index="1" bw="28" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="0" index="3" bw="6" slack="0"/>
<pin id="404" dir="1" index="4" bw="2" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_4/9 "/>
</bind>
</comp>

<comp id="409" class="1004" name="d_chunk_V_5_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2" slack="0"/>
<pin id="411" dir="0" index="1" bw="28" slack="0"/>
<pin id="412" dir="0" index="2" bw="6" slack="0"/>
<pin id="413" dir="0" index="3" bw="6" slack="0"/>
<pin id="414" dir="1" index="4" bw="2" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_5/9 "/>
</bind>
</comp>

<comp id="419" class="1004" name="d_chunk_V_6_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="0"/>
<pin id="421" dir="0" index="1" bw="28" slack="0"/>
<pin id="422" dir="0" index="2" bw="5" slack="0"/>
<pin id="423" dir="0" index="3" bw="5" slack="0"/>
<pin id="424" dir="1" index="4" bw="2" slack="13"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_6/9 "/>
</bind>
</comp>

<comp id="429" class="1004" name="d_chunk_V_7_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="2" slack="0"/>
<pin id="431" dir="0" index="1" bw="28" slack="0"/>
<pin id="432" dir="0" index="2" bw="5" slack="0"/>
<pin id="433" dir="0" index="3" bw="5" slack="0"/>
<pin id="434" dir="1" index="4" bw="2" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_7/9 "/>
</bind>
</comp>

<comp id="439" class="1004" name="d_chunk_V_8_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="0"/>
<pin id="441" dir="0" index="1" bw="28" slack="0"/>
<pin id="442" dir="0" index="2" bw="5" slack="0"/>
<pin id="443" dir="0" index="3" bw="5" slack="0"/>
<pin id="444" dir="1" index="4" bw="2" slack="17"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_8/9 "/>
</bind>
</comp>

<comp id="449" class="1004" name="d_chunk_V_9_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="0"/>
<pin id="451" dir="0" index="1" bw="28" slack="0"/>
<pin id="452" dir="0" index="2" bw="5" slack="0"/>
<pin id="453" dir="0" index="3" bw="5" slack="0"/>
<pin id="454" dir="1" index="4" bw="2" slack="19"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_9/9 "/>
</bind>
</comp>

<comp id="459" class="1004" name="d_chunk_V_10_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="0"/>
<pin id="461" dir="0" index="1" bw="28" slack="0"/>
<pin id="462" dir="0" index="2" bw="4" slack="0"/>
<pin id="463" dir="0" index="3" bw="4" slack="0"/>
<pin id="464" dir="1" index="4" bw="2" slack="21"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_10/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="d_chunk_V_11_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="2" slack="0"/>
<pin id="471" dir="0" index="1" bw="28" slack="0"/>
<pin id="472" dir="0" index="2" bw="4" slack="0"/>
<pin id="473" dir="0" index="3" bw="4" slack="0"/>
<pin id="474" dir="1" index="4" bw="2" slack="23"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_11/9 "/>
</bind>
</comp>

<comp id="479" class="1004" name="d_chunk_V_12_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="2" slack="0"/>
<pin id="481" dir="0" index="1" bw="28" slack="0"/>
<pin id="482" dir="0" index="2" bw="3" slack="0"/>
<pin id="483" dir="0" index="3" bw="3" slack="0"/>
<pin id="484" dir="1" index="4" bw="2" slack="25"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="d_chunk_V_12/9 "/>
</bind>
</comp>

<comp id="489" class="1004" name="d_chunk_V_13_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="28" slack="0"/>
<pin id="491" dir="1" index="1" bw="2" slack="27"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="d_chunk_V_13/9 "/>
</bind>
</comp>

<comp id="493" class="1004" name="q_chunk_V_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="22"/>
<pin id="495" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V/37 "/>
</bind>
</comp>

<comp id="496" class="1004" name="q_chunk_V_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="20"/>
<pin id="498" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_1/37 "/>
</bind>
</comp>

<comp id="499" class="1004" name="q_chunk_V_2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="6" slack="18"/>
<pin id="501" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_2/37 "/>
</bind>
</comp>

<comp id="502" class="1004" name="q_chunk_V_3_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="16"/>
<pin id="504" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_3/37 "/>
</bind>
</comp>

<comp id="505" class="1004" name="q_chunk_V_4_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="14"/>
<pin id="507" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_4/37 "/>
</bind>
</comp>

<comp id="508" class="1004" name="q_chunk_V_5_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="6" slack="12"/>
<pin id="510" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_5/37 "/>
</bind>
</comp>

<comp id="511" class="1004" name="q_chunk_V_6_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="6" slack="10"/>
<pin id="513" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_6/37 "/>
</bind>
</comp>

<comp id="514" class="1004" name="q_chunk_V_7_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="8"/>
<pin id="516" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_7/37 "/>
</bind>
</comp>

<comp id="517" class="1004" name="q_chunk_V_8_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="6" slack="6"/>
<pin id="519" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_8/37 "/>
</bind>
</comp>

<comp id="520" class="1004" name="q_chunk_V_9_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="4"/>
<pin id="522" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_9/37 "/>
</bind>
</comp>

<comp id="523" class="1004" name="q_chunk_V_10_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="6" slack="2"/>
<pin id="525" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_10/37 "/>
</bind>
</comp>

<comp id="526" class="1004" name="q_chunk_V_11_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="0"/>
<pin id="528" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_11/37 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_16_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="0"/>
<pin id="532" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/37 "/>
</bind>
</comp>

<comp id="534" class="1004" name="new_mant_V_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="23" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="0" index="2" bw="2" slack="0"/>
<pin id="538" dir="0" index="3" bw="2" slack="0"/>
<pin id="539" dir="0" index="4" bw="2" slack="0"/>
<pin id="540" dir="0" index="5" bw="2" slack="0"/>
<pin id="541" dir="0" index="6" bw="2" slack="0"/>
<pin id="542" dir="0" index="7" bw="2" slack="0"/>
<pin id="543" dir="0" index="8" bw="2" slack="0"/>
<pin id="544" dir="0" index="9" bw="2" slack="0"/>
<pin id="545" dir="0" index="10" bw="2" slack="0"/>
<pin id="546" dir="0" index="11" bw="2" slack="0"/>
<pin id="547" dir="0" index="12" bw="2" slack="0"/>
<pin id="548" dir="1" index="13" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="new_mant_V/37 "/>
</bind>
</comp>

<comp id="562" class="1004" name="p_Repl2_s_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="34"/>
<pin id="564" dir="0" index="1" bw="23" slack="36"/>
<pin id="565" dir="0" index="2" bw="23" slack="0"/>
<pin id="566" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_s/37 "/>
</bind>
</comp>

<comp id="568" class="1004" name="p_Result_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="36"/>
<pin id="571" dir="0" index="2" bw="8" slack="34"/>
<pin id="572" dir="0" index="3" bw="23" slack="0"/>
<pin id="573" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/37 "/>
</bind>
</comp>

<comp id="576" class="1004" name="out_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/37 "/>
</bind>
</comp>

<comp id="580" class="1005" name="p_Repl2_2_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="36"/>
<pin id="582" dir="1" index="1" bw="1" slack="36"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="585" class="1005" name="new_exp_V_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="1"/>
<pin id="587" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="new_exp_V "/>
</bind>
</comp>

<comp id="596" class="1005" name="new_mant_V_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="23" slack="3"/>
<pin id="598" dir="1" index="1" bw="23" slack="3"/>
</pin_list>
<bind>
<opset="new_mant_V_1 "/>
</bind>
</comp>

<comp id="603" class="1005" name="tmp_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="1"/>
<pin id="605" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="608" class="1005" name="icmp_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="2"/>
<pin id="610" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="614" class="1005" name="shift_V_cast_cast_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="1"/>
<pin id="616" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_cast_cast "/>
</bind>
</comp>

<comp id="621" class="1005" name="tmp_3_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="1"/>
<pin id="623" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="629" class="1005" name="tmp_4_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="635" class="1005" name="shift_V_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="1"/>
<pin id="637" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V "/>
</bind>
</comp>

<comp id="640" class="1005" name="shift_V_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="1"/>
<pin id="642" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="shift_V_4_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="1"/>
<pin id="647" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="shift_V_4 "/>
</bind>
</comp>

<comp id="651" class="1005" name="tmp_5_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="34"/>
<pin id="653" dir="1" index="1" bw="1" slack="34"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="656" class="1005" name="p_Repl2_1_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="34"/>
<pin id="658" dir="1" index="1" bw="8" slack="34"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

<comp id="661" class="1005" name="tmp_9_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="666" class="1005" name="tmp_s_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="671" class="1005" name="tmp_cast_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="23" slack="1"/>
<pin id="673" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="676" class="1005" name="tmp_2_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="23" slack="1"/>
<pin id="678" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="681" class="1005" name="tmp_13_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="28" slack="1"/>
<pin id="683" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="686" class="1005" name="xf_V_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="28" slack="1"/>
<pin id="688" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="xf_V "/>
</bind>
</comp>

<comp id="692" class="1005" name="d_chunk_V_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="2" slack="1"/>
<pin id="694" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="d_chunk_V "/>
</bind>
</comp>

<comp id="697" class="1005" name="d_chunk_V_1_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="2" slack="3"/>
<pin id="699" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="d_chunk_V_1 "/>
</bind>
</comp>

<comp id="702" class="1005" name="d_chunk_V_2_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="2" slack="5"/>
<pin id="704" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="d_chunk_V_2 "/>
</bind>
</comp>

<comp id="707" class="1005" name="d_chunk_V_3_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="2" slack="7"/>
<pin id="709" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="d_chunk_V_3 "/>
</bind>
</comp>

<comp id="712" class="1005" name="d_chunk_V_4_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="2" slack="9"/>
<pin id="714" dir="1" index="1" bw="2" slack="9"/>
</pin_list>
<bind>
<opset="d_chunk_V_4 "/>
</bind>
</comp>

<comp id="717" class="1005" name="d_chunk_V_5_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="2" slack="11"/>
<pin id="719" dir="1" index="1" bw="2" slack="11"/>
</pin_list>
<bind>
<opset="d_chunk_V_5 "/>
</bind>
</comp>

<comp id="722" class="1005" name="d_chunk_V_6_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="2" slack="13"/>
<pin id="724" dir="1" index="1" bw="2" slack="13"/>
</pin_list>
<bind>
<opset="d_chunk_V_6 "/>
</bind>
</comp>

<comp id="727" class="1005" name="d_chunk_V_7_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="2" slack="15"/>
<pin id="729" dir="1" index="1" bw="2" slack="15"/>
</pin_list>
<bind>
<opset="d_chunk_V_7 "/>
</bind>
</comp>

<comp id="732" class="1005" name="d_chunk_V_8_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="2" slack="17"/>
<pin id="734" dir="1" index="1" bw="2" slack="17"/>
</pin_list>
<bind>
<opset="d_chunk_V_8 "/>
</bind>
</comp>

<comp id="737" class="1005" name="d_chunk_V_9_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="2" slack="19"/>
<pin id="739" dir="1" index="1" bw="2" slack="19"/>
</pin_list>
<bind>
<opset="d_chunk_V_9 "/>
</bind>
</comp>

<comp id="742" class="1005" name="d_chunk_V_10_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="2" slack="21"/>
<pin id="744" dir="1" index="1" bw="2" slack="21"/>
</pin_list>
<bind>
<opset="d_chunk_V_10 "/>
</bind>
</comp>

<comp id="747" class="1005" name="d_chunk_V_11_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="2" slack="23"/>
<pin id="749" dir="1" index="1" bw="2" slack="23"/>
</pin_list>
<bind>
<opset="d_chunk_V_11 "/>
</bind>
</comp>

<comp id="752" class="1005" name="d_chunk_V_12_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="2" slack="25"/>
<pin id="754" dir="1" index="1" bw="2" slack="25"/>
</pin_list>
<bind>
<opset="d_chunk_V_12 "/>
</bind>
</comp>

<comp id="757" class="1005" name="d_chunk_V_13_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="2" slack="27"/>
<pin id="759" dir="1" index="1" bw="2" slack="27"/>
</pin_list>
<bind>
<opset="d_chunk_V_13 "/>
</bind>
</comp>

<comp id="762" class="1005" name="call_ret3_i_i_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="6" slack="22"/>
<pin id="764" dir="1" index="1" bw="6" slack="22"/>
</pin_list>
<bind>
<opset="call_ret3_i_i "/>
</bind>
</comp>

<comp id="767" class="1005" name="call_ret4_i_i_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="6" slack="20"/>
<pin id="769" dir="1" index="1" bw="6" slack="20"/>
</pin_list>
<bind>
<opset="call_ret4_i_i "/>
</bind>
</comp>

<comp id="772" class="1005" name="call_ret5_i_i_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="6" slack="18"/>
<pin id="774" dir="1" index="1" bw="6" slack="18"/>
</pin_list>
<bind>
<opset="call_ret5_i_i "/>
</bind>
</comp>

<comp id="777" class="1005" name="call_ret6_i_i_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="6" slack="16"/>
<pin id="779" dir="1" index="1" bw="6" slack="16"/>
</pin_list>
<bind>
<opset="call_ret6_i_i "/>
</bind>
</comp>

<comp id="782" class="1005" name="call_ret7_i_i_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="6" slack="14"/>
<pin id="784" dir="1" index="1" bw="6" slack="14"/>
</pin_list>
<bind>
<opset="call_ret7_i_i "/>
</bind>
</comp>

<comp id="787" class="1005" name="call_ret8_i_i_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="6" slack="12"/>
<pin id="789" dir="1" index="1" bw="6" slack="12"/>
</pin_list>
<bind>
<opset="call_ret8_i_i "/>
</bind>
</comp>

<comp id="792" class="1005" name="call_ret9_i_i_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="6" slack="10"/>
<pin id="794" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="call_ret9_i_i "/>
</bind>
</comp>

<comp id="797" class="1005" name="call_ret10_i_i_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="6" slack="8"/>
<pin id="799" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="call_ret10_i_i "/>
</bind>
</comp>

<comp id="802" class="1005" name="call_ret11_i_i_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="6" slack="6"/>
<pin id="804" dir="1" index="1" bw="6" slack="6"/>
</pin_list>
<bind>
<opset="call_ret11_i_i "/>
</bind>
</comp>

<comp id="807" class="1005" name="call_ret12_i_i_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="6" slack="4"/>
<pin id="809" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="call_ret12_i_i "/>
</bind>
</comp>

<comp id="812" class="1005" name="call_ret13_i_i_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="6" slack="2"/>
<pin id="814" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="call_ret13_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="120"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="133"><net_src comp="100" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="102" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="122" pin=4"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="122" pin=7"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="122" pin=8"/></net>

<net id="144"><net_src comp="122" pin="9"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="153"><net_src comp="116" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="16" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="150" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="175"><net_src comp="150" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="150" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="196"><net_src comp="182" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="38" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="198" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="241"><net_src comp="233" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="237" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="243" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="38" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="44" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="261" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="266" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="254" pin="3"/><net_sink comp="271" pin=2"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="278" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="38" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="278" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="225" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="283" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="229" pin="2"/><net_sink comp="297" pin=2"/></net>

<net id="318"><net_src comp="311" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="305" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="308" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="328"><net_src comp="319" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="46" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="22" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="346"><net_src comp="44" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="352"><net_src comp="338" pin="4"/><net_sink comp="347" pin=2"/></net>

<net id="357"><net_src comp="48" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="347" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="365"><net_src comp="50" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="353" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="367"><net_src comp="52" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="368"><net_src comp="54" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="375"><net_src comp="50" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="353" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="30" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="378"><net_src comp="56" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="385"><net_src comp="50" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="353" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="58" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="388"><net_src comp="22" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="395"><net_src comp="50" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="353" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="60" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="62" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="405"><net_src comp="50" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="353" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="64" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="66" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="415"><net_src comp="50" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="353" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="68" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="418"><net_src comp="70" pin="0"/><net_sink comp="409" pin=3"/></net>

<net id="425"><net_src comp="50" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="353" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="427"><net_src comp="72" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="428"><net_src comp="74" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="435"><net_src comp="50" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="353" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="76" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="78" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="445"><net_src comp="50" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="353" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="80" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="82" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="455"><net_src comp="50" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="353" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="84" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="86" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="465"><net_src comp="50" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="353" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="88" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="90" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="475"><net_src comp="50" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="353" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="92" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="94" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="485"><net_src comp="50" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="353" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="487"><net_src comp="96" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="488"><net_src comp="98" pin="0"/><net_sink comp="479" pin=3"/></net>

<net id="492"><net_src comp="353" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="529"><net_src comp="122" pin="9"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="493" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="549"><net_src comp="112" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="550"><net_src comp="530" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="551"><net_src comp="496" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="552"><net_src comp="499" pin="1"/><net_sink comp="534" pin=3"/></net>

<net id="553"><net_src comp="502" pin="1"/><net_sink comp="534" pin=4"/></net>

<net id="554"><net_src comp="505" pin="1"/><net_sink comp="534" pin=5"/></net>

<net id="555"><net_src comp="508" pin="1"/><net_sink comp="534" pin=6"/></net>

<net id="556"><net_src comp="511" pin="1"/><net_sink comp="534" pin=7"/></net>

<net id="557"><net_src comp="514" pin="1"/><net_sink comp="534" pin=8"/></net>

<net id="558"><net_src comp="517" pin="1"/><net_sink comp="534" pin=9"/></net>

<net id="559"><net_src comp="520" pin="1"/><net_sink comp="534" pin=10"/></net>

<net id="560"><net_src comp="523" pin="1"/><net_sink comp="534" pin=11"/></net>

<net id="561"><net_src comp="526" pin="1"/><net_sink comp="534" pin=12"/></net>

<net id="567"><net_src comp="534" pin="13"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="114" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="562" pin="3"/><net_sink comp="568" pin=3"/></net>

<net id="579"><net_src comp="568" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="154" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="588"><net_src comp="162" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="591"><net_src comp="585" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="592"><net_src comp="585" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="593"><net_src comp="585" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="594"><net_src comp="585" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="595"><net_src comp="585" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="599"><net_src comp="172" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="602"><net_src comp="596" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="606"><net_src comp="176" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="611"><net_src comp="192" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="617"><net_src comp="198" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="620"><net_src comp="614" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="624"><net_src comp="205" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="627"><net_src comp="621" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="628"><net_src comp="621" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="632"><net_src comp="210" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="638"><net_src comp="215" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="643"><net_src comp="220" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="648"><net_src comp="271" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="654"><net_src comp="278" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="659"><net_src comp="297" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="664"><net_src comp="305" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="669"><net_src comp="308" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="674"><net_src comp="311" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="679"><net_src comp="314" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="684"><net_src comp="325" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="689"><net_src comp="332" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="695"><net_src comp="359" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="700"><net_src comp="369" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="705"><net_src comp="379" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="710"><net_src comp="389" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="715"><net_src comp="399" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="720"><net_src comp="409" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="725"><net_src comp="419" pin="4"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="730"><net_src comp="429" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="735"><net_src comp="439" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="740"><net_src comp="449" pin="4"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="745"><net_src comp="459" pin="4"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="750"><net_src comp="469" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="755"><net_src comp="479" pin="4"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="760"><net_src comp="489" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="765"><net_src comp="122" pin="9"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="770"><net_src comp="122" pin="9"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="775"><net_src comp="122" pin="9"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="780"><net_src comp="122" pin="9"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="785"><net_src comp="122" pin="9"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="790"><net_src comp="122" pin="9"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="795"><net_src comp="122" pin="9"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="800"><net_src comp="122" pin="9"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="805"><net_src comp="122" pin="9"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="810"><net_src comp="122" pin="9"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="815"><net_src comp="122" pin="9"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="523" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_float_div11 : in_r | {1 }
	Port: operator_float_div11 : r0 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
	Port: operator_float_div11 : r1 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
	Port: operator_float_div11 : r2 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
	Port: operator_float_div11 : r3 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
	Port: operator_float_div11 : q0 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
	Port: operator_float_div11 : q1 | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V : 1
		new_mant_V_1 : 1
		tmp : 2
		tmp_12 : 1
		icmp : 2
	State 2
		tmp_4 : 1
	State 3
		shift_V_3 : 1
		shift_V_4 : 2
		p_s : 1
		tmp_8 : 1
		p_Repl2_1 : 1
	State 4
		tmp_2 : 1
		tmp_7 : 1
	State 5
	State 6
	State 7
		tmp_13 : 1
	State 8
		xf_V : 1
	State 9
		xf_V_1 : 1
		xf_V_4 : 2
		d_chunk_V : 3
		d_chunk_V_1 : 3
		d_chunk_V_2 : 3
		d_chunk_V_3 : 3
		d_chunk_V_4 : 3
		d_chunk_V_5 : 3
		d_chunk_V_6 : 3
		d_chunk_V_7 : 3
		d_chunk_V_8 : 3
		d_chunk_V_9 : 3
		d_chunk_V_10 : 3
		d_chunk_V_11 : 3
		d_chunk_V_12 : 3
		d_chunk_V_13 : 3
	State 10
	State 11
		r_V : 1
	State 12
	State 13
		r_V_1 : 1
	State 14
	State 15
		r_V_2 : 1
	State 16
	State 17
		r_V_3 : 1
	State 18
	State 19
		r_V_4 : 1
	State 20
	State 21
		r_V_5 : 1
	State 22
	State 23
		r_V_6 : 1
	State 24
	State 25
		r_V_7 : 1
	State 26
	State 27
		r_V_8 : 1
	State 28
	State 29
		r_V_9 : 1
	State 30
	State 31
		r_V_10 : 1
	State 32
	State 33
		r_V_11 : 1
	State 34
	State 35
		r_V_12 : 1
	State 36
	State 37
		q_chunk_V_11 : 1
		tmp_16 : 1
		new_mant_V : 2
		p_Repl2_s : 3
		p_Result_1 : 4
		out : 5
		StgValue_157 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   lshr   |         grp_fu_314         |    0    |   183   |   131   |
|----------|----------------------------|---------|---------|---------|
|    shl   |         grp_fu_319         |    0    |   183   |   131   |
|----------|----------------------------|---------|---------|---------|
|          |  shift_V_cast_cast_fu_198  |    0    |    0    |    8    |
|          |      shift_V_2_fu_248      |    0    |    0    |    8    |
|          |      shift_V_3_fu_254      |    0    |    0    |    8    |
|          |      shift_V_4_fu_271      |    0    |    0    |    8    |
|  select  |         p_s_fu_283         |    0    |    0    |    8    |
|          |      p_Repl2_1_fu_297      |    0    |    0    |    8    |
|          |         xf_V_fu_332        |    0    |    0    |    28   |
|          |        xf_V_1_fu_347       |    0    |    0    |    28   |
|          |      p_Repl2_s_fu_562      |    0    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|
|   call   | grp_lut_div11_chunk_fu_122 |  6.366  |    36   |    54   |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_176         |    0    |    0    |    18   |
|          |         icmp_fu_192        |    0    |    0    |    11   |
|   icmp   |        tmp_3_fu_205        |    0    |    0    |    11   |
|          |        tmp_4_fu_210        |    0    |    0    |    11   |
|          |        tmp_1_fu_225        |    0    |    0    |    11   |
|          |        tmp_5_fu_278        |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|    add   |      shift_V_1_fu_220      |    0    |    0    |    15   |
|          |        xf_V_4_fu_353       |    0    |    0    |    35   |
|----------|----------------------------|---------|---------|---------|
|    sub   |       shift_V_fu_215       |    0    |    0    |    15   |
|          |     new_exp_V_1_fu_229     |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|    or    |  sel_tmp2_demorgan_fu_233  |    0    |    0    |    6    |
|          |        tmp_8_fu_291        |    0    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|
|    xor   |       sel_tmp2_fu_237      |    0    |    0    |    6    |
|          |       sel_tmp6_fu_261      |    0    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|
|    and   |       sel_tmp3_fu_243      |    0    |    0    |    6    |
|          |       sel_tmp7_fu_266      |    0    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|
|   read   |     in_read_read_fu_116    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_141         |    0    |    0    |    0    |
|          |      q_chunk_V_fu_493      |    0    |    0    |    0    |
|          |     q_chunk_V_1_fu_496     |    0    |    0    |    0    |
|          |     q_chunk_V_2_fu_499     |    0    |    0    |    0    |
|          |     q_chunk_V_3_fu_502     |    0    |    0    |    0    |
|          |     q_chunk_V_4_fu_505     |    0    |    0    |    0    |
|extractvalue|     q_chunk_V_5_fu_508     |    0    |    0    |    0    |
|          |     q_chunk_V_6_fu_511     |    0    |    0    |    0    |
|          |     q_chunk_V_7_fu_514     |    0    |    0    |    0    |
|          |     q_chunk_V_8_fu_517     |    0    |    0    |    0    |
|          |     q_chunk_V_9_fu_520     |    0    |    0    |    0    |
|          |     q_chunk_V_10_fu_523    |    0    |    0    |    0    |
|          |     q_chunk_V_11_fu_526    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|      p_Repl2_2_fu_154      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      new_exp_V_fu_162      |    0    |    0    |    0    |
|          |        tmp_12_fu_182       |    0    |    0    |    0    |
|          |      d_chunk_V_fu_359      |    0    |    0    |    0    |
|          |     d_chunk_V_1_fu_369     |    0    |    0    |    0    |
|          |     d_chunk_V_2_fu_379     |    0    |    0    |    0    |
|          |     d_chunk_V_3_fu_389     |    0    |    0    |    0    |
|          |     d_chunk_V_4_fu_399     |    0    |    0    |    0    |
|partselect|     d_chunk_V_5_fu_409     |    0    |    0    |    0    |
|          |     d_chunk_V_6_fu_419     |    0    |    0    |    0    |
|          |     d_chunk_V_7_fu_429     |    0    |    0    |    0    |
|          |     d_chunk_V_8_fu_439     |    0    |    0    |    0    |
|          |     d_chunk_V_9_fu_449     |    0    |    0    |    0    |
|          |     d_chunk_V_10_fu_459    |    0    |    0    |    0    |
|          |     d_chunk_V_11_fu_469    |    0    |    0    |    0    |
|          |     d_chunk_V_12_fu_479    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     new_mant_V_1_fu_172    |    0    |    0    |    0    |
|   trunc  |        tmp_13_fu_325       |    0    |    0    |    0    |
|          |     d_chunk_V_13_fu_489    |    0    |    0    |    0    |
|          |        tmp_16_fu_530       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_9_fu_305        |    0    |    0    |    0    |
|   zext   |        tmp_s_fu_308        |    0    |    0    |    0    |
|          |       tmp_cast_fu_311      |    0    |    0    |    0    |
|          |        tmp_6_fu_329        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  bitset  |      p_Result_s_fu_338     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|      new_mant_V_fu_534     |    0    |    0    |    0    |
|          |      p_Result_1_fu_568     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |  6.366  |   402   |   632   |
|----------|----------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
| q0 |    0   |    1   |    1   |
| q1 |    0   |    1   |    1   |
| r0 |    0   |    1   |    1   |
| r1 |    0   |    1   |    1   |
| r2 |    0   |    1   |    1   |
| r3 |    0   |    1   |    1   |
+----+--------+--------+--------+
|Total|    0   |    6   |    6   |
+----+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  call_ret10_i_i_reg_797 |    6   |
|  call_ret11_i_i_reg_802 |    6   |
|  call_ret12_i_i_reg_807 |    6   |
|  call_ret13_i_i_reg_812 |    6   |
|  call_ret3_i_i_reg_762  |    6   |
|  call_ret4_i_i_reg_767  |    6   |
|  call_ret5_i_i_reg_772  |    6   |
|  call_ret6_i_i_reg_777  |    6   |
|  call_ret7_i_i_reg_782  |    6   |
|  call_ret8_i_i_reg_787  |    6   |
|  call_ret9_i_i_reg_792  |    6   |
|   d_chunk_V_10_reg_742  |    2   |
|   d_chunk_V_11_reg_747  |    2   |
|   d_chunk_V_12_reg_752  |    2   |
|   d_chunk_V_13_reg_757  |    2   |
|   d_chunk_V_1_reg_697   |    2   |
|   d_chunk_V_2_reg_702   |    2   |
|   d_chunk_V_3_reg_707   |    2   |
|   d_chunk_V_4_reg_712   |    2   |
|   d_chunk_V_5_reg_717   |    2   |
|   d_chunk_V_6_reg_722   |    2   |
|   d_chunk_V_7_reg_727   |    2   |
|   d_chunk_V_8_reg_732   |    2   |
|   d_chunk_V_9_reg_737   |    2   |
|    d_chunk_V_reg_692    |    2   |
|       icmp_reg_608      |    1   |
|    new_exp_V_reg_585    |    8   |
|   new_mant_V_1_reg_596  |   23   |
|    p_Repl2_1_reg_656    |    8   |
|    p_Repl2_2_reg_580    |    1   |
|         reg_145         |    4   |
|    shift_V_1_reg_640    |    8   |
|    shift_V_4_reg_645    |    8   |
|shift_V_cast_cast_reg_614|    8   |
|     shift_V_reg_635     |    8   |
|      tmp_13_reg_681     |   28   |
|      tmp_2_reg_676      |   23   |
|      tmp_3_reg_621      |    1   |
|      tmp_4_reg_629      |    1   |
|      tmp_5_reg_651      |    1   |
|      tmp_9_reg_661      |   32   |
|     tmp_cast_reg_671    |   23   |
|       tmp_reg_603       |    1   |
|      tmp_s_reg_666      |   32   |
|       xf_V_reg_686      |   28   |
+-------------------------+--------+
|          Total          |   341  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
| grp_lut_div11_chunk_fu_122 |  p1  |  14  |   2  |   28   ||    59   |
| grp_lut_div11_chunk_fu_122 |  p2  |   2  |   4  |    8   ||    9    |
|         grp_fu_314         |  p1  |   2  |   8  |   16   ||    9    |
|         grp_fu_319         |  p0  |   2  |  23  |   46   ||    9    |
|         grp_fu_319         |  p1  |   2  |   8  |   16   ||    9    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   114  ||  5.787  ||    95   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    6   |   402  |   632  |
|   Memory  |    0   |    -   |    6   |    6   |
|Multiplexer|    -   |    5   |    -   |   95   |
|  Register |    -   |    -   |   341  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   749  |   733  |
+-----------+--------+--------+--------+--------+
