// Seed: 2533154529
module module_0 (
    output tri1  id_0,
    output uwire id_1,
    output logic id_2
);
  string id_5 = "";
  always @(posedge 1 or negedge id_4) begin
    id_2 <= 1;
  end
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri id_3,
    output wand id_4,
    input wire id_5
    , id_10,
    output logic id_6,
    input supply1 id_7,
    output tri0 id_8
);
  always @(posedge 1 == 1) begin
    case (id_5)
      1: id_8 = 1;
      1 == id_10: id_4 = 1 < id_1;
      default: id_6 <= id_10;
    endcase
  end
  wand id_11;
  assign id_11 = 1'b0;
  assign id_8  = 1'b0;
  module_0(
      id_8, id_4, id_6
  );
endmodule
