

================================================================
== Vivado HLS Report for 'convolution2D'
================================================================
* Date:           Thu Jun 01 12:17:46 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        sobel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.47|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   61|   61|   61|   61|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   60|   60|        20|          -|          -|     3|    no    |
        | + Loop 1.1  |   18|   18|         6|          -|          -|     3|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	3  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: res (5)  [1/1] 0.00ns
:0  %res = alloca i32

ST_1: posx_read (6)  [1/1] 0.00ns
:1  %posx_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %posx)

ST_1: posy_read (7)  [1/1] 0.00ns
:2  %posy_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %posy)

ST_1: StgValue_12 (8)  [1/1] 1.57ns
:3  store i32 0, i32* %res

ST_1: StgValue_13 (9)  [1/1] 1.57ns  loc: sobel_sw.c:37
:4  br label %.loopexit


 <State 2>: 1.62ns
ST_2: j (11)  [1/1] 0.00ns
.loopexit:0  %j = phi i3 [ -1, %0 ], [ %j_4, %.loopexit.loopexit ]

ST_2: exitcond1 (12)  [1/1] 1.62ns  loc: sobel_sw.c:37
.loopexit:1  %exitcond1 = icmp eq i3 %j, 2

ST_2: empty (13)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_2: StgValue_17 (14)  [1/1] 0.00ns  loc: sobel_sw.c:37
.loopexit:3  br i1 %exitcond1, label %2, label %.preheader.preheader

ST_2: j_4 (16)  [1/1] 0.80ns  loc: sobel_sw.c:39
.preheader.preheader:0  %j_4 = add i3 %j, 1

ST_2: j_4_cast (17)  [1/1] 0.00ns  loc: sobel_sw.c:39
.preheader.preheader:1  %j_4_cast = zext i3 %j_4 to i5

ST_2: StgValue_20 (18)  [1/1] 1.57ns  loc: sobel_sw.c:38
.preheader.preheader:2  br label %.preheader

ST_2: res_load (51)  [1/1] 0.00ns  loc: sobel_sw.c:42
:0  %res_load = load i32* %res

ST_2: StgValue_22 (52)  [1/1] 0.00ns  loc: sobel_sw.c:42
:1  ret i32 %res_load


 <State 3>: 6.63ns
ST_3: i (20)  [1/1] 0.00ns
.preheader:0  %i = phi i3 [ %i_6, %1 ], [ -1, %.preheader.preheader ]

ST_3: exitcond (21)  [1/1] 1.62ns  loc: sobel_sw.c:38
.preheader:1  %exitcond = icmp eq i3 %i, 2

ST_3: empty_14 (22)  [1/1] 0.00ns
.preheader:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_3: StgValue_26 (23)  [1/1] 0.00ns  loc: sobel_sw.c:38
.preheader:3  br i1 %exitcond, label %.loopexit.loopexit, label %1

ST_3: tmp_5_cast (26)  [1/1] 0.00ns  loc: sobel_sw.c:39
:1  %tmp_5_cast = sext i3 %i to i10

ST_3: tmp5 (27)  [1/1] 1.84ns  loc: sobel_sw.c:39
:2  %tmp5 = add i10 %posy_read, %tmp_5_cast

ST_3: tmp1 (28)  [1/1] 0.00ns  loc: sobel_sw.c:39
:3  %tmp1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp5, i10 %posx_read)

ST_3: tmp1_cast (29)  [1/1] 0.00ns  loc: sobel_sw.c:39
:4  %tmp1_cast = zext i20 %tmp1 to i22

ST_3: j_cast1 (30)  [1/1] 0.00ns  loc: sobel_sw.c:37
:5  %j_cast1 = sext i3 %j to i22

ST_3: sum (31)  [1/1] 2.08ns  loc: sobel_sw.c:37
:6  %sum = add i22 %j_cast1, %tmp1_cast

ST_3: sum_cast (32)  [1/1] 0.00ns  loc: sobel_sw.c:37
:7  %sum_cast = zext i22 %sum to i32

ST_3: input_addr (33)  [1/1] 0.00ns  loc: sobel_sw.c:39
:8  %input_addr = getelementptr [1048576 x i8]* %input_r, i32 0, i32 %sum_cast

ST_3: input_load (34)  [2/2] 2.71ns  loc: sobel_sw.c:39
:9  %input_load = load i8* %input_addr, align 1

ST_3: i_6 (36)  [1/1] 0.80ns  loc: sobel_sw.c:39
:11  %i_6 = add i3 %i, 1

ST_3: i_6_cast_cast (37)  [1/1] 0.00ns  loc: sobel_sw.c:39
:12  %i_6_cast_cast = zext i3 %i_6 to i5

ST_3: tmp (38)  [1/1] 0.00ns  loc: sobel_sw.c:39
:13  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_6, i2 0)

ST_3: tmp_11 (39)  [1/1] 1.31ns  loc: sobel_sw.c:39
:14  %tmp_11 = sub i5 %tmp, %i_6_cast_cast

ST_3: tmp_12 (40)  [1/1] 1.31ns  loc: sobel_sw.c:39
:15  %tmp_12 = add i5 %tmp_11, %j_4_cast

ST_3: StgValue_41 (49)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 2.71ns
ST_4: input_load (34)  [1/2] 2.71ns  loc: sobel_sw.c:39
:9  %input_load = load i8* %input_addr, align 1

ST_4: tmp_15_cast (41)  [1/1] 0.00ns  loc: sobel_sw.c:39
:16  %tmp_15_cast = zext i5 %tmp_12 to i32

ST_4: operator_addr (42)  [1/1] 0.00ns  loc: sobel_sw.c:39
:17  %operator_addr = getelementptr [9 x i32]* %operator, i32 0, i32 %tmp_15_cast

ST_4: operator_load (43)  [2/2] 2.39ns  loc: sobel_sw.c:39
:18  %operator_load = load i32* %operator_addr, align 4


 <State 5>: 8.47ns
ST_5: tmp_s (35)  [1/1] 0.00ns  loc: sobel_sw.c:39
:10  %tmp_s = zext i8 %input_load to i32

ST_5: operator_load (43)  [1/2] 2.39ns  loc: sobel_sw.c:39
:18  %operator_load = load i32* %operator_addr, align 4

ST_5: tmp_9 (44)  [3/3] 6.08ns  loc: sobel_sw.c:39
:19  %tmp_9 = mul nsw i32 %tmp_s, %operator_load


 <State 6>: 6.08ns
ST_6: tmp_9 (44)  [2/3] 6.08ns  loc: sobel_sw.c:39
:19  %tmp_9 = mul nsw i32 %tmp_s, %operator_load


 <State 7>: 6.08ns
ST_7: tmp_9 (44)  [1/3] 6.08ns  loc: sobel_sw.c:39
:19  %tmp_9 = mul nsw i32 %tmp_s, %operator_load


 <State 8>: 4.01ns
ST_8: res_load_1 (25)  [1/1] 0.00ns  loc: sobel_sw.c:39
:0  %res_load_1 = load i32* %res

ST_8: res_1 (45)  [1/1] 2.44ns  loc: sobel_sw.c:39
:20  %res_1 = add nsw i32 %res_load_1, %tmp_9

ST_8: StgValue_53 (46)  [1/1] 1.57ns  loc: sobel_sw.c:39
:21  store i32 %res_1, i32* %res

ST_8: StgValue_54 (47)  [1/1] 0.00ns  loc: sobel_sw.c:38
:22  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.57ns
The critical path consists of the following:
	'alloca' operation ('res') [5]  (0 ns)
	'store' operation of constant 0 on local variable 'res' [8]  (1.57 ns)

 <State 2>: 1.62ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', sobel_sw.c:39) [11]  (0 ns)
	'icmp' operation ('exitcond1', sobel_sw.c:37) [12]  (1.62 ns)

 <State 3>: 6.63ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sobel_sw.c:39) [20]  (0 ns)
	'add' operation ('tmp5', sobel_sw.c:39) [27]  (1.84 ns)
	'add' operation ('sum', sobel_sw.c:37) [31]  (2.08 ns)
	'getelementptr' operation ('input_addr', sobel_sw.c:39) [33]  (0 ns)
	'load' operation ('input_load', sobel_sw.c:39) on array 'input_r' [34]  (2.71 ns)

 <State 4>: 2.71ns
The critical path consists of the following:
	'load' operation ('input_load', sobel_sw.c:39) on array 'input_r' [34]  (2.71 ns)

 <State 5>: 8.47ns
The critical path consists of the following:
	'load' operation ('operator_load', sobel_sw.c:39) on array 'operator' [43]  (2.39 ns)
	'mul' operation ('tmp_9', sobel_sw.c:39) [44]  (6.08 ns)

 <State 6>: 6.08ns
The critical path consists of the following:
	'mul' operation ('tmp_9', sobel_sw.c:39) [44]  (6.08 ns)

 <State 7>: 6.08ns
The critical path consists of the following:
	'mul' operation ('tmp_9', sobel_sw.c:39) [44]  (6.08 ns)

 <State 8>: 4.01ns
The critical path consists of the following:
	'load' operation ('res_load_1', sobel_sw.c:39) on local variable 'res' [25]  (0 ns)
	'add' operation ('res', sobel_sw.c:39) [45]  (2.44 ns)
	'store' operation (sobel_sw.c:39) of variable 'res', sobel_sw.c:39 on local variable 'res' [46]  (1.57 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
