{
    "BENCHMARKS": {
        "DCT": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/DCT/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "bin2bcd": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/bin2bcd/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "fast_fourier_transform": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/fast_fourier_transform/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "hardware_divider": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/hardware_divider/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "i_clk"
            }
        },
        "ocidec-1": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/ata_ocidec-1/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i"
            }
        },
        "ocidec-2": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/ata_ocidec-2/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "wb_clk_i"
            }
        },
        "simple_pic": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/simple_pic/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "usb1_1_phy": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/usb1_1_phy/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "simon_bit_serial": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/simon_bit_serial/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "cavlc": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/cavlc/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "sha1": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/sha1/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "sha256": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/sha256/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "generic_fifo_dc": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/generic_fifo_dc/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "rd_clk",
                "Clock2": "wr_clk"
            }
        },
        "generic_fifo_dc_gray": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/generic_fifo_dc_gray/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "rd_clk",
                "Clock2": "wr_clk"
            }
        },
        "generic_fifo_lfsr": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/generic_fifo_lfsr/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "generic_fifo_sc_a": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/generic_fifo_sc_a/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "generic_fifo_sc_b": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/generic_fifo_sc_b/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "iir": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs//iir/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "jpeg_qnr": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs//jpeg_qnr/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "counter": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/counter/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_counter"
            }
        },
        "counter_16bit": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/counter_16bit/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "counter120bitx5": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/counter120bitx5/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk1",
                "Clock2": "clk2",
                "Clock3": "clk3",
                "Clock4": "clk4",
                "Clock5": "clk5"
            }
        },
        "shift_reg_8192": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/shift_reg_8192/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "unsigned_mult_80": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/unsigned_mult_80/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "usb2_0": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/usb2_0/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "8bit_vedic_multiplier": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/8bit_vedic_multiplier/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "apbtoaes128": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/apbtoaes128/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "PCLK"
            }
        },
        "binary_to_bcd": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/binary_to_bcd/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_0",
                "Clock2": "clk_1"
            }
        },
        "ca_prng": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/ca_prng/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "cf_cordic": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/cf_cordic/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "cf_fft": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/cf_fft/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "cf_fp_mul": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/cf_fp_mul/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock_c"
            }
        },
        "configurable_crc_core": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/configurable_crc_core/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "crcahb": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/crcahb/rtl/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "HCLK"
            }
        },
        "divider": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/divider/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "double_fpu": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/double_fpu/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "dpll-isdn": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/dpll-isdn/rtl/Sources/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "MainClock"
            }
        },
        "ecg": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/ecg/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "fast_antilog": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/fast_antilog/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "fast_log": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/fast_log/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "fixed_point_arithmetic_parameterized": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/fixed_point_arithmetic_parameterized/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "fpga-median": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/fpga-median/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "gng": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/gng/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "mesi_isc": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/mesi_isc/rtl/src/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "mod3_calc": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/mod3_calc/rtl/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "nlprg": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/nlprg/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "ck"
            }
        },
        "priority_encoder": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/priority_encoder/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "two_dimensional_fast_hartley_transform": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/two_dimensional_fast_hartley_transform/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "sclk"
            }
        },
        "verilog_cordic_core": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/verilog_cordic_core/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "signed_integer_divider": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/signed_integer_divider/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "i_clk"
            }
        },
        "pairing": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/pairing/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "tiny_tate_bilinear_pairing": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/tiny_tate_bilinear_pairing/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "trigonometric_functions_in_double_fpu": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/trigonometric_functions_in_double_fpu/rtl/verilog/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "serial_div_uu": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/serial_div_uu/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk_i"
            }
        },
        "viterb_encoder_and_decoder": {
            "design":"RTL_Benchmark/Verilog/OpenCores_designs/viterb_encoder_and_decoder/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        }
    }
}