// Seed: 527247959
module module_0 (
    output tri0 id_0,
    input id_1,
    input id_2,
    input logic id_3
);
  logic id_4 = 1;
  assign id_0[1'h0] = id_2 - 1;
  type_9(
      1, 1'b0, 1'h0, 1'b0, id_1, id_1
  );
  type_0 id_5 (
      .id_0(1),
      .id_1(1'b0),
      .id_2(1),
      .id_3(1),
      .id_4(id_2),
      .id_5(1'd0)
  );
endmodule
