Analysis & Synthesis report for mips16bits
Wed Jan 18 15:53:33 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "alu16:my_alu|slt_16bits:gatee|substractor_16bits:gate1"
 10. Port Connectivity Checks: "alu16:my_alu|substractor_16bits:gatec|adder:gate2"
 11. Port Connectivity Checks: "alu16:my_alu|substractor_16bits:gatec|xor_16bits:gate1"
 12. Port Connectivity Checks: "alu16:my_alu|adder:gatea|adder_1_bit:fa15_16"
 13. Port Connectivity Checks: "alu16:my_alu|adder:gatea"
 14. Port Connectivity Checks: "alu16:my_alu"
 15. Port Connectivity Checks: "instruction_mem:ins_mem"
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 18 15:53:33 2023      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; mips16bits                                 ;
; Top-level Entity Name              ; mips16bits                                 ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 0                                          ;
;     Total combinational functions  ; 0                                          ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 1                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; mips16bits         ; mips16bits         ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                 ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------+---------+
; sll.v                            ; yes             ; User Verilog HDL File        ; C:/Apparatus/GTU/Year4/CSE331/hw3/src/sll.v                  ;         ;
; xor_16bits.v                     ; yes             ; User Verilog HDL File        ; C:/Apparatus/GTU/Year4/CSE331/hw3/src/xor_16bits.v           ;         ;
; mux8x1_16bits.v                  ; yes             ; User Verilog HDL File        ; C:/Apparatus/GTU/Year4/CSE331/hw3/src/mux8x1_16bits.v        ;         ;
; mux4x1_16bits.v                  ; yes             ; User Verilog HDL File        ; C:/Apparatus/GTU/Year4/CSE331/hw3/src/mux4x1_16bits.v        ;         ;
; mux2x1_16bits.v                  ; yes             ; User Verilog HDL File        ; C:/Apparatus/GTU/Year4/CSE331/hw3/src/mux2x1_16bits.v        ;         ;
; data_mem.v                       ; yes             ; User Verilog HDL File        ; C:/Apparatus/GTU/Year4/CSE331/hw3/src/data_mem.v             ;         ;
; alu16.v                          ; yes             ; User Verilog HDL File        ; C:/Apparatus/GTU/Year4/CSE331/hw3/src/alu16.v                ;         ;
; substractor_16bits.v             ; yes             ; User Verilog HDL File        ; C:/Apparatus/GTU/Year4/CSE331/hw3/src/substractor_16bits.v   ;         ;
; or_16bits.v                      ; yes             ; User Verilog HDL File        ; C:/Apparatus/GTU/Year4/CSE331/hw3/src/or_16bits.v            ;         ;
; and_16bits.v                     ; yes             ; User Verilog HDL File        ; C:/Apparatus/GTU/Year4/CSE331/hw3/src/and_16bits.v           ;         ;
; slt_16bits.v                     ; yes             ; User Verilog HDL File        ; C:/Apparatus/GTU/Year4/CSE331/hw3/src/slt_16bits.v           ;         ;
; alucontrol.v                     ; yes             ; User Verilog HDL File        ; C:/Apparatus/GTU/Year4/CSE331/hw3/src/alucontrol.v           ;         ;
; register.v                       ; yes             ; User Verilog HDL File        ; C:/Apparatus/GTU/Year4/CSE331/hw3/src/register.v             ;         ;
; instruction_mem.v                ; yes             ; User Verilog HDL File        ; C:/Apparatus/GTU/Year4/CSE331/hw3/src/instruction_mem.v      ;         ;
; mips16bits.v                     ; yes             ; User Verilog HDL File        ; C:/Apparatus/GTU/Year4/CSE331/hw3/src/mips16bits.v           ;         ;
; next_program_counter.v           ; yes             ; User Verilog HDL File        ; C:/Apparatus/GTU/Year4/CSE331/hw3/src/next_program_counter.v ;         ;
; controller.v                     ; yes             ; User Verilog HDL File        ; C:/Apparatus/GTU/Year4/CSE331/hw3/src/controller.v           ;         ;
; adder_1_bit.v                    ; yes             ; User Verilog HDL File        ; C:/Apparatus/GTU/Year4/CSE331/hw3/src/adder_1_bit.v          ;         ;
; adder.v                          ; yes             ; User Verilog HDL File        ; C:/Apparatus/GTU/Year4/CSE331/hw3/src/adder.v                ;         ;
; srl.v                            ; yes             ; Auto-Found Verilog HDL File  ; C:/Apparatus/GTU/Year4/CSE331/hw3/src/srl.v                  ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 1     ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 1     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |mips16bits                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |mips16bits         ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu16:my_alu|slt_16bits:gatee|substractor_16bits:gate1"                                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; result[14..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu16:my_alu|substractor_16bits:gatec|adder:gate2" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; c_in ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu16:my_alu|substractor_16bits:gatec|xor_16bits:gate1" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; B    ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu16:my_alu|adder:gatea|adder_1_bit:fa15_16"                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; c_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "alu16:my_alu|adder:gatea" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; c_in ; Input ; Info     ; Stuck at GND               ;
+------+-------+----------+----------------------------+


+------------------------------------------+
; Port Connectivity Checks: "alu16:my_alu" ;
+-------+-------+----------+---------------+
; Port  ; Type  ; Severity ; Details       ;
+-------+-------+----------+---------------+
; reset ; Input ; Info     ; Stuck at GND  ;
+-------+-------+----------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instruction_mem:ins_mem"                                                                                 ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; instruction_to_give[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Jan 18 15:53:31 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mips16bits -c mips16bits
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file testbench_sw.v
    Info (12023): Found entity 1: testbench_sw
Info (12021): Found 1 design units, including 1 entities, in source file testbench_slti.v
    Info (12023): Found entity 1: testbench_slti
Info (12021): Found 1 design units, including 1 entities, in source file testbench_ori.v
    Info (12023): Found entity 1: testbench_ori
Info (12021): Found 1 design units, including 1 entities, in source file testbench_lw.v
    Info (12023): Found entity 1: testbench_lw
Info (12021): Found 1 design units, including 1 entities, in source file testbench_bne.v
    Info (12023): Found entity 1: testbench_bne
Info (12021): Found 1 design units, including 1 entities, in source file testbench_beq.v
    Info (12023): Found entity 1: testbench_beq
Info (12021): Found 1 design units, including 1 entities, in source file testbench_andi.v
    Info (12023): Found entity 1: testbench_andi
Info (12021): Found 1 design units, including 1 entities, in source file testbench_slt.v
    Info (12023): Found entity 1: testbench_slt
Info (12021): Found 1 design units, including 1 entities, in source file testbench_sub.v
    Info (12023): Found entity 1: testbench_sub
Info (12021): Found 1 design units, including 1 entities, in source file testbench_and.v
    Info (12023): Found entity 1: testbench_and
Info (12021): Found 1 design units, including 1 entities, in source file testbench_or.v
    Info (12023): Found entity 1: testbench_or
Info (12021): Found 1 design units, including 1 entities, in source file testbench_sll.v
    Info (12023): Found entity 1: testbench_sll
Info (12021): Found 1 design units, including 1 entities, in source file testbench_srl.v
    Info (12023): Found entity 1: testbench_srl
Info (12021): Found 1 design units, including 1 entities, in source file testbench_addi.v
    Info (12023): Found entity 1: testbench_addi
Info (12021): Found 1 design units, including 1 entities, in source file testbench_add.v
    Info (12023): Found entity 1: testbench_add
Info (12021): Found 1 design units, including 1 entities, in source file sll.v
    Info (12023): Found entity 1: sll
Info (12021): Found 1 design units, including 1 entities, in source file mux2x1_1bit.v
    Info (12023): Found entity 1: mux2x1_1bit
Info (12021): Found 1 design units, including 1 entities, in source file xor_16bits.v
    Info (12023): Found entity 1: xor_16bits
Info (12021): Found 1 design units, including 1 entities, in source file shiftright_16bits.v
    Info (12023): Found entity 1: shiftright_16bits
Info (12021): Found 1 design units, including 1 entities, in source file shiftleft_16bits.v
    Info (12023): Found entity 1: shiftleft_16bits
Info (12021): Found 1 design units, including 1 entities, in source file testbench_shiftleft_16bits.v
    Info (12023): Found entity 1: testbench_shiftleft_16bits
Info (12021): Found 1 design units, including 1 entities, in source file testbench_shiftright_16bits.v
    Info (12023): Found entity 1: testbench_shiftright_16bits
Info (12021): Found 1 design units, including 1 entities, in source file mux8x1_16bits.v
    Info (12023): Found entity 1: mux8x1_16bits
Info (12021): Found 1 design units, including 1 entities, in source file mux4x1_16bits.v
    Info (12023): Found entity 1: mux4x1_16bits
Info (12021): Found 1 design units, including 1 entities, in source file mux2x1_16bits.v
    Info (12023): Found entity 1: mux2x1_16bits
Info (12021): Found 1 design units, including 1 entities, in source file testbench_mips16bits.v
    Info (12023): Found entity 1: testbench_mips16bits
Info (12021): Found 1 design units, including 1 entities, in source file testbench_extend6_to_16bits.v
    Info (12023): Found entity 1: testbench_extend6_to_16bits
Info (12021): Found 1 design units, including 1 entities, in source file extend6_to_16bits.v
    Info (12023): Found entity 1: extend6_to_16bits
Info (12021): Found 1 design units, including 1 entities, in source file data_mem.v
    Info (12023): Found entity 1: data_mem
Info (12021): Found 1 design units, including 1 entities, in source file testbench_data_mem.v
    Info (12023): Found entity 1: testbench_data_mem
Info (12021): Found 1 design units, including 1 entities, in source file alu16.v
    Info (12023): Found entity 1: alu16
Info (12021): Found 1 design units, including 1 entities, in source file substractor_16bits.v
    Info (12023): Found entity 1: substractor_16bits
Info (12021): Found 1 design units, including 1 entities, in source file or_16bits.v
    Info (12023): Found entity 1: or_16bits
Info (12021): Found 1 design units, including 1 entities, in source file and_16bits.v
    Info (12023): Found entity 1: and_16bits
Info (12021): Found 1 design units, including 1 entities, in source file testbench_alu16.v
    Info (12023): Found entity 1: testbench_alu16
Info (12021): Found 1 design units, including 1 entities, in source file slt_16bits.v
    Info (12023): Found entity 1: slt_16bits
Info (12021): Found 1 design units, including 1 entities, in source file testbench_alucontrol.v
    Info (12023): Found entity 1: testbench_aluocontrol
Info (12021): Found 1 design units, including 1 entities, in source file alucontrol.v
    Info (12023): Found entity 1: alucontrol
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file testbench_register.v
    Info (12023): Found entity 1: testbench_register
Info (12021): Found 1 design units, including 1 entities, in source file instruction_mem.v
    Info (12023): Found entity 1: instruction_mem
Info (12021): Found 1 design units, including 1 entities, in source file testbench_instruction_mem.v
    Info (12023): Found entity 1: testbench_instruction_mem
Info (12021): Found 1 design units, including 1 entities, in source file mips16bits.v
    Info (12023): Found entity 1: mips16bits
Info (12021): Found 1 design units, including 1 entities, in source file testbench_next_program_counter.v
    Info (12023): Found entity 1: testbench_next_program
Info (12021): Found 1 design units, including 1 entities, in source file next_program_counter.v
    Info (12023): Found entity 1: next_program_counter
Info (12021): Found 1 design units, including 1 entities, in source file testbench_control.v
    Info (12023): Found entity 1: testbench_control
Info (12021): Found 1 design units, including 1 entities, in source file testbench_adder_1_bit.v
    Info (12023): Found entity 1: testbench_adder_1_bit
Info (12021): Found 1 design units, including 1 entities, in source file testbench_adder.v
    Info (12023): Found entity 1: testbench_adder
Info (12021): Found 3 design units, including 3 entities, in source file incrementer.v
    Info (12023): Found entity 1: incrementer
    Info (12023): Found entity 2: mux2x1_8bits
    Info (12023): Found entity 3: adder_8bits
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller
Info (12021): Found 2 design units, including 2 entities, in source file adder_4bit_behavioral.v
    Info (12023): Found entity 1: adder_4bit_behavioral
    Info (12023): Found entity 2: tb_adder_4bit_behav
Info (12021): Found 1 design units, including 1 entities, in source file adder_1_bit.v
    Info (12023): Found entity 1: adder_1_bit
Info (12021): Found 1 design units, including 1 entities, in source file adder.v
    Info (12023): Found entity 1: adder
Info (12127): Elaborating entity "mips16bits" for the top level hierarchy
Info (12128): Elaborating entity "next_program_counter" for hierarchy "next_program_counter:my_next_program_counter"
Info (12128): Elaborating entity "instruction_mem" for hierarchy "instruction_mem:ins_mem"
Warning (10858): Verilog HDL warning at instruction_mem.v(2): object mem used but never assigned
Info (12128): Elaborating entity "controller" for hierarchy "controller:my_control"
Info (12128): Elaborating entity "register" for hierarchy "register:my_register"
Info (12128): Elaborating entity "alucontrol" for hierarchy "alucontrol:my_alucontrol"
Info (12128): Elaborating entity "alu16" for hierarchy "alu16:my_alu"
Info (12128): Elaborating entity "adder" for hierarchy "alu16:my_alu|adder:gatea"
Info (12128): Elaborating entity "adder_1_bit" for hierarchy "alu16:my_alu|adder:gatea|adder_1_bit:fa0_1"
Info (12128): Elaborating entity "sll" for hierarchy "alu16:my_alu|sll:gateb"
Info (12128): Elaborating entity "substractor_16bits" for hierarchy "alu16:my_alu|substractor_16bits:gatec"
Info (12128): Elaborating entity "xor_16bits" for hierarchy "alu16:my_alu|substractor_16bits:gatec|xor_16bits:gate1"
Info (12128): Elaborating entity "slt_16bits" for hierarchy "alu16:my_alu|slt_16bits:gatee"
Warning (12125): Using design file srl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: srl
Info (12128): Elaborating entity "srl" for hierarchy "alu16:my_alu|srl:gatef"
Info (12128): Elaborating entity "and_16bits" for hierarchy "alu16:my_alu|and_16bits:gateg"
Info (12128): Elaborating entity "or_16bits" for hierarchy "alu16:my_alu|or_16bits:gateh"
Info (12128): Elaborating entity "mux8x1_16bits" for hierarchy "alu16:my_alu|mux8x1_16bits:gatei"
Info (12128): Elaborating entity "mux4x1_16bits" for hierarchy "alu16:my_alu|mux8x1_16bits:gatei|mux4x1_16bits:g0"
Info (12128): Elaborating entity "mux2x1_16bits" for hierarchy "alu16:my_alu|mux8x1_16bits:gatei|mux4x1_16bits:g0|mux2x1_16bits:mux1"
Info (12128): Elaborating entity "data_mem" for hierarchy "data_mem:my_data_mem"
Warning (10235): Verilog HDL Always Construct warning at data_mem.v(11): variable "MemRead" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at data_mem.v(12): variable "address" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at data_mem.v(10): inferring latch(es) for variable "readed_data", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "readed_data[0]" at data_mem.v(11)
Info (10041): Inferred latch for "readed_data[1]" at data_mem.v(11)
Info (10041): Inferred latch for "readed_data[2]" at data_mem.v(11)
Info (10041): Inferred latch for "readed_data[3]" at data_mem.v(11)
Info (10041): Inferred latch for "readed_data[4]" at data_mem.v(11)
Info (10041): Inferred latch for "readed_data[5]" at data_mem.v(11)
Info (10041): Inferred latch for "readed_data[6]" at data_mem.v(11)
Info (10041): Inferred latch for "readed_data[7]" at data_mem.v(11)
Info (10041): Inferred latch for "readed_data[8]" at data_mem.v(11)
Info (10041): Inferred latch for "readed_data[9]" at data_mem.v(11)
Info (10041): Inferred latch for "readed_data[10]" at data_mem.v(11)
Info (10041): Inferred latch for "readed_data[11]" at data_mem.v(11)
Info (10041): Inferred latch for "readed_data[12]" at data_mem.v(11)
Info (10041): Inferred latch for "readed_data[13]" at data_mem.v(11)
Info (10041): Inferred latch for "readed_data[14]" at data_mem.v(11)
Info (10041): Inferred latch for "readed_data[15]" at data_mem.v(11)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock"
Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4628 megabytes
    Info: Processing ended: Wed Jan 18 15:53:33 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


