set moduleName Block_codeRepl320123_proc
set isTopModule 0
set isTaskLevelControl 1
set isCombinational 0
set isDatapathOnly 0
set isFreeRunPipelineModule 0
set isPipelined 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 1
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set C_modelName {Block_codeRepl320123_proc}
set C_modelType { int 2520 }
set C_modelArgList {
	{ link_in_0_V int 128 regular {pointer 0}  }
	{ link_in_1_V int 128 regular {pointer 0}  }
	{ link_in_2_V int 128 regular {pointer 0}  }
	{ link_in_3_V int 128 regular {pointer 0}  }
	{ link_in_4_V int 128 regular {pointer 0}  }
	{ link_in_5_V int 128 regular {pointer 0}  }
	{ link_in_6_V int 128 regular {pointer 0}  }
	{ link_in_7_V int 128 regular {pointer 0}  }
	{ link_in_8_V int 128 regular {pointer 0}  }
	{ link_in_9_V int 128 regular {pointer 0}  }
	{ link_in_10_V int 128 regular {pointer 0}  }
	{ link_in_11_V int 128 regular {pointer 0}  }
	{ link_in_12_V int 128 regular {pointer 0}  }
	{ link_in_13_V int 128 regular {pointer 0}  }
	{ link_in_14_V int 128 regular {pointer 0}  }
	{ link_in_15_V int 128 regular {pointer 0}  }
	{ link_in_16_V int 128 regular {pointer 0}  }
	{ link_in_17_V int 128 regular {pointer 0}  }
	{ link_in_18_V int 128 regular {pointer 0}  }
	{ link_in_19_V int 128 regular {pointer 0}  }
	{ link_in_20_V int 128 regular {pointer 0}  }
	{ link_in_21_V int 128 regular {pointer 0}  }
	{ link_in_22_V int 128 regular {pointer 0}  }
	{ link_in_23_V int 128 regular {pointer 0}  }
	{ link_in_24_V int 128 regular {pointer 0}  }
	{ link_in_25_V int 128 regular {pointer 0}  }
	{ link_in_26_V int 128 regular {pointer 0}  }
	{ link_in_27_V int 128 regular {pointer 0}  }
	{ link_in_28_V int 128 regular {pointer 0}  }
	{ link_in_29_V int 128 regular {pointer 0}  }
	{ link_in_30_V int 128 regular {pointer 0}  }
	{ link_in_31_V int 128 regular {pointer 0}  }
	{ link_in_32_V int 128 regular {pointer 0}  }
	{ link_in_33_V int 128 regular {pointer 0}  }
	{ link_in_34_V int 128 regular {pointer 0}  }
	{ link_in_35_V int 128 regular {pointer 0}  }
}
set C_modelArgMapList {[ 
	{ "Name" : "link_in_0_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_1_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_2_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_3_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_4_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_5_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_6_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_7_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_8_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_9_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_10_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_11_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_12_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_13_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_14_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_15_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_16_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_17_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_18_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_19_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_20_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_21_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_22_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_23_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_24_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_25_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_26_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_27_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_28_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_29_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_30_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_31_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_32_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_33_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_34_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "link_in_35_V", "interface" : "wire", "bitwidth" : 128, "direction" : "READONLY"} , 
 	{ "Name" : "ap_return", "interface" : "wire", "bitwidth" : 2520} ]}
# RTL Port declarations: 
set portNum 44
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_continue sc_in sc_logic 1 continue -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ link_in_0_V sc_in sc_lv 128 signal 0 } 
	{ link_in_1_V sc_in sc_lv 128 signal 1 } 
	{ link_in_2_V sc_in sc_lv 128 signal 2 } 
	{ link_in_3_V sc_in sc_lv 128 signal 3 } 
	{ link_in_4_V sc_in sc_lv 128 signal 4 } 
	{ link_in_5_V sc_in sc_lv 128 signal 5 } 
	{ link_in_6_V sc_in sc_lv 128 signal 6 } 
	{ link_in_7_V sc_in sc_lv 128 signal 7 } 
	{ link_in_8_V sc_in sc_lv 128 signal 8 } 
	{ link_in_9_V sc_in sc_lv 128 signal 9 } 
	{ link_in_10_V sc_in sc_lv 128 signal 10 } 
	{ link_in_11_V sc_in sc_lv 128 signal 11 } 
	{ link_in_12_V sc_in sc_lv 128 signal 12 } 
	{ link_in_13_V sc_in sc_lv 128 signal 13 } 
	{ link_in_14_V sc_in sc_lv 128 signal 14 } 
	{ link_in_15_V sc_in sc_lv 128 signal 15 } 
	{ link_in_16_V sc_in sc_lv 128 signal 16 } 
	{ link_in_17_V sc_in sc_lv 128 signal 17 } 
	{ link_in_18_V sc_in sc_lv 128 signal 18 } 
	{ link_in_19_V sc_in sc_lv 128 signal 19 } 
	{ link_in_20_V sc_in sc_lv 128 signal 20 } 
	{ link_in_21_V sc_in sc_lv 128 signal 21 } 
	{ link_in_22_V sc_in sc_lv 128 signal 22 } 
	{ link_in_23_V sc_in sc_lv 128 signal 23 } 
	{ link_in_24_V sc_in sc_lv 128 signal 24 } 
	{ link_in_25_V sc_in sc_lv 128 signal 25 } 
	{ link_in_26_V sc_in sc_lv 128 signal 26 } 
	{ link_in_27_V sc_in sc_lv 128 signal 27 } 
	{ link_in_28_V sc_in sc_lv 128 signal 28 } 
	{ link_in_29_V sc_in sc_lv 128 signal 29 } 
	{ link_in_30_V sc_in sc_lv 128 signal 30 } 
	{ link_in_31_V sc_in sc_lv 128 signal 31 } 
	{ link_in_32_V sc_in sc_lv 128 signal 32 } 
	{ link_in_33_V sc_in sc_lv 128 signal 33 } 
	{ link_in_34_V sc_in sc_lv 128 signal 34 } 
	{ link_in_35_V sc_in sc_lv 128 signal 35 } 
	{ ap_return sc_out sc_lv 2520 signal -1 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_continue", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "continue", "bundle":{"name": "ap_continue", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "link_in_0_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_0_V", "role": "default" }} , 
 	{ "name": "link_in_1_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_1_V", "role": "default" }} , 
 	{ "name": "link_in_2_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_2_V", "role": "default" }} , 
 	{ "name": "link_in_3_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_3_V", "role": "default" }} , 
 	{ "name": "link_in_4_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_4_V", "role": "default" }} , 
 	{ "name": "link_in_5_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_5_V", "role": "default" }} , 
 	{ "name": "link_in_6_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_6_V", "role": "default" }} , 
 	{ "name": "link_in_7_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_7_V", "role": "default" }} , 
 	{ "name": "link_in_8_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_8_V", "role": "default" }} , 
 	{ "name": "link_in_9_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_9_V", "role": "default" }} , 
 	{ "name": "link_in_10_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_10_V", "role": "default" }} , 
 	{ "name": "link_in_11_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_11_V", "role": "default" }} , 
 	{ "name": "link_in_12_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_12_V", "role": "default" }} , 
 	{ "name": "link_in_13_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_13_V", "role": "default" }} , 
 	{ "name": "link_in_14_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_14_V", "role": "default" }} , 
 	{ "name": "link_in_15_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_15_V", "role": "default" }} , 
 	{ "name": "link_in_16_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_16_V", "role": "default" }} , 
 	{ "name": "link_in_17_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_17_V", "role": "default" }} , 
 	{ "name": "link_in_18_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_18_V", "role": "default" }} , 
 	{ "name": "link_in_19_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_19_V", "role": "default" }} , 
 	{ "name": "link_in_20_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_20_V", "role": "default" }} , 
 	{ "name": "link_in_21_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_21_V", "role": "default" }} , 
 	{ "name": "link_in_22_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_22_V", "role": "default" }} , 
 	{ "name": "link_in_23_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_23_V", "role": "default" }} , 
 	{ "name": "link_in_24_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_24_V", "role": "default" }} , 
 	{ "name": "link_in_25_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_25_V", "role": "default" }} , 
 	{ "name": "link_in_26_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_26_V", "role": "default" }} , 
 	{ "name": "link_in_27_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_27_V", "role": "default" }} , 
 	{ "name": "link_in_28_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_28_V", "role": "default" }} , 
 	{ "name": "link_in_29_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_29_V", "role": "default" }} , 
 	{ "name": "link_in_30_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_30_V", "role": "default" }} , 
 	{ "name": "link_in_31_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_31_V", "role": "default" }} , 
 	{ "name": "link_in_32_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_32_V", "role": "default" }} , 
 	{ "name": "link_in_33_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_33_V", "role": "default" }} , 
 	{ "name": "link_in_34_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_34_V", "role": "default" }} , 
 	{ "name": "link_in_35_V", "direction": "in", "datatype": "sc_lv", "bitwidth":128, "type": "signal", "bundle":{"name": "link_in_35_V", "role": "default" }} , 
 	{ "name": "ap_return", "direction": "out", "datatype": "sc_lv", "bitwidth":2520, "type": "signal", "bundle":{"name": "ap_return", "role": "default" }}  ]}

set RtlHierarchyInfo {[
	{"ID" : "0", "Level" : "0", "Path" : "`AUTOTB_DUT_INST", "Parent" : "",
		"CDFG" : "Block_codeRepl320123_proc",
		"Protocol" : "ap_ctrl_hs",
		"ControlExist" : "1", "ap_start" : "1", "ap_ready" : "1", "ap_done" : "1", "ap_continue" : "1", "ap_idle" : "1",
		"Pipeline" : "None", "UnalignedPipeline" : "0", "RewindPipeline" : "0", "ProcessNetwork" : "0",
		"II" : "1",
		"VariableLatency" : "0", "ExactLatency" : "0", "EstimateLatencyMin" : "0", "EstimateLatencyMax" : "0",
		"Combinational" : "0",
		"Datapath" : "0",
		"ClockEnable" : "0",
		"HasSubDataflow" : "0",
		"InDataflowNetwork" : "1",
		"HasNonBlockingOperation" : "0",
		"Port" : [
			{"Name" : "link_in_0_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_1_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_2_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_3_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_4_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_5_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_6_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_7_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_8_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_9_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_10_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_11_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_12_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_13_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_14_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_15_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_16_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_17_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_18_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_19_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_20_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_21_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_22_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_23_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_24_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_25_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_26_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_27_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_28_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_29_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_30_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_31_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_32_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_33_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_34_V", "Type" : "None", "Direction" : "I"},
			{"Name" : "link_in_35_V", "Type" : "None", "Direction" : "I"}]}]}


set ArgLastReadFirstWriteLatency {
	Block_codeRepl320123_proc {
		link_in_0_V {Type I LastRead 0 FirstWrite -1}
		link_in_1_V {Type I LastRead 0 FirstWrite -1}
		link_in_2_V {Type I LastRead 0 FirstWrite -1}
		link_in_3_V {Type I LastRead 0 FirstWrite -1}
		link_in_4_V {Type I LastRead 0 FirstWrite -1}
		link_in_5_V {Type I LastRead 0 FirstWrite -1}
		link_in_6_V {Type I LastRead 0 FirstWrite -1}
		link_in_7_V {Type I LastRead 0 FirstWrite -1}
		link_in_8_V {Type I LastRead 0 FirstWrite -1}
		link_in_9_V {Type I LastRead 0 FirstWrite -1}
		link_in_10_V {Type I LastRead 0 FirstWrite -1}
		link_in_11_V {Type I LastRead 0 FirstWrite -1}
		link_in_12_V {Type I LastRead 0 FirstWrite -1}
		link_in_13_V {Type I LastRead 0 FirstWrite -1}
		link_in_14_V {Type I LastRead 0 FirstWrite -1}
		link_in_15_V {Type I LastRead 0 FirstWrite -1}
		link_in_16_V {Type I LastRead 0 FirstWrite -1}
		link_in_17_V {Type I LastRead 0 FirstWrite -1}
		link_in_18_V {Type I LastRead 0 FirstWrite -1}
		link_in_19_V {Type I LastRead 0 FirstWrite -1}
		link_in_20_V {Type I LastRead 0 FirstWrite -1}
		link_in_21_V {Type I LastRead 0 FirstWrite -1}
		link_in_22_V {Type I LastRead 0 FirstWrite -1}
		link_in_23_V {Type I LastRead 0 FirstWrite -1}
		link_in_24_V {Type I LastRead 0 FirstWrite -1}
		link_in_25_V {Type I LastRead 0 FirstWrite -1}
		link_in_26_V {Type I LastRead 0 FirstWrite -1}
		link_in_27_V {Type I LastRead 0 FirstWrite -1}
		link_in_28_V {Type I LastRead 0 FirstWrite -1}
		link_in_29_V {Type I LastRead 0 FirstWrite -1}
		link_in_30_V {Type I LastRead 0 FirstWrite -1}
		link_in_31_V {Type I LastRead 0 FirstWrite -1}
		link_in_32_V {Type I LastRead 0 FirstWrite -1}
		link_in_33_V {Type I LastRead 0 FirstWrite -1}
		link_in_34_V {Type I LastRead 0 FirstWrite -1}
		link_in_35_V {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "0", "Max" : "0"}
	, {"Name" : "Interval", "Min" : "0", "Max" : "0"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	link_in_0_V { ap_none {  { link_in_0_V in_data 0 128 } } }
	link_in_1_V { ap_none {  { link_in_1_V in_data 0 128 } } }
	link_in_2_V { ap_none {  { link_in_2_V in_data 0 128 } } }
	link_in_3_V { ap_none {  { link_in_3_V in_data 0 128 } } }
	link_in_4_V { ap_none {  { link_in_4_V in_data 0 128 } } }
	link_in_5_V { ap_none {  { link_in_5_V in_data 0 128 } } }
	link_in_6_V { ap_none {  { link_in_6_V in_data 0 128 } } }
	link_in_7_V { ap_none {  { link_in_7_V in_data 0 128 } } }
	link_in_8_V { ap_none {  { link_in_8_V in_data 0 128 } } }
	link_in_9_V { ap_none {  { link_in_9_V in_data 0 128 } } }
	link_in_10_V { ap_none {  { link_in_10_V in_data 0 128 } } }
	link_in_11_V { ap_none {  { link_in_11_V in_data 0 128 } } }
	link_in_12_V { ap_none {  { link_in_12_V in_data 0 128 } } }
	link_in_13_V { ap_none {  { link_in_13_V in_data 0 128 } } }
	link_in_14_V { ap_none {  { link_in_14_V in_data 0 128 } } }
	link_in_15_V { ap_none {  { link_in_15_V in_data 0 128 } } }
	link_in_16_V { ap_none {  { link_in_16_V in_data 0 128 } } }
	link_in_17_V { ap_none {  { link_in_17_V in_data 0 128 } } }
	link_in_18_V { ap_none {  { link_in_18_V in_data 0 128 } } }
	link_in_19_V { ap_none {  { link_in_19_V in_data 0 128 } } }
	link_in_20_V { ap_none {  { link_in_20_V in_data 0 128 } } }
	link_in_21_V { ap_none {  { link_in_21_V in_data 0 128 } } }
	link_in_22_V { ap_none {  { link_in_22_V in_data 0 128 } } }
	link_in_23_V { ap_none {  { link_in_23_V in_data 0 128 } } }
	link_in_24_V { ap_none {  { link_in_24_V in_data 0 128 } } }
	link_in_25_V { ap_none {  { link_in_25_V in_data 0 128 } } }
	link_in_26_V { ap_none {  { link_in_26_V in_data 0 128 } } }
	link_in_27_V { ap_none {  { link_in_27_V in_data 0 128 } } }
	link_in_28_V { ap_none {  { link_in_28_V in_data 0 128 } } }
	link_in_29_V { ap_none {  { link_in_29_V in_data 0 128 } } }
	link_in_30_V { ap_none {  { link_in_30_V in_data 0 128 } } }
	link_in_31_V { ap_none {  { link_in_31_V in_data 0 128 } } }
	link_in_32_V { ap_none {  { link_in_32_V in_data 0 128 } } }
	link_in_33_V { ap_none {  { link_in_33_V in_data 0 128 } } }
	link_in_34_V { ap_none {  { link_in_34_V in_data 0 128 } } }
	link_in_35_V { ap_none {  { link_in_35_V in_data 0 128 } } }
}
