// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "Vrvfpgasim__Syms.h"


//======================

void Vrvfpgasim::trace(VerilatedVcdC* tfp, int, int) {
    tfp->spTrace()->addInitCb(&traceInit, __VlSymsp);
    traceRegister(tfp->spTrace());
}

void Vrvfpgasim::traceInit(void* userp, VerilatedVcd* tracep, uint32_t code) {
    // Callback from tracep->open()
    Vrvfpgasim__Syms* __restrict vlSymsp = static_cast<Vrvfpgasim__Syms*>(userp);
    if (!Verilated::calcUnusedSigs()) {
        VL_FATAL_MT(__FILE__, __LINE__, __FILE__,
                        "Turning on wave traces requires Verilated::traceEverOn(true) call before time 0.");
    }
    vlSymsp->__Vm_baseCode = code;
    tracep->module(vlSymsp->name());
    tracep->scopeEscape(' ');
    Vrvfpgasim::traceInitTop(vlSymsp, tracep);
    tracep->scopeEscape('.');
}

//======================


void Vrvfpgasim::traceInitTop(void* userp, VerilatedVcd* tracep) {
    Vrvfpgasim__Syms* __restrict vlSymsp = static_cast<Vrvfpgasim__Syms*>(userp);
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceInitSub0(userp, tracep);
        vlTOPp->traceInitSub1(userp, tracep);
        vlTOPp->traceInitSub2(userp, tracep);
        vlTOPp->traceInitSub3(userp, tracep);
    }
}

void Vrvfpgasim::traceInitSub0(void* userp, VerilatedVcd* tracep) {
    Vrvfpgasim__Syms* __restrict vlSymsp = static_cast<Vrvfpgasim__Syms*>(userp);
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+10743,"clk", false,-1);
        tracep->declBit(c+10744,"rst", false,-1);
        tracep->declBit(c+10745,"i_jtag_tck", false,-1);
        tracep->declBit(c+10746,"i_jtag_tms", false,-1);
        tracep->declBit(c+10747,"i_jtag_tdi", false,-1);
        tracep->declBit(c+10748,"i_jtag_trst_n", false,-1);
        tracep->declBit(c+10749,"o_jtag_tdo", false,-1);
        tracep->declBit(c+10750,"o_uart_tx", false,-1);
        tracep->declBit(c+10751,"o_gpio", false,-1);
        tracep->declBus(c+10933,"rvfpgasim bootrom_file", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim clk", false,-1);
        tracep->declBit(c+10744,"rvfpgasim rst", false,-1);
        tracep->declBit(c+10745,"rvfpgasim i_jtag_tck", false,-1);
        tracep->declBit(c+10746,"rvfpgasim i_jtag_tms", false,-1);
        tracep->declBit(c+10747,"rvfpgasim i_jtag_tdi", false,-1);
        tracep->declBit(c+10748,"rvfpgasim i_jtag_trst_n", false,-1);
        tracep->declBit(c+10752,"rvfpgasim o_jtag_tdo", false,-1);
        tracep->declBit(c+10934,"rvfpgasim o_uart_tx", false,-1);
        tracep->declBit(c+10935,"rvfpgasim o_gpio", false,-1);
        tracep->declBus(c+10936,"rvfpgasim RAM_SIZE", false,-1, 31,0);
        tracep->declArray(c+1,"rvfpgasim ram_init_file", false,-1, 1023,0);
        tracep->declArray(c+33,"rvfpgasim rom_init_file", false,-1, 1023,0);
        tracep->declBus(c+10937,"rvfpgasim i_sw", false,-1, 15,0);
        tracep->declBus(c+10938,"rvfpgasim gpio_out", false,-1, 15,0);
        tracep->declBus(c+10938,"rvfpgasim gpio_out2", false,-1, 15,0);
        tracep->declBus(c+140,"rvfpgasim ram_awid", false,-1, 5,0);
        tracep->declBus(c+141,"rvfpgasim ram_awaddr", false,-1, 31,0);
        tracep->declBus(c+142,"rvfpgasim ram_awlen", false,-1, 7,0);
        tracep->declBus(c+143,"rvfpgasim ram_awsize", false,-1, 2,0);
        tracep->declBus(c+144,"rvfpgasim ram_awburst", false,-1, 1,0);
        tracep->declBit(c+145,"rvfpgasim ram_awlock", false,-1);
        tracep->declBus(c+146,"rvfpgasim ram_awcache", false,-1, 3,0);
        tracep->declBus(c+147,"rvfpgasim ram_awprot", false,-1, 2,0);
        tracep->declBus(c+148,"rvfpgasim ram_awregion", false,-1, 3,0);
        tracep->declBus(c+149,"rvfpgasim ram_awqos", false,-1, 3,0);
        tracep->declBit(c+150,"rvfpgasim ram_awvalid", false,-1);
        tracep->declBit(c+9704,"rvfpgasim ram_awready", false,-1);
        tracep->declBus(c+151,"rvfpgasim ram_arid", false,-1, 5,0);
        tracep->declBus(c+152,"rvfpgasim ram_araddr", false,-1, 31,0);
        tracep->declBus(c+153,"rvfpgasim ram_arlen", false,-1, 7,0);
        tracep->declBus(c+154,"rvfpgasim ram_arsize", false,-1, 2,0);
        tracep->declBus(c+155,"rvfpgasim ram_arburst", false,-1, 1,0);
        tracep->declBit(c+156,"rvfpgasim ram_arlock", false,-1);
        tracep->declBus(c+157,"rvfpgasim ram_arcache", false,-1, 3,0);
        tracep->declBus(c+158,"rvfpgasim ram_arprot", false,-1, 2,0);
        tracep->declBus(c+159,"rvfpgasim ram_arregion", false,-1, 3,0);
        tracep->declBus(c+160,"rvfpgasim ram_arqos", false,-1, 3,0);
        tracep->declBit(c+161,"rvfpgasim ram_arvalid", false,-1);
        tracep->declBit(c+9705,"rvfpgasim ram_arready", false,-1);
        tracep->declQuad(c+162,"rvfpgasim ram_wdata", false,-1, 63,0);
        tracep->declBus(c+164,"rvfpgasim ram_wstrb", false,-1, 7,0);
        tracep->declBit(c+165,"rvfpgasim ram_wlast", false,-1);
        tracep->declBit(c+166,"rvfpgasim ram_wvalid", false,-1);
        tracep->declBit(c+9706,"rvfpgasim ram_wready", false,-1);
        tracep->declBus(c+9707,"rvfpgasim ram_bid", false,-1, 5,0);
        tracep->declBus(c+10939,"rvfpgasim ram_bresp", false,-1, 1,0);
        tracep->declBit(c+9708,"rvfpgasim ram_bvalid", false,-1);
        tracep->declBit(c+167,"rvfpgasim ram_bready", false,-1);
        tracep->declBus(c+9709,"rvfpgasim ram_rid", false,-1, 5,0);
        tracep->declQuad(c+9710,"rvfpgasim ram_rdata", false,-1, 63,0);
        tracep->declBus(c+10939,"rvfpgasim ram_rresp", false,-1, 1,0);
        tracep->declBit(c+10940,"rvfpgasim ram_rlast", false,-1);
        tracep->declBit(c+9712,"rvfpgasim ram_rvalid", false,-1);
        tracep->declBit(c+168,"rvfpgasim ram_rready", false,-1);
        tracep->declBit(c+8892,"rvfpgasim dmi_reg_en", false,-1);
        tracep->declBus(c+10392,"rvfpgasim dmi_reg_addr", false,-1, 6,0);
        tracep->declBit(c+8893,"rvfpgasim dmi_reg_wr_en", false,-1);
        tracep->declBus(c+10393,"rvfpgasim dmi_reg_wdata", false,-1, 31,0);
        tracep->declBus(c+8818,"rvfpgasim dmi_reg_rdata", false,-1, 31,0);
        tracep->declBit(c+10753,"rvfpgasim dmi_hard_reset", false,-1);
        tracep->declBit(c+10941,"rvfpgasim dmi_wrapper scan_mode", false,-1);
        tracep->declBit(c+10748,"rvfpgasim dmi_wrapper trst_n", false,-1);
        tracep->declBit(c+10745,"rvfpgasim dmi_wrapper tck", false,-1);
        tracep->declBit(c+10746,"rvfpgasim dmi_wrapper tms", false,-1);
        tracep->declBit(c+10747,"rvfpgasim dmi_wrapper tdi", false,-1);
        tracep->declBit(c+10752,"rvfpgasim dmi_wrapper tdo", false,-1);
        tracep->declBit(c+10394,"rvfpgasim dmi_wrapper tdoEnable", false,-1);
        tracep->declBit(c+169,"rvfpgasim dmi_wrapper core_rst_n", false,-1);
        tracep->declBit(c+10743,"rvfpgasim dmi_wrapper core_clk", false,-1);
        tracep->declBus(c+10942,"rvfpgasim dmi_wrapper jtag_id", false,-1, 31,1);
        tracep->declBus(c+8818,"rvfpgasim dmi_wrapper rd_data", false,-1, 31,0);
        tracep->declBus(c+10393,"rvfpgasim dmi_wrapper reg_wr_data", false,-1, 31,0);
        tracep->declBus(c+10392,"rvfpgasim dmi_wrapper reg_wr_addr", false,-1, 6,0);
        tracep->declBit(c+8892,"rvfpgasim dmi_wrapper reg_en", false,-1);
        tracep->declBit(c+8893,"rvfpgasim dmi_wrapper reg_wr_en", false,-1);
        tracep->declBit(c+10753,"rvfpgasim dmi_wrapper dmi_hard_reset", false,-1);
        tracep->declBit(c+10395,"rvfpgasim dmi_wrapper rd_en", false,-1);
        tracep->declBit(c+10396,"rvfpgasim dmi_wrapper wr_en", false,-1);
        tracep->declBit(c+10754,"rvfpgasim dmi_wrapper dmireset", false,-1);
        tracep->declBus(c+10943,"rvfpgasim dmi_wrapper i_jtag_tap AWIDTH", false,-1, 31,0);
        tracep->declBit(c+10748,"rvfpgasim dmi_wrapper i_jtag_tap trst", false,-1);
        tracep->declBit(c+10745,"rvfpgasim dmi_wrapper i_jtag_tap tck", false,-1);
        tracep->declBit(c+10746,"rvfpgasim dmi_wrapper i_jtag_tap tms", false,-1);
        tracep->declBit(c+10747,"rvfpgasim dmi_wrapper i_jtag_tap tdi", false,-1);
        tracep->declBit(c+10752,"rvfpgasim dmi_wrapper i_jtag_tap tdo", false,-1);
        tracep->declBit(c+10394,"rvfpgasim dmi_wrapper i_jtag_tap tdoEnable", false,-1);
        tracep->declBus(c+10393,"rvfpgasim dmi_wrapper i_jtag_tap wr_data", false,-1, 31,0);
        tracep->declBus(c+10392,"rvfpgasim dmi_wrapper i_jtag_tap wr_addr", false,-1, 6,0);
        tracep->declBit(c+10396,"rvfpgasim dmi_wrapper i_jtag_tap wr_en", false,-1);
        tracep->declBit(c+10395,"rvfpgasim dmi_wrapper i_jtag_tap rd_en", false,-1);
        tracep->declBus(c+8818,"rvfpgasim dmi_wrapper i_jtag_tap rd_data", false,-1, 31,0);
        tracep->declBus(c+10939,"rvfpgasim dmi_wrapper i_jtag_tap rd_status", false,-1, 1,0);
        tracep->declBit(c+10754,"rvfpgasim dmi_wrapper i_jtag_tap dmi_reset", false,-1);
        tracep->declBit(c+10753,"rvfpgasim dmi_wrapper i_jtag_tap dmi_hard_reset", false,-1);
        tracep->declBus(c+10944,"rvfpgasim dmi_wrapper i_jtag_tap idle", false,-1, 2,0);
        tracep->declBus(c+10939,"rvfpgasim dmi_wrapper i_jtag_tap dmi_stat", false,-1, 1,0);
        tracep->declBus(c+10942,"rvfpgasim dmi_wrapper i_jtag_tap jtag_id", false,-1, 31,1);
        tracep->declBus(c+10945,"rvfpgasim dmi_wrapper i_jtag_tap version", false,-1, 3,0);
        tracep->declBus(c+10946,"rvfpgasim dmi_wrapper i_jtag_tap USER_DR_LENGTH", false,-1, 31,0);
        tracep->declQuad(c+10397,"rvfpgasim dmi_wrapper i_jtag_tap sr", false,-1, 40,0);
        tracep->declQuad(c+170,"rvfpgasim dmi_wrapper i_jtag_tap nsr", false,-1, 40,0);
        tracep->declQuad(c+10399,"rvfpgasim dmi_wrapper i_jtag_tap dr", false,-1, 40,0);
        tracep->declBus(c+10401,"rvfpgasim dmi_wrapper i_jtag_tap state", false,-1, 3,0);
        tracep->declBus(c+172,"rvfpgasim dmi_wrapper i_jtag_tap nstate", false,-1, 3,0);
        tracep->declBus(c+8889,"rvfpgasim dmi_wrapper i_jtag_tap ir", false,-1, 4,0);
        tracep->declBit(c+10402,"rvfpgasim dmi_wrapper i_jtag_tap jtag_reset", false,-1);
        tracep->declBit(c+10403,"rvfpgasim dmi_wrapper i_jtag_tap shift_dr", false,-1);
        tracep->declBit(c+10404,"rvfpgasim dmi_wrapper i_jtag_tap pause_dr", false,-1);
        tracep->declBit(c+10405,"rvfpgasim dmi_wrapper i_jtag_tap update_dr", false,-1);
        tracep->declBit(c+10406,"rvfpgasim dmi_wrapper i_jtag_tap capture_dr", false,-1);
        tracep->declBit(c+10407,"rvfpgasim dmi_wrapper i_jtag_tap shift_ir", false,-1);
        tracep->declBit(c+10408,"rvfpgasim dmi_wrapper i_jtag_tap pause_ir", false,-1);
        tracep->declBit(c+10409,"rvfpgasim dmi_wrapper i_jtag_tap update_ir", false,-1);
        tracep->declBit(c+10410,"rvfpgasim dmi_wrapper i_jtag_tap capture_ir", false,-1);
        tracep->declBus(c+8890,"rvfpgasim dmi_wrapper i_jtag_tap dr_en", false,-1, 1,0);
        tracep->declBit(c+8891,"rvfpgasim dmi_wrapper i_jtag_tap devid_sel", false,-1);
        tracep->declBus(c+10947,"rvfpgasim dmi_wrapper i_jtag_tap abits", false,-1, 5,0);
        tracep->declBus(c+10948,"rvfpgasim dmi_wrapper i_jtag_tap TEST_LOGIC_RESET_STATE", false,-1, 31,0);
        tracep->declBus(c+10949,"rvfpgasim dmi_wrapper i_jtag_tap RUN_TEST_IDLE_STATE", false,-1, 31,0);
        tracep->declBus(c+10950,"rvfpgasim dmi_wrapper i_jtag_tap SELECT_DR_SCAN_STATE", false,-1, 31,0);
        tracep->declBus(c+10951,"rvfpgasim dmi_wrapper i_jtag_tap CAPTURE_DR_STATE", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim dmi_wrapper i_jtag_tap SHIFT_DR_STATE", false,-1, 31,0);
        tracep->declBus(c+10953,"rvfpgasim dmi_wrapper i_jtag_tap EXIT1_DR_STATE", false,-1, 31,0);
        tracep->declBus(c+10954,"rvfpgasim dmi_wrapper i_jtag_tap PAUSE_DR_STATE", false,-1, 31,0);
        tracep->declBus(c+10943,"rvfpgasim dmi_wrapper i_jtag_tap EXIT2_DR_STATE", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim dmi_wrapper i_jtag_tap UPDATE_DR_STATE", false,-1, 31,0);
        tracep->declBus(c+10956,"rvfpgasim dmi_wrapper i_jtag_tap SELECT_IR_SCAN_STATE", false,-1, 31,0);
        tracep->declBus(c+10957,"rvfpgasim dmi_wrapper i_jtag_tap CAPTURE_IR_STATE", false,-1, 31,0);
        tracep->declBus(c+10958,"rvfpgasim dmi_wrapper i_jtag_tap SHIFT_IR_STATE", false,-1, 31,0);
        tracep->declBus(c+10959,"rvfpgasim dmi_wrapper i_jtag_tap EXIT1_IR_STATE", false,-1, 31,0);
        tracep->declBus(c+10960,"rvfpgasim dmi_wrapper i_jtag_tap PAUSE_IR_STATE", false,-1, 31,0);
        tracep->declBus(c+10961,"rvfpgasim dmi_wrapper i_jtag_tap EXIT2_IR_STATE", false,-1, 31,0);
        tracep->declBus(c+10962,"rvfpgasim dmi_wrapper i_jtag_tap UPDATE_IR_STATE", false,-1, 31,0);
        tracep->declBit(c+10395,"rvfpgasim dmi_wrapper i_dmi_jtag_to_core_sync rd_en", false,-1);
        tracep->declBit(c+10396,"rvfpgasim dmi_wrapper i_dmi_jtag_to_core_sync wr_en", false,-1);
        tracep->declBit(c+169,"rvfpgasim dmi_wrapper i_dmi_jtag_to_core_sync rst_n", false,-1);
        tracep->declBit(c+10743,"rvfpgasim dmi_wrapper i_dmi_jtag_to_core_sync clk", false,-1);
        tracep->declBit(c+8892,"rvfpgasim dmi_wrapper i_dmi_jtag_to_core_sync reg_en", false,-1);
        tracep->declBit(c+8893,"rvfpgasim dmi_wrapper i_dmi_jtag_to_core_sync reg_wr_en", false,-1);
        tracep->declBit(c+8894,"rvfpgasim dmi_wrapper i_dmi_jtag_to_core_sync c_rd_en", false,-1);
        tracep->declBit(c+8893,"rvfpgasim dmi_wrapper i_dmi_jtag_to_core_sync c_wr_en", false,-1);
        tracep->declBus(c+8895,"rvfpgasim dmi_wrapper i_dmi_jtag_to_core_sync rden", false,-1, 2,0);
        tracep->declBus(c+8896,"rvfpgasim dmi_wrapper i_dmi_jtag_to_core_sync wren", false,-1, 2,0);
        tracep->declBus(c+10963,"$unit COUNT_MAX", false,-1, 31,0);
        tracep->declArray(c+10964,"cb_filter_pkg EgSeeds", false,-1, 191,0);
        tracep->declBus(c+9689,"rvfpgasim swervolf AN_0", false,-1, 7,0);
        tracep->declBus(c+10418,"rvfpgasim swervolf Digits_Bits_0", false,-1, 6,0);
        tracep->declBit(c+8897,"rvfpgasim swervolf bidir_0", false,-1);
        tracep->declBit(c+8898,"rvfpgasim swervolf bidir_1", false,-1);
        tracep->declBit(c+8899,"rvfpgasim swervolf bidir_10", false,-1);
        tracep->declBit(c+8900,"rvfpgasim swervolf bidir_11", false,-1);
        tracep->declBit(c+8901,"rvfpgasim swervolf bidir_12", false,-1);
        tracep->declBit(c+8902,"rvfpgasim swervolf bidir_13", false,-1);
        tracep->declBit(c+8903,"rvfpgasim swervolf bidir_14", false,-1);
        tracep->declBit(c+8904,"rvfpgasim swervolf bidir_15", false,-1);
        tracep->declBit(c+8905,"rvfpgasim swervolf bidir_16", false,-1);
        tracep->declBit(c+8906,"rvfpgasim swervolf bidir_17", false,-1);
        tracep->declBit(c+8907,"rvfpgasim swervolf bidir_18", false,-1);
        tracep->declBit(c+8908,"rvfpgasim swervolf bidir_19", false,-1);
        tracep->declBit(c+8909,"rvfpgasim swervolf bidir_2", false,-1);
        tracep->declBit(c+8910,"rvfpgasim swervolf bidir_20", false,-1);
        tracep->declBit(c+8911,"rvfpgasim swervolf bidir_21", false,-1);
        tracep->declBit(c+8912,"rvfpgasim swervolf bidir_22", false,-1);
        tracep->declBit(c+8913,"rvfpgasim swervolf bidir_23", false,-1);
        tracep->declBit(c+8914,"rvfpgasim swervolf bidir_24", false,-1);
        tracep->declBit(c+8915,"rvfpgasim swervolf bidir_25", false,-1);
        tracep->declBit(c+8916,"rvfpgasim swervolf bidir_26", false,-1);
        tracep->declBit(c+8917,"rvfpgasim swervolf bidir_27", false,-1);
        tracep->declBit(c+8918,"rvfpgasim swervolf bidir_28", false,-1);
        tracep->declBit(c+8919,"rvfpgasim swervolf bidir_29", false,-1);
        tracep->declBit(c+8920,"rvfpgasim swervolf bidir_3", false,-1);
        tracep->declBit(c+8921,"rvfpgasim swervolf bidir_30", false,-1);
        tracep->declBit(c+8922,"rvfpgasim swervolf bidir_31", false,-1);
        tracep->declBit(c+8923,"rvfpgasim swervolf bidir_4", false,-1);
        tracep->declBit(c+8924,"rvfpgasim swervolf bidir_5", false,-1);
        tracep->declBit(c+8925,"rvfpgasim swervolf bidir_6", false,-1);
        tracep->declBit(c+8926,"rvfpgasim swervolf bidir_7", false,-1);
        tracep->declBit(c+8927,"rvfpgasim swervolf bidir_8", false,-1);
        tracep->declBit(c+8928,"rvfpgasim swervolf bidir_9", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf clk_0", false,-1);
        tracep->declBit(c+10753,"rvfpgasim swervolf dmi_hard_reset_0", false,-1);
        tracep->declBus(c+10392,"rvfpgasim swervolf dmi_reg_addr_0", false,-1, 6,0);
        tracep->declBit(c+8892,"rvfpgasim swervolf dmi_reg_en_0", false,-1);
        tracep->declBus(c+8818,"rvfpgasim swervolf dmi_reg_rdata_0", false,-1, 31,0);
        tracep->declBus(c+10393,"rvfpgasim swervolf dmi_reg_wdata_0", false,-1, 31,0);
        tracep->declBit(c+8893,"rvfpgasim swervolf dmi_reg_wr_en_0", false,-1);
        tracep->declBit(c+9705,"rvfpgasim swervolf i_ram_arready_0", false,-1);
        tracep->declBit(c+9704,"rvfpgasim swervolf i_ram_awready_0", false,-1);
        tracep->declBus(c+9707,"rvfpgasim swervolf i_ram_bid_0", false,-1, 5,0);
        tracep->declBus(c+10939,"rvfpgasim swervolf i_ram_bresp_0", false,-1, 1,0);
        tracep->declBit(c+9708,"rvfpgasim swervolf i_ram_bvalid_0", false,-1);
        tracep->declBit(c+10970,"rvfpgasim swervolf i_ram_init_done_0", false,-1);
        tracep->declBit(c+10971,"rvfpgasim swervolf i_ram_init_error_0", false,-1);
        tracep->declQuad(c+9710,"rvfpgasim swervolf i_ram_rdata_0", false,-1, 63,0);
        tracep->declBus(c+9709,"rvfpgasim swervolf i_ram_rid_0", false,-1, 5,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf i_ram_rlast_0", false,-1);
        tracep->declBus(c+10939,"rvfpgasim swervolf i_ram_rresp_0", false,-1, 1,0);
        tracep->declBit(c+9712,"rvfpgasim swervolf i_ram_rvalid_0", false,-1);
        tracep->declBit(c+9706,"rvfpgasim swervolf i_ram_wready_0", false,-1);
        tracep->declBus(c+152,"rvfpgasim swervolf o_ram_araddr_0", false,-1, 31,0);
        tracep->declBus(c+155,"rvfpgasim swervolf o_ram_arburst_0", false,-1, 1,0);
        tracep->declBus(c+157,"rvfpgasim swervolf o_ram_arcache_0", false,-1, 3,0);
        tracep->declBus(c+151,"rvfpgasim swervolf o_ram_arid_0", false,-1, 5,0);
        tracep->declBus(c+153,"rvfpgasim swervolf o_ram_arlen_0", false,-1, 7,0);
        tracep->declBit(c+156,"rvfpgasim swervolf o_ram_arlock_0", false,-1);
        tracep->declBus(c+158,"rvfpgasim swervolf o_ram_arprot_0", false,-1, 2,0);
        tracep->declBus(c+160,"rvfpgasim swervolf o_ram_arqos_0", false,-1, 3,0);
        tracep->declBus(c+159,"rvfpgasim swervolf o_ram_arregion_0", false,-1, 3,0);
        tracep->declBus(c+154,"rvfpgasim swervolf o_ram_arsize_0", false,-1, 2,0);
        tracep->declBit(c+161,"rvfpgasim swervolf o_ram_arvalid_0", false,-1);
        tracep->declBus(c+141,"rvfpgasim swervolf o_ram_awaddr_0", false,-1, 31,0);
        tracep->declBus(c+144,"rvfpgasim swervolf o_ram_awburst_0", false,-1, 1,0);
        tracep->declBus(c+146,"rvfpgasim swervolf o_ram_awcache_0", false,-1, 3,0);
        tracep->declBus(c+140,"rvfpgasim swervolf o_ram_awid_0", false,-1, 5,0);
        tracep->declBus(c+142,"rvfpgasim swervolf o_ram_awlen_0", false,-1, 7,0);
        tracep->declBit(c+145,"rvfpgasim swervolf o_ram_awlock_0", false,-1);
        tracep->declBus(c+147,"rvfpgasim swervolf o_ram_awprot_0", false,-1, 2,0);
        tracep->declBus(c+149,"rvfpgasim swervolf o_ram_awqos_0", false,-1, 3,0);
        tracep->declBus(c+148,"rvfpgasim swervolf o_ram_awregion_0", false,-1, 3,0);
        tracep->declBus(c+143,"rvfpgasim swervolf o_ram_awsize_0", false,-1, 2,0);
        tracep->declBit(c+150,"rvfpgasim swervolf o_ram_awvalid_0", false,-1);
        tracep->declBit(c+167,"rvfpgasim swervolf o_ram_bready_0", false,-1);
        tracep->declBit(c+168,"rvfpgasim swervolf o_ram_rready_0", false,-1);
        tracep->declQuad(c+162,"rvfpgasim swervolf o_ram_wdata_0", false,-1, 63,0);
        tracep->declBit(c+165,"rvfpgasim swervolf o_ram_wlast_0", false,-1);
        tracep->declBus(c+164,"rvfpgasim swervolf o_ram_wstrb_0", false,-1, 7,0);
        tracep->declBit(c+166,"rvfpgasim swervolf o_ram_wvalid_0", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf rst_0", false,-1);
        tracep->declBit(c+8897,"rvfpgasim swervolf bidirec_0_bidir", false,-1);
        tracep->declBit(c+8897,"rvfpgasim swervolf bidirec_0_outp", false,-1);
        tracep->declBit(c+8899,"rvfpgasim swervolf bidirec_10_bidir", false,-1);
        tracep->declBit(c+8899,"rvfpgasim swervolf bidirec_10_outp", false,-1);
        tracep->declBit(c+8900,"rvfpgasim swervolf bidirec_11_bidir", false,-1);
        tracep->declBit(c+8900,"rvfpgasim swervolf bidirec_11_outp", false,-1);
        tracep->declBit(c+8901,"rvfpgasim swervolf bidirec_12_bidir", false,-1);
        tracep->declBit(c+8901,"rvfpgasim swervolf bidirec_12_outp", false,-1);
        tracep->declBit(c+8902,"rvfpgasim swervolf bidirec_13_bidir", false,-1);
        tracep->declBit(c+8902,"rvfpgasim swervolf bidirec_13_outp", false,-1);
        tracep->declBit(c+8903,"rvfpgasim swervolf bidirec_14_bidir", false,-1);
        tracep->declBit(c+8903,"rvfpgasim swervolf bidirec_14_outp", false,-1);
        tracep->declBit(c+8904,"rvfpgasim swervolf bidirec_15_bidir", false,-1);
        tracep->declBit(c+8904,"rvfpgasim swervolf bidirec_15_outp", false,-1);
        tracep->declBit(c+8905,"rvfpgasim swervolf bidirec_16_bidir", false,-1);
        tracep->declBit(c+8905,"rvfpgasim swervolf bidirec_16_outp", false,-1);
        tracep->declBit(c+8906,"rvfpgasim swervolf bidirec_17_bidir", false,-1);
        tracep->declBit(c+8906,"rvfpgasim swervolf bidirec_17_outp", false,-1);
        tracep->declBit(c+8907,"rvfpgasim swervolf bidirec_18_bidir", false,-1);
        tracep->declBit(c+8907,"rvfpgasim swervolf bidirec_18_outp", false,-1);
        tracep->declBit(c+8908,"rvfpgasim swervolf bidirec_19_bidir", false,-1);
        tracep->declBit(c+8908,"rvfpgasim swervolf bidirec_19_outp", false,-1);
        tracep->declBit(c+8898,"rvfpgasim swervolf bidirec_1_bidir", false,-1);
        tracep->declBit(c+8898,"rvfpgasim swervolf bidirec_1_outp", false,-1);
        tracep->declBit(c+8910,"rvfpgasim swervolf bidirec_20_bidir", false,-1);
        tracep->declBit(c+8910,"rvfpgasim swervolf bidirec_20_outp", false,-1);
        tracep->declBit(c+8911,"rvfpgasim swervolf bidirec_21_bidir", false,-1);
        tracep->declBit(c+8911,"rvfpgasim swervolf bidirec_21_outp", false,-1);
        tracep->declBit(c+8912,"rvfpgasim swervolf bidirec_22_bidir", false,-1);
        tracep->declBit(c+8912,"rvfpgasim swervolf bidirec_22_outp", false,-1);
        tracep->declBit(c+8913,"rvfpgasim swervolf bidirec_23_bidir", false,-1);
        tracep->declBit(c+8913,"rvfpgasim swervolf bidirec_23_outp", false,-1);
        tracep->declBit(c+8914,"rvfpgasim swervolf bidirec_24_bidir", false,-1);
        tracep->declBit(c+8914,"rvfpgasim swervolf bidirec_24_outp", false,-1);
        tracep->declBit(c+8915,"rvfpgasim swervolf bidirec_25_bidir", false,-1);
        tracep->declBit(c+8915,"rvfpgasim swervolf bidirec_25_outp", false,-1);
        tracep->declBit(c+8916,"rvfpgasim swervolf bidirec_26_bidir", false,-1);
        tracep->declBit(c+8916,"rvfpgasim swervolf bidirec_26_outp", false,-1);
        tracep->declBit(c+8917,"rvfpgasim swervolf bidirec_27_bidir", false,-1);
        tracep->declBit(c+8917,"rvfpgasim swervolf bidirec_27_outp", false,-1);
        tracep->declBit(c+8918,"rvfpgasim swervolf bidirec_28_bidir", false,-1);
        tracep->declBit(c+8918,"rvfpgasim swervolf bidirec_28_outp", false,-1);
        tracep->declBit(c+8919,"rvfpgasim swervolf bidirec_29_bidir", false,-1);
        tracep->declBit(c+8919,"rvfpgasim swervolf bidirec_29_outp", false,-1);
        tracep->declBit(c+8909,"rvfpgasim swervolf bidirec_2_bidir", false,-1);
        tracep->declBit(c+8909,"rvfpgasim swervolf bidirec_2_outp", false,-1);
        tracep->declBit(c+8921,"rvfpgasim swervolf bidirec_30_bidir", false,-1);
        tracep->declBit(c+8921,"rvfpgasim swervolf bidirec_30_outp", false,-1);
        tracep->declBit(c+8922,"rvfpgasim swervolf bidirec_31_bidir", false,-1);
        tracep->declBit(c+8922,"rvfpgasim swervolf bidirec_31_outp", false,-1);
        tracep->declBit(c+8920,"rvfpgasim swervolf bidirec_3_bidir", false,-1);
        tracep->declBit(c+8920,"rvfpgasim swervolf bidirec_3_outp", false,-1);
        tracep->declBit(c+8923,"rvfpgasim swervolf bidirec_4_bidir", false,-1);
        tracep->declBit(c+8923,"rvfpgasim swervolf bidirec_4_outp", false,-1);
        tracep->declBit(c+8924,"rvfpgasim swervolf bidirec_5_bidir", false,-1);
        tracep->declBit(c+8924,"rvfpgasim swervolf bidirec_5_outp", false,-1);
        tracep->declBit(c+8925,"rvfpgasim swervolf bidirec_6_bidir", false,-1);
        tracep->declBit(c+8925,"rvfpgasim swervolf bidirec_6_outp", false,-1);
        tracep->declBit(c+8926,"rvfpgasim swervolf bidirec_7_bidir", false,-1);
        tracep->declBit(c+8926,"rvfpgasim swervolf bidirec_7_outp", false,-1);
        tracep->declBit(c+8927,"rvfpgasim swervolf bidirec_8_bidir", false,-1);
        tracep->declBit(c+8927,"rvfpgasim swervolf bidirec_8_outp", false,-1);
        tracep->declBit(c+8928,"rvfpgasim swervolf bidirec_9_bidir", false,-1);
        tracep->declBit(c+8928,"rvfpgasim swervolf bidirec_9_outp", false,-1);
        tracep->declBit(c+9713,"rvfpgasim swervolf bootrom_wrapper_0_o_wb_ack", false,-1);
        tracep->declBus(c+9714,"rvfpgasim swervolf bootrom_wrapper_0_o_wb_rdt", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf clk_0_1", false,-1);
        tracep->declBit(c+10753,"rvfpgasim swervolf dmi_hard_reset_0_1", false,-1);
        tracep->declBus(c+10392,"rvfpgasim swervolf dmi_reg_addr_0_1", false,-1, 6,0);
        tracep->declBit(c+8892,"rvfpgasim swervolf dmi_reg_en_0_1", false,-1);
        tracep->declBus(c+10393,"rvfpgasim swervolf dmi_reg_wdata_0_1", false,-1, 31,0);
        tracep->declBit(c+8893,"rvfpgasim swervolf dmi_reg_wr_en_0_1", false,-1);
        tracep->declBit(c+8929,"rvfpgasim swervolf gpio_wrapper_0_inp_0", false,-1);
        tracep->declBit(c+8930,"rvfpgasim swervolf gpio_wrapper_0_inp_1", false,-1);
        tracep->declBit(c+8931,"rvfpgasim swervolf gpio_wrapper_0_inp_10", false,-1);
        tracep->declBit(c+8932,"rvfpgasim swervolf gpio_wrapper_0_inp_11", false,-1);
        tracep->declBit(c+8933,"rvfpgasim swervolf gpio_wrapper_0_inp_12", false,-1);
        tracep->declBit(c+8934,"rvfpgasim swervolf gpio_wrapper_0_inp_13", false,-1);
        tracep->declBit(c+8935,"rvfpgasim swervolf gpio_wrapper_0_inp_14", false,-1);
        tracep->declBit(c+8936,"rvfpgasim swervolf gpio_wrapper_0_inp_15", false,-1);
        tracep->declBit(c+8937,"rvfpgasim swervolf gpio_wrapper_0_inp_16", false,-1);
        tracep->declBit(c+8938,"rvfpgasim swervolf gpio_wrapper_0_inp_17", false,-1);
        tracep->declBit(c+8939,"rvfpgasim swervolf gpio_wrapper_0_inp_18", false,-1);
        tracep->declBit(c+8940,"rvfpgasim swervolf gpio_wrapper_0_inp_19", false,-1);
        tracep->declBit(c+8941,"rvfpgasim swervolf gpio_wrapper_0_inp_2", false,-1);
        tracep->declBit(c+8942,"rvfpgasim swervolf gpio_wrapper_0_inp_20", false,-1);
        tracep->declBit(c+8943,"rvfpgasim swervolf gpio_wrapper_0_inp_21", false,-1);
        tracep->declBit(c+8944,"rvfpgasim swervolf gpio_wrapper_0_inp_22", false,-1);
        tracep->declBit(c+8945,"rvfpgasim swervolf gpio_wrapper_0_inp_23", false,-1);
        tracep->declBit(c+8946,"rvfpgasim swervolf gpio_wrapper_0_inp_24", false,-1);
        tracep->declBit(c+8947,"rvfpgasim swervolf gpio_wrapper_0_inp_25", false,-1);
        tracep->declBit(c+8948,"rvfpgasim swervolf gpio_wrapper_0_inp_26", false,-1);
        tracep->declBit(c+8949,"rvfpgasim swervolf gpio_wrapper_0_inp_27", false,-1);
        tracep->declBit(c+8950,"rvfpgasim swervolf gpio_wrapper_0_inp_28", false,-1);
        tracep->declBit(c+8951,"rvfpgasim swervolf gpio_wrapper_0_inp_29", false,-1);
        tracep->declBit(c+8952,"rvfpgasim swervolf gpio_wrapper_0_inp_3", false,-1);
        tracep->declBit(c+8953,"rvfpgasim swervolf gpio_wrapper_0_inp_30", false,-1);
        tracep->declBit(c+8954,"rvfpgasim swervolf gpio_wrapper_0_inp_31", false,-1);
        tracep->declBit(c+8955,"rvfpgasim swervolf gpio_wrapper_0_inp_4", false,-1);
        tracep->declBit(c+8956,"rvfpgasim swervolf gpio_wrapper_0_inp_5", false,-1);
        tracep->declBit(c+8957,"rvfpgasim swervolf gpio_wrapper_0_inp_6", false,-1);
        tracep->declBit(c+8958,"rvfpgasim swervolf gpio_wrapper_0_inp_7", false,-1);
        tracep->declBit(c+8959,"rvfpgasim swervolf gpio_wrapper_0_inp_8", false,-1);
        tracep->declBit(c+8960,"rvfpgasim swervolf gpio_wrapper_0_inp_9", false,-1);
        tracep->declBit(c+8961,"rvfpgasim swervolf gpio_wrapper_0_oe_0", false,-1);
        tracep->declBit(c+8962,"rvfpgasim swervolf gpio_wrapper_0_oe_1", false,-1);
        tracep->declBit(c+8963,"rvfpgasim swervolf gpio_wrapper_0_oe_10", false,-1);
        tracep->declBit(c+8964,"rvfpgasim swervolf gpio_wrapper_0_oe_11", false,-1);
        tracep->declBit(c+8965,"rvfpgasim swervolf gpio_wrapper_0_oe_12", false,-1);
        tracep->declBit(c+8966,"rvfpgasim swervolf gpio_wrapper_0_oe_13", false,-1);
        tracep->declBit(c+8967,"rvfpgasim swervolf gpio_wrapper_0_oe_14", false,-1);
        tracep->declBit(c+8968,"rvfpgasim swervolf gpio_wrapper_0_oe_15", false,-1);
        tracep->declBit(c+8969,"rvfpgasim swervolf gpio_wrapper_0_oe_16", false,-1);
        tracep->declBit(c+8970,"rvfpgasim swervolf gpio_wrapper_0_oe_17", false,-1);
        tracep->declBit(c+8971,"rvfpgasim swervolf gpio_wrapper_0_oe_18", false,-1);
        tracep->declBit(c+8972,"rvfpgasim swervolf gpio_wrapper_0_oe_19", false,-1);
        tracep->declBit(c+8973,"rvfpgasim swervolf gpio_wrapper_0_oe_2", false,-1);
        tracep->declBit(c+8974,"rvfpgasim swervolf gpio_wrapper_0_oe_20", false,-1);
        tracep->declBit(c+8975,"rvfpgasim swervolf gpio_wrapper_0_oe_21", false,-1);
        tracep->declBit(c+8976,"rvfpgasim swervolf gpio_wrapper_0_oe_22", false,-1);
        tracep->declBit(c+8977,"rvfpgasim swervolf gpio_wrapper_0_oe_23", false,-1);
        tracep->declBit(c+8978,"rvfpgasim swervolf gpio_wrapper_0_oe_24", false,-1);
        tracep->declBit(c+8979,"rvfpgasim swervolf gpio_wrapper_0_oe_25", false,-1);
        tracep->declBit(c+8980,"rvfpgasim swervolf gpio_wrapper_0_oe_26", false,-1);
        tracep->declBit(c+8981,"rvfpgasim swervolf gpio_wrapper_0_oe_27", false,-1);
        tracep->declBit(c+8982,"rvfpgasim swervolf gpio_wrapper_0_oe_28", false,-1);
        tracep->declBit(c+8983,"rvfpgasim swervolf gpio_wrapper_0_oe_29", false,-1);
        tracep->declBit(c+8984,"rvfpgasim swervolf gpio_wrapper_0_oe_3", false,-1);
        tracep->declBit(c+8985,"rvfpgasim swervolf gpio_wrapper_0_oe_30", false,-1);
        tracep->declBit(c+8986,"rvfpgasim swervolf gpio_wrapper_0_oe_31", false,-1);
        tracep->declBit(c+8987,"rvfpgasim swervolf gpio_wrapper_0_oe_4", false,-1);
        tracep->declBit(c+8988,"rvfpgasim swervolf gpio_wrapper_0_oe_5", false,-1);
        tracep->declBit(c+8989,"rvfpgasim swervolf gpio_wrapper_0_oe_6", false,-1);
        tracep->declBit(c+8990,"rvfpgasim swervolf gpio_wrapper_0_oe_7", false,-1);
        tracep->declBit(c+8991,"rvfpgasim swervolf gpio_wrapper_0_oe_8", false,-1);
        tracep->declBit(c+8992,"rvfpgasim swervolf gpio_wrapper_0_oe_9", false,-1);
        tracep->declBit(c+8993,"rvfpgasim swervolf gpio_wrapper_0_wb_ack_o", false,-1);
        tracep->declBus(c+8994,"rvfpgasim swervolf gpio_wrapper_0_wb_dat_o", false,-1, 31,0);
        tracep->declBit(c+8995,"rvfpgasim swervolf gpio_wrapper_0_wb_err_o", false,-1);
        tracep->declBit(c+10419,"rvfpgasim swervolf gpio_wrapper_0_wb_inta_o", false,-1);
        tracep->declBit(c+9705,"rvfpgasim swervolf i_ram_arready_0_1", false,-1);
        tracep->declBit(c+9704,"rvfpgasim swervolf i_ram_awready_0_1", false,-1);
        tracep->declBus(c+9707,"rvfpgasim swervolf i_ram_bid_0_1", false,-1, 5,0);
        tracep->declBus(c+10939,"rvfpgasim swervolf i_ram_bresp_0_1", false,-1, 1,0);
        tracep->declBit(c+9708,"rvfpgasim swervolf i_ram_bvalid_0_1", false,-1);
        tracep->declBit(c+10970,"rvfpgasim swervolf i_ram_init_done_0_1", false,-1);
        tracep->declBit(c+10971,"rvfpgasim swervolf i_ram_init_error_0_1", false,-1);
        tracep->declQuad(c+9710,"rvfpgasim swervolf i_ram_rdata_0_1", false,-1, 63,0);
        tracep->declBus(c+9709,"rvfpgasim swervolf i_ram_rid_0_1", false,-1, 5,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf i_ram_rlast_0_1", false,-1);
        tracep->declBus(c+10939,"rvfpgasim swervolf i_ram_rresp_0_1", false,-1, 1,0);
        tracep->declBit(c+9712,"rvfpgasim swervolf i_ram_rvalid_0_1", false,-1);
        tracep->declBit(c+9706,"rvfpgasim swervolf i_ram_wready_0_1", false,-1);
        tracep->declBit(c+173,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ifu_arready", false,-1);
        tracep->declQuad(c+174,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ifu_rdata", false,-1, 63,0);
        tracep->declBus(c+176,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ifu_rid", false,-1, 2,0);
        tracep->declBit(c+177,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ifu_rlast", false,-1);
        tracep->declBus(c+178,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ifu_rresp", false,-1, 1,0);
        tracep->declBit(c+179,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ifu_rvalid", false,-1);
        tracep->declBit(c+180,"rvfpgasim swervolf intcon_wrapper_bd_0_o_lsu_arready", false,-1);
        tracep->declBit(c+181,"rvfpgasim swervolf intcon_wrapper_bd_0_o_lsu_awready", false,-1);
        tracep->declBus(c+182,"rvfpgasim swervolf intcon_wrapper_bd_0_o_lsu_bid", false,-1, 3,0);
        tracep->declBus(c+183,"rvfpgasim swervolf intcon_wrapper_bd_0_o_lsu_bresp", false,-1, 1,0);
        tracep->declBit(c+184,"rvfpgasim swervolf intcon_wrapper_bd_0_o_lsu_bvalid", false,-1);
        tracep->declQuad(c+185,"rvfpgasim swervolf intcon_wrapper_bd_0_o_lsu_rdata", false,-1, 63,0);
        tracep->declBus(c+187,"rvfpgasim swervolf intcon_wrapper_bd_0_o_lsu_rid", false,-1, 3,0);
        tracep->declBit(c+188,"rvfpgasim swervolf intcon_wrapper_bd_0_o_lsu_rlast", false,-1);
        tracep->declBus(c+189,"rvfpgasim swervolf intcon_wrapper_bd_0_o_lsu_rresp", false,-1, 1,0);
        tracep->declBit(c+190,"rvfpgasim swervolf intcon_wrapper_bd_0_o_lsu_rvalid", false,-1);
        tracep->declBit(c+191,"rvfpgasim swervolf intcon_wrapper_bd_0_o_lsu_wready", false,-1);
        tracep->declBus(c+152,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_araddr", false,-1, 31,0);
        tracep->declBus(c+155,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_arburst", false,-1, 1,0);
        tracep->declBus(c+157,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_arcache", false,-1, 3,0);
        tracep->declBus(c+151,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_arid", false,-1, 5,0);
        tracep->declBus(c+153,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_arlen", false,-1, 7,0);
        tracep->declBit(c+156,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_arlock", false,-1);
        tracep->declBus(c+158,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_arprot", false,-1, 2,0);
        tracep->declBus(c+160,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_arqos", false,-1, 3,0);
        tracep->declBus(c+159,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_arregion", false,-1, 3,0);
        tracep->declBus(c+154,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_arsize", false,-1, 2,0);
        tracep->declBit(c+161,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_arvalid", false,-1);
        tracep->declBus(c+141,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_awaddr", false,-1, 31,0);
        tracep->declBus(c+144,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_awburst", false,-1, 1,0);
        tracep->declBus(c+146,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_awcache", false,-1, 3,0);
        tracep->declBus(c+140,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_awid", false,-1, 5,0);
        tracep->declBus(c+142,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_awlen", false,-1, 7,0);
        tracep->declBit(c+145,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_awlock", false,-1);
        tracep->declBus(c+147,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_awprot", false,-1, 2,0);
        tracep->declBus(c+149,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_awqos", false,-1, 3,0);
        tracep->declBus(c+148,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_awregion", false,-1, 3,0);
        tracep->declBus(c+143,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_awsize", false,-1, 2,0);
        tracep->declBit(c+150,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_awvalid", false,-1);
        tracep->declBit(c+167,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_bready", false,-1);
        tracep->declBit(c+168,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_rready", false,-1);
        tracep->declQuad(c+162,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_wdata", false,-1, 63,0);
        tracep->declBit(c+165,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_wlast", false,-1);
        tracep->declBus(c+164,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_wstrb", false,-1, 7,0);
        tracep->declBit(c+166,"rvfpgasim swervolf intcon_wrapper_bd_0_o_ram_wvalid", false,-1);
        tracep->declBit(c+192,"rvfpgasim swervolf intcon_wrapper_bd_0_o_sb_arready", false,-1);
        tracep->declBit(c+193,"rvfpgasim swervolf intcon_wrapper_bd_0_o_sb_awready", false,-1);
        tracep->declBus(c+194,"rvfpgasim swervolf intcon_wrapper_bd_0_o_sb_bid", false,-1, 0,0);
        tracep->declBus(c+195,"rvfpgasim swervolf intcon_wrapper_bd_0_o_sb_bresp", false,-1, 1,0);
        tracep->declBit(c+196,"rvfpgasim swervolf intcon_wrapper_bd_0_o_sb_bvalid", false,-1);
        tracep->declQuad(c+197,"rvfpgasim swervolf intcon_wrapper_bd_0_o_sb_rdata", false,-1, 63,0);
        tracep->declBus(c+199,"rvfpgasim swervolf intcon_wrapper_bd_0_o_sb_rid", false,-1, 0,0);
        tracep->declBit(c+200,"rvfpgasim swervolf intcon_wrapper_bd_0_o_sb_rlast", false,-1);
        tracep->declBus(c+201,"rvfpgasim swervolf intcon_wrapper_bd_0_o_sb_rresp", false,-1, 1,0);
        tracep->declBit(c+202,"rvfpgasim swervolf intcon_wrapper_bd_0_o_sb_rvalid", false,-1);
        tracep->declBit(c+203,"rvfpgasim swervolf intcon_wrapper_bd_0_o_sb_wready", false,-1);
        tracep->declBus(c+9715,"rvfpgasim swervolf intcon_wrapper_bd_0_wb_gpio_adr_o", false,-1, 7,0);
        tracep->declBit(c+9716,"rvfpgasim swervolf intcon_wrapper_bd_0_wb_gpio_cyc_o", false,-1);
        tracep->declBus(c+9717,"rvfpgasim swervolf intcon_wrapper_bd_0_wb_gpio_dat_o", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf intcon_wrapper_bd_0_wb_gpio_sel_o", false,-1, 3,0);
        tracep->declBit(c+9719,"rvfpgasim swervolf intcon_wrapper_bd_0_wb_gpio_stb_o", false,-1);
        tracep->declBit(c+9720,"rvfpgasim swervolf intcon_wrapper_bd_0_wb_gpio_we_o", false,-1);
        tracep->declBus(c+9721,"rvfpgasim swervolf intcon_wrapper_bd_0_wb_rom_adr_o", false,-1, 31,0);
        tracep->declBit(c+9722,"rvfpgasim swervolf intcon_wrapper_bd_0_wb_rom_cyc_o", false,-1);
        tracep->declBus(c+9717,"rvfpgasim swervolf intcon_wrapper_bd_0_wb_rom_dat_o", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf intcon_wrapper_bd_0_wb_rom_sel_o", false,-1, 3,0);
        tracep->declBit(c+9719,"rvfpgasim swervolf intcon_wrapper_bd_0_wb_rom_stb_o", false,-1);
        tracep->declBit(c+9720,"rvfpgasim swervolf intcon_wrapper_bd_0_wb_rom_we_o", false,-1);
        tracep->declBus(c+9721,"rvfpgasim swervolf intcon_wrapper_bd_0_wb_sys_adr_o", false,-1, 31,0);
        tracep->declBit(c+9723,"rvfpgasim swervolf intcon_wrapper_bd_0_wb_sys_cyc_o", false,-1);
        tracep->declBus(c+9717,"rvfpgasim swervolf intcon_wrapper_bd_0_wb_sys_dat_o", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf intcon_wrapper_bd_0_wb_sys_sel_o", false,-1, 3,0);
        tracep->declBit(c+9719,"rvfpgasim swervolf intcon_wrapper_bd_0_wb_sys_stb_o", false,-1);
        tracep->declBit(c+9720,"rvfpgasim swervolf intcon_wrapper_bd_0_wb_sys_we_o", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf rst_0_1", false,-1);
        tracep->declBus(c+8818,"rvfpgasim swervolf swerv_wrapper_verilog_0_dmi_reg_rdata", false,-1, 31,0);
        tracep->declBus(c+1909,"rvfpgasim swervolf swerv_wrapper_verilog_0_ifu_axi_araddr", false,-1, 31,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0_ifu_axi_arburst", false,-1, 1,0);
        tracep->declBus(c+10973,"rvfpgasim swervolf swerv_wrapper_verilog_0_ifu_axi_arcache", false,-1, 3,0);
        tracep->declBus(c+1910,"rvfpgasim swervolf swerv_wrapper_verilog_0_ifu_axi_arid", false,-1, 2,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0_ifu_axi_arlen", false,-1, 7,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0_ifu_axi_arlock", false,-1);
        tracep->declBus(c+10975,"rvfpgasim swervolf swerv_wrapper_verilog_0_ifu_axi_arprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0_ifu_axi_arqos", false,-1, 3,0);
        tracep->declBus(c+1911,"rvfpgasim swervolf swerv_wrapper_verilog_0_ifu_axi_arregion", false,-1, 3,0);
        tracep->declBus(c+10977,"rvfpgasim swervolf swerv_wrapper_verilog_0_ifu_axi_arsize", false,-1, 2,0);
        tracep->declBit(c+1912,"rvfpgasim swervolf swerv_wrapper_verilog_0_ifu_axi_arvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0_ifu_axi_rready", false,-1);
        tracep->declBus(c+1913,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_araddr", false,-1, 31,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_arburst", false,-1, 1,0);
        tracep->declBus(c+1914,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_arcache", false,-1, 3,0);
        tracep->declBus(c+1915,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_arid", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_arlen", false,-1, 7,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_arlock", false,-1);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_arprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_arqos", false,-1, 3,0);
        tracep->declBus(c+1916,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_arregion", false,-1, 3,0);
        tracep->declBus(c+1917,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_arsize", false,-1, 2,0);
        tracep->declBit(c+1918,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_arvalid", false,-1);
        tracep->declBus(c+1913,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_awaddr", false,-1, 31,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_awburst", false,-1, 1,0);
        tracep->declBus(c+1914,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_awcache", false,-1, 3,0);
        tracep->declBus(c+1915,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_awid", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_awlen", false,-1, 7,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_awlock", false,-1);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_awprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_awqos", false,-1, 3,0);
        tracep->declBus(c+1916,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_awregion", false,-1, 3,0);
        tracep->declBus(c+1917,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_awsize", false,-1, 2,0);
        tracep->declBit(c+1919,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_awvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_bready", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_rready", false,-1);
        tracep->declQuad(c+1920,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_wdata", false,-1, 63,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_wlast", false,-1);
        tracep->declBus(c+1922,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_wstrb", false,-1, 7,0);
        tracep->declBit(c+1923,"rvfpgasim swervolf swerv_wrapper_verilog_0_lsu_axi_wvalid", false,-1);
        tracep->declBus(c+10439,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_araddr", false,-1, 31,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_arburst", false,-1, 1,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_arcache", false,-1, 3,0);
        tracep->declBus(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_arid", false,-1, 0,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_arlen", false,-1, 7,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_arlock", false,-1);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_arprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_arqos", false,-1, 3,0);
        tracep->declBus(c+10440,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_arregion", false,-1, 3,0);
        tracep->declBus(c+10441,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_arsize", false,-1, 2,0);
        tracep->declBit(c+10442,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_arvalid", false,-1);
        tracep->declBus(c+10439,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_awaddr", false,-1, 31,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_awburst", false,-1, 1,0);
        tracep->declBus(c+10973,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_awcache", false,-1, 3,0);
        tracep->declBus(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_awid", false,-1, 0,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_awlen", false,-1, 7,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_awlock", false,-1);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_awprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_awqos", false,-1, 3,0);
        tracep->declBus(c+10440,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_awregion", false,-1, 3,0);
        tracep->declBus(c+10441,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_awsize", false,-1, 2,0);
        tracep->declBit(c+10443,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_awvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_bready", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_rready", false,-1);
        tracep->declQuad(c+10444,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_wdata", false,-1, 63,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_wlast", false,-1);
        tracep->declBus(c+10446,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_wstrb", false,-1, 7,0);
        tracep->declBit(c+10447,"rvfpgasim swervolf swerv_wrapper_verilog_0_sb_axi_wvalid", false,-1);
        tracep->declBus(c+9689,"rvfpgasim swervolf syscon_wrapper_0_AN", false,-1, 7,0);
        tracep->declBus(c+10418,"rvfpgasim swervolf syscon_wrapper_0_Digits_Bits", false,-1, 6,0);
        tracep->declBit(c+9724,"rvfpgasim swervolf syscon_wrapper_0_o_nmi_int", false,-1);
        tracep->declBus(c+9725,"rvfpgasim swervolf syscon_wrapper_0_o_nmi_vec", false,-1, 31,0);
        tracep->declBit(c+9726,"rvfpgasim swervolf syscon_wrapper_0_o_timer_irq", false,-1);
        tracep->declBit(c+9727,"rvfpgasim swervolf syscon_wrapper_0_o_wb_ack", false,-1);
        tracep->declBus(c+9728,"rvfpgasim swervolf syscon_wrapper_0_o_wb_rdt", false,-1, 31,0);
        tracep->declBit(c+8961,"rvfpgasim swervolf bidirec_0 oe", false,-1);
        tracep->declBit(c+8929,"rvfpgasim swervolf bidirec_0 inp", false,-1);
        tracep->declBit(c+8897,"rvfpgasim swervolf bidirec_0 outp", false,-1);
        tracep->declBit(c+8897,"rvfpgasim swervolf bidirec_0 bidir", false,-1);
        tracep->declBit(c+8962,"rvfpgasim swervolf bidirec_1 oe", false,-1);
        tracep->declBit(c+8930,"rvfpgasim swervolf bidirec_1 inp", false,-1);
        tracep->declBit(c+8898,"rvfpgasim swervolf bidirec_1 outp", false,-1);
        tracep->declBit(c+8898,"rvfpgasim swervolf bidirec_1 bidir", false,-1);
        tracep->declBit(c+8963,"rvfpgasim swervolf bidirec_10 oe", false,-1);
        tracep->declBit(c+8931,"rvfpgasim swervolf bidirec_10 inp", false,-1);
        tracep->declBit(c+8899,"rvfpgasim swervolf bidirec_10 outp", false,-1);
        tracep->declBit(c+8899,"rvfpgasim swervolf bidirec_10 bidir", false,-1);
        tracep->declBit(c+8964,"rvfpgasim swervolf bidirec_11 oe", false,-1);
        tracep->declBit(c+8932,"rvfpgasim swervolf bidirec_11 inp", false,-1);
        tracep->declBit(c+8900,"rvfpgasim swervolf bidirec_11 outp", false,-1);
        tracep->declBit(c+8900,"rvfpgasim swervolf bidirec_11 bidir", false,-1);
        tracep->declBit(c+8965,"rvfpgasim swervolf bidirec_12 oe", false,-1);
        tracep->declBit(c+8933,"rvfpgasim swervolf bidirec_12 inp", false,-1);
        tracep->declBit(c+8901,"rvfpgasim swervolf bidirec_12 outp", false,-1);
        tracep->declBit(c+8901,"rvfpgasim swervolf bidirec_12 bidir", false,-1);
        tracep->declBit(c+8966,"rvfpgasim swervolf bidirec_13 oe", false,-1);
        tracep->declBit(c+8934,"rvfpgasim swervolf bidirec_13 inp", false,-1);
        tracep->declBit(c+8902,"rvfpgasim swervolf bidirec_13 outp", false,-1);
        tracep->declBit(c+8902,"rvfpgasim swervolf bidirec_13 bidir", false,-1);
        tracep->declBit(c+8967,"rvfpgasim swervolf bidirec_14 oe", false,-1);
        tracep->declBit(c+8935,"rvfpgasim swervolf bidirec_14 inp", false,-1);
        tracep->declBit(c+8903,"rvfpgasim swervolf bidirec_14 outp", false,-1);
        tracep->declBit(c+8903,"rvfpgasim swervolf bidirec_14 bidir", false,-1);
        tracep->declBit(c+8968,"rvfpgasim swervolf bidirec_15 oe", false,-1);
        tracep->declBit(c+8936,"rvfpgasim swervolf bidirec_15 inp", false,-1);
        tracep->declBit(c+8904,"rvfpgasim swervolf bidirec_15 outp", false,-1);
        tracep->declBit(c+8904,"rvfpgasim swervolf bidirec_15 bidir", false,-1);
        tracep->declBit(c+8969,"rvfpgasim swervolf bidirec_16 oe", false,-1);
        tracep->declBit(c+8937,"rvfpgasim swervolf bidirec_16 inp", false,-1);
        tracep->declBit(c+8905,"rvfpgasim swervolf bidirec_16 outp", false,-1);
        tracep->declBit(c+8905,"rvfpgasim swervolf bidirec_16 bidir", false,-1);
        tracep->declBit(c+8970,"rvfpgasim swervolf bidirec_17 oe", false,-1);
        tracep->declBit(c+8938,"rvfpgasim swervolf bidirec_17 inp", false,-1);
        tracep->declBit(c+8906,"rvfpgasim swervolf bidirec_17 outp", false,-1);
        tracep->declBit(c+8906,"rvfpgasim swervolf bidirec_17 bidir", false,-1);
        tracep->declBit(c+8971,"rvfpgasim swervolf bidirec_18 oe", false,-1);
        tracep->declBit(c+8939,"rvfpgasim swervolf bidirec_18 inp", false,-1);
        tracep->declBit(c+8907,"rvfpgasim swervolf bidirec_18 outp", false,-1);
        tracep->declBit(c+8907,"rvfpgasim swervolf bidirec_18 bidir", false,-1);
        tracep->declBit(c+8972,"rvfpgasim swervolf bidirec_19 oe", false,-1);
        tracep->declBit(c+8940,"rvfpgasim swervolf bidirec_19 inp", false,-1);
        tracep->declBit(c+8908,"rvfpgasim swervolf bidirec_19 outp", false,-1);
        tracep->declBit(c+8908,"rvfpgasim swervolf bidirec_19 bidir", false,-1);
        tracep->declBit(c+8973,"rvfpgasim swervolf bidirec_2 oe", false,-1);
        tracep->declBit(c+8941,"rvfpgasim swervolf bidirec_2 inp", false,-1);
        tracep->declBit(c+8909,"rvfpgasim swervolf bidirec_2 outp", false,-1);
        tracep->declBit(c+8909,"rvfpgasim swervolf bidirec_2 bidir", false,-1);
        tracep->declBit(c+8974,"rvfpgasim swervolf bidirec_20 oe", false,-1);
        tracep->declBit(c+8942,"rvfpgasim swervolf bidirec_20 inp", false,-1);
        tracep->declBit(c+8910,"rvfpgasim swervolf bidirec_20 outp", false,-1);
        tracep->declBit(c+8910,"rvfpgasim swervolf bidirec_20 bidir", false,-1);
        tracep->declBit(c+8975,"rvfpgasim swervolf bidirec_21 oe", false,-1);
        tracep->declBit(c+8943,"rvfpgasim swervolf bidirec_21 inp", false,-1);
        tracep->declBit(c+8911,"rvfpgasim swervolf bidirec_21 outp", false,-1);
        tracep->declBit(c+8911,"rvfpgasim swervolf bidirec_21 bidir", false,-1);
        tracep->declBit(c+8976,"rvfpgasim swervolf bidirec_22 oe", false,-1);
        tracep->declBit(c+8944,"rvfpgasim swervolf bidirec_22 inp", false,-1);
        tracep->declBit(c+8912,"rvfpgasim swervolf bidirec_22 outp", false,-1);
        tracep->declBit(c+8912,"rvfpgasim swervolf bidirec_22 bidir", false,-1);
        tracep->declBit(c+8977,"rvfpgasim swervolf bidirec_23 oe", false,-1);
        tracep->declBit(c+8945,"rvfpgasim swervolf bidirec_23 inp", false,-1);
        tracep->declBit(c+8913,"rvfpgasim swervolf bidirec_23 outp", false,-1);
        tracep->declBit(c+8913,"rvfpgasim swervolf bidirec_23 bidir", false,-1);
        tracep->declBit(c+8978,"rvfpgasim swervolf bidirec_24 oe", false,-1);
        tracep->declBit(c+8946,"rvfpgasim swervolf bidirec_24 inp", false,-1);
        tracep->declBit(c+8914,"rvfpgasim swervolf bidirec_24 outp", false,-1);
        tracep->declBit(c+8914,"rvfpgasim swervolf bidirec_24 bidir", false,-1);
        tracep->declBit(c+8979,"rvfpgasim swervolf bidirec_25 oe", false,-1);
        tracep->declBit(c+8947,"rvfpgasim swervolf bidirec_25 inp", false,-1);
        tracep->declBit(c+8915,"rvfpgasim swervolf bidirec_25 outp", false,-1);
        tracep->declBit(c+8915,"rvfpgasim swervolf bidirec_25 bidir", false,-1);
        tracep->declBit(c+8980,"rvfpgasim swervolf bidirec_26 oe", false,-1);
        tracep->declBit(c+8948,"rvfpgasim swervolf bidirec_26 inp", false,-1);
        tracep->declBit(c+8916,"rvfpgasim swervolf bidirec_26 outp", false,-1);
        tracep->declBit(c+8916,"rvfpgasim swervolf bidirec_26 bidir", false,-1);
        tracep->declBit(c+8981,"rvfpgasim swervolf bidirec_27 oe", false,-1);
        tracep->declBit(c+8949,"rvfpgasim swervolf bidirec_27 inp", false,-1);
        tracep->declBit(c+8917,"rvfpgasim swervolf bidirec_27 outp", false,-1);
        tracep->declBit(c+8917,"rvfpgasim swervolf bidirec_27 bidir", false,-1);
        tracep->declBit(c+8982,"rvfpgasim swervolf bidirec_28 oe", false,-1);
        tracep->declBit(c+8950,"rvfpgasim swervolf bidirec_28 inp", false,-1);
        tracep->declBit(c+8918,"rvfpgasim swervolf bidirec_28 outp", false,-1);
        tracep->declBit(c+8918,"rvfpgasim swervolf bidirec_28 bidir", false,-1);
        tracep->declBit(c+8983,"rvfpgasim swervolf bidirec_29 oe", false,-1);
        tracep->declBit(c+8951,"rvfpgasim swervolf bidirec_29 inp", false,-1);
        tracep->declBit(c+8919,"rvfpgasim swervolf bidirec_29 outp", false,-1);
        tracep->declBit(c+8919,"rvfpgasim swervolf bidirec_29 bidir", false,-1);
        tracep->declBit(c+8984,"rvfpgasim swervolf bidirec_3 oe", false,-1);
        tracep->declBit(c+8952,"rvfpgasim swervolf bidirec_3 inp", false,-1);
        tracep->declBit(c+8920,"rvfpgasim swervolf bidirec_3 outp", false,-1);
        tracep->declBit(c+8920,"rvfpgasim swervolf bidirec_3 bidir", false,-1);
        tracep->declBit(c+8985,"rvfpgasim swervolf bidirec_30 oe", false,-1);
        tracep->declBit(c+8953,"rvfpgasim swervolf bidirec_30 inp", false,-1);
        tracep->declBit(c+8921,"rvfpgasim swervolf bidirec_30 outp", false,-1);
        tracep->declBit(c+8921,"rvfpgasim swervolf bidirec_30 bidir", false,-1);
        tracep->declBit(c+8986,"rvfpgasim swervolf bidirec_31 oe", false,-1);
        tracep->declBit(c+8954,"rvfpgasim swervolf bidirec_31 inp", false,-1);
        tracep->declBit(c+8922,"rvfpgasim swervolf bidirec_31 outp", false,-1);
        tracep->declBit(c+8922,"rvfpgasim swervolf bidirec_31 bidir", false,-1);
        tracep->declBit(c+8987,"rvfpgasim swervolf bidirec_4 oe", false,-1);
        tracep->declBit(c+8955,"rvfpgasim swervolf bidirec_4 inp", false,-1);
        tracep->declBit(c+8923,"rvfpgasim swervolf bidirec_4 outp", false,-1);
        tracep->declBit(c+8923,"rvfpgasim swervolf bidirec_4 bidir", false,-1);
        tracep->declBit(c+8988,"rvfpgasim swervolf bidirec_5 oe", false,-1);
        tracep->declBit(c+8956,"rvfpgasim swervolf bidirec_5 inp", false,-1);
        tracep->declBit(c+8924,"rvfpgasim swervolf bidirec_5 outp", false,-1);
        tracep->declBit(c+8924,"rvfpgasim swervolf bidirec_5 bidir", false,-1);
        tracep->declBit(c+8989,"rvfpgasim swervolf bidirec_6 oe", false,-1);
        tracep->declBit(c+8957,"rvfpgasim swervolf bidirec_6 inp", false,-1);
        tracep->declBit(c+8925,"rvfpgasim swervolf bidirec_6 outp", false,-1);
        tracep->declBit(c+8925,"rvfpgasim swervolf bidirec_6 bidir", false,-1);
        tracep->declBit(c+8990,"rvfpgasim swervolf bidirec_7 oe", false,-1);
        tracep->declBit(c+8958,"rvfpgasim swervolf bidirec_7 inp", false,-1);
        tracep->declBit(c+8926,"rvfpgasim swervolf bidirec_7 outp", false,-1);
        tracep->declBit(c+8926,"rvfpgasim swervolf bidirec_7 bidir", false,-1);
        tracep->declBit(c+8991,"rvfpgasim swervolf bidirec_8 oe", false,-1);
        tracep->declBit(c+8959,"rvfpgasim swervolf bidirec_8 inp", false,-1);
        tracep->declBit(c+8927,"rvfpgasim swervolf bidirec_8 outp", false,-1);
        tracep->declBit(c+8927,"rvfpgasim swervolf bidirec_8 bidir", false,-1);
        tracep->declBit(c+8992,"rvfpgasim swervolf bidirec_9 oe", false,-1);
        tracep->declBit(c+8960,"rvfpgasim swervolf bidirec_9 inp", false,-1);
        tracep->declBit(c+8928,"rvfpgasim swervolf bidirec_9 outp", false,-1);
        tracep->declBit(c+8928,"rvfpgasim swervolf bidirec_9 bidir", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf gpio_wrapper_0 wb_clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf gpio_wrapper_0 wb_rst_i", false,-1);
        tracep->declBit(c+9716,"rvfpgasim swervolf gpio_wrapper_0 wb_cyc_i", false,-1);
        tracep->declBus(c+9715,"rvfpgasim swervolf gpio_wrapper_0 wb_adr_i", false,-1, 7,0);
        tracep->declBus(c+9717,"rvfpgasim swervolf gpio_wrapper_0 wb_dat_i", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf gpio_wrapper_0 wb_sel_i", false,-1, 3,0);
        tracep->declBit(c+9720,"rvfpgasim swervolf gpio_wrapper_0 wb_we_i", false,-1);
        tracep->declBit(c+9719,"rvfpgasim swervolf gpio_wrapper_0 wb_stb_i", false,-1);
        tracep->declBus(c+8994,"rvfpgasim swervolf gpio_wrapper_0 wb_dat_o", false,-1, 31,0);
        tracep->declBit(c+8993,"rvfpgasim swervolf gpio_wrapper_0 wb_ack_o", false,-1);
        tracep->declBit(c+8995,"rvfpgasim swervolf gpio_wrapper_0 wb_err_o", false,-1);
        tracep->declBit(c+10419,"rvfpgasim swervolf gpio_wrapper_0 wb_inta_o", false,-1);
        tracep->declBit(c+8897,"rvfpgasim swervolf gpio_wrapper_0 outp_0", false,-1);
        tracep->declBit(c+8898,"rvfpgasim swervolf gpio_wrapper_0 outp_1", false,-1);
        tracep->declBit(c+8909,"rvfpgasim swervolf gpio_wrapper_0 outp_2", false,-1);
        tracep->declBit(c+8920,"rvfpgasim swervolf gpio_wrapper_0 outp_3", false,-1);
        tracep->declBit(c+8923,"rvfpgasim swervolf gpio_wrapper_0 outp_4", false,-1);
        tracep->declBit(c+8924,"rvfpgasim swervolf gpio_wrapper_0 outp_5", false,-1);
        tracep->declBit(c+8925,"rvfpgasim swervolf gpio_wrapper_0 outp_6", false,-1);
        tracep->declBit(c+8926,"rvfpgasim swervolf gpio_wrapper_0 outp_7", false,-1);
        tracep->declBit(c+8927,"rvfpgasim swervolf gpio_wrapper_0 outp_8", false,-1);
        tracep->declBit(c+8928,"rvfpgasim swervolf gpio_wrapper_0 outp_9", false,-1);
        tracep->declBit(c+8899,"rvfpgasim swervolf gpio_wrapper_0 outp_10", false,-1);
        tracep->declBit(c+8900,"rvfpgasim swervolf gpio_wrapper_0 outp_11", false,-1);
        tracep->declBit(c+8901,"rvfpgasim swervolf gpio_wrapper_0 outp_12", false,-1);
        tracep->declBit(c+8902,"rvfpgasim swervolf gpio_wrapper_0 outp_13", false,-1);
        tracep->declBit(c+8903,"rvfpgasim swervolf gpio_wrapper_0 outp_14", false,-1);
        tracep->declBit(c+8904,"rvfpgasim swervolf gpio_wrapper_0 outp_15", false,-1);
        tracep->declBit(c+8905,"rvfpgasim swervolf gpio_wrapper_0 outp_16", false,-1);
        tracep->declBit(c+8906,"rvfpgasim swervolf gpio_wrapper_0 outp_17", false,-1);
        tracep->declBit(c+8907,"rvfpgasim swervolf gpio_wrapper_0 outp_18", false,-1);
        tracep->declBit(c+8908,"rvfpgasim swervolf gpio_wrapper_0 outp_19", false,-1);
        tracep->declBit(c+8910,"rvfpgasim swervolf gpio_wrapper_0 outp_20", false,-1);
        tracep->declBit(c+8911,"rvfpgasim swervolf gpio_wrapper_0 outp_21", false,-1);
        tracep->declBit(c+8912,"rvfpgasim swervolf gpio_wrapper_0 outp_22", false,-1);
        tracep->declBit(c+8913,"rvfpgasim swervolf gpio_wrapper_0 outp_23", false,-1);
        tracep->declBit(c+8914,"rvfpgasim swervolf gpio_wrapper_0 outp_24", false,-1);
        tracep->declBit(c+8915,"rvfpgasim swervolf gpio_wrapper_0 outp_25", false,-1);
        tracep->declBit(c+8916,"rvfpgasim swervolf gpio_wrapper_0 outp_26", false,-1);
        tracep->declBit(c+8917,"rvfpgasim swervolf gpio_wrapper_0 outp_27", false,-1);
        tracep->declBit(c+8918,"rvfpgasim swervolf gpio_wrapper_0 outp_28", false,-1);
        tracep->declBit(c+8919,"rvfpgasim swervolf gpio_wrapper_0 outp_29", false,-1);
        tracep->declBit(c+8921,"rvfpgasim swervolf gpio_wrapper_0 outp_30", false,-1);
        tracep->declBit(c+8922,"rvfpgasim swervolf gpio_wrapper_0 outp_31", false,-1);
        tracep->declBit(c+8929,"rvfpgasim swervolf gpio_wrapper_0 inp_0", false,-1);
        tracep->declBit(c+8930,"rvfpgasim swervolf gpio_wrapper_0 inp_1", false,-1);
        tracep->declBit(c+8941,"rvfpgasim swervolf gpio_wrapper_0 inp_2", false,-1);
        tracep->declBit(c+8952,"rvfpgasim swervolf gpio_wrapper_0 inp_3", false,-1);
        tracep->declBit(c+8955,"rvfpgasim swervolf gpio_wrapper_0 inp_4", false,-1);
        tracep->declBit(c+8956,"rvfpgasim swervolf gpio_wrapper_0 inp_5", false,-1);
        tracep->declBit(c+8957,"rvfpgasim swervolf gpio_wrapper_0 inp_6", false,-1);
        tracep->declBit(c+8958,"rvfpgasim swervolf gpio_wrapper_0 inp_7", false,-1);
        tracep->declBit(c+8959,"rvfpgasim swervolf gpio_wrapper_0 inp_8", false,-1);
        tracep->declBit(c+8960,"rvfpgasim swervolf gpio_wrapper_0 inp_9", false,-1);
        tracep->declBit(c+8931,"rvfpgasim swervolf gpio_wrapper_0 inp_10", false,-1);
        tracep->declBit(c+8932,"rvfpgasim swervolf gpio_wrapper_0 inp_11", false,-1);
        tracep->declBit(c+8933,"rvfpgasim swervolf gpio_wrapper_0 inp_12", false,-1);
        tracep->declBit(c+8934,"rvfpgasim swervolf gpio_wrapper_0 inp_13", false,-1);
        tracep->declBit(c+8935,"rvfpgasim swervolf gpio_wrapper_0 inp_14", false,-1);
        tracep->declBit(c+8936,"rvfpgasim swervolf gpio_wrapper_0 inp_15", false,-1);
        tracep->declBit(c+8937,"rvfpgasim swervolf gpio_wrapper_0 inp_16", false,-1);
        tracep->declBit(c+8938,"rvfpgasim swervolf gpio_wrapper_0 inp_17", false,-1);
        tracep->declBit(c+8939,"rvfpgasim swervolf gpio_wrapper_0 inp_18", false,-1);
        tracep->declBit(c+8940,"rvfpgasim swervolf gpio_wrapper_0 inp_19", false,-1);
        tracep->declBit(c+8942,"rvfpgasim swervolf gpio_wrapper_0 inp_20", false,-1);
        tracep->declBit(c+8943,"rvfpgasim swervolf gpio_wrapper_0 inp_21", false,-1);
        tracep->declBit(c+8944,"rvfpgasim swervolf gpio_wrapper_0 inp_22", false,-1);
        tracep->declBit(c+8945,"rvfpgasim swervolf gpio_wrapper_0 inp_23", false,-1);
        tracep->declBit(c+8946,"rvfpgasim swervolf gpio_wrapper_0 inp_24", false,-1);
        tracep->declBit(c+8947,"rvfpgasim swervolf gpio_wrapper_0 inp_25", false,-1);
        tracep->declBit(c+8948,"rvfpgasim swervolf gpio_wrapper_0 inp_26", false,-1);
        tracep->declBit(c+8949,"rvfpgasim swervolf gpio_wrapper_0 inp_27", false,-1);
        tracep->declBit(c+8950,"rvfpgasim swervolf gpio_wrapper_0 inp_28", false,-1);
        tracep->declBit(c+8951,"rvfpgasim swervolf gpio_wrapper_0 inp_29", false,-1);
        tracep->declBit(c+8953,"rvfpgasim swervolf gpio_wrapper_0 inp_30", false,-1);
        tracep->declBit(c+8954,"rvfpgasim swervolf gpio_wrapper_0 inp_31", false,-1);
        tracep->declBit(c+8961,"rvfpgasim swervolf gpio_wrapper_0 oe_0", false,-1);
        tracep->declBit(c+8962,"rvfpgasim swervolf gpio_wrapper_0 oe_1", false,-1);
        tracep->declBit(c+8973,"rvfpgasim swervolf gpio_wrapper_0 oe_2", false,-1);
        tracep->declBit(c+8984,"rvfpgasim swervolf gpio_wrapper_0 oe_3", false,-1);
        tracep->declBit(c+8987,"rvfpgasim swervolf gpio_wrapper_0 oe_4", false,-1);
        tracep->declBit(c+8988,"rvfpgasim swervolf gpio_wrapper_0 oe_5", false,-1);
        tracep->declBit(c+8989,"rvfpgasim swervolf gpio_wrapper_0 oe_6", false,-1);
        tracep->declBit(c+8990,"rvfpgasim swervolf gpio_wrapper_0 oe_7", false,-1);
        tracep->declBit(c+8991,"rvfpgasim swervolf gpio_wrapper_0 oe_8", false,-1);
        tracep->declBit(c+8992,"rvfpgasim swervolf gpio_wrapper_0 oe_9", false,-1);
        tracep->declBit(c+8963,"rvfpgasim swervolf gpio_wrapper_0 oe_10", false,-1);
        tracep->declBit(c+8964,"rvfpgasim swervolf gpio_wrapper_0 oe_11", false,-1);
        tracep->declBit(c+8965,"rvfpgasim swervolf gpio_wrapper_0 oe_12", false,-1);
        tracep->declBit(c+8966,"rvfpgasim swervolf gpio_wrapper_0 oe_13", false,-1);
        tracep->declBit(c+8967,"rvfpgasim swervolf gpio_wrapper_0 oe_14", false,-1);
        tracep->declBit(c+8968,"rvfpgasim swervolf gpio_wrapper_0 oe_15", false,-1);
        tracep->declBit(c+8969,"rvfpgasim swervolf gpio_wrapper_0 oe_16", false,-1);
        tracep->declBit(c+8970,"rvfpgasim swervolf gpio_wrapper_0 oe_17", false,-1);
        tracep->declBit(c+8971,"rvfpgasim swervolf gpio_wrapper_0 oe_18", false,-1);
        tracep->declBit(c+8972,"rvfpgasim swervolf gpio_wrapper_0 oe_19", false,-1);
        tracep->declBit(c+8974,"rvfpgasim swervolf gpio_wrapper_0 oe_20", false,-1);
        tracep->declBit(c+8975,"rvfpgasim swervolf gpio_wrapper_0 oe_21", false,-1);
        tracep->declBit(c+8976,"rvfpgasim swervolf gpio_wrapper_0 oe_22", false,-1);
        tracep->declBit(c+8977,"rvfpgasim swervolf gpio_wrapper_0 oe_23", false,-1);
        tracep->declBit(c+8978,"rvfpgasim swervolf gpio_wrapper_0 oe_24", false,-1);
        tracep->declBit(c+8979,"rvfpgasim swervolf gpio_wrapper_0 oe_25", false,-1);
        tracep->declBit(c+8980,"rvfpgasim swervolf gpio_wrapper_0 oe_26", false,-1);
        tracep->declBit(c+8981,"rvfpgasim swervolf gpio_wrapper_0 oe_27", false,-1);
        tracep->declBit(c+8982,"rvfpgasim swervolf gpio_wrapper_0 oe_28", false,-1);
        tracep->declBit(c+8983,"rvfpgasim swervolf gpio_wrapper_0 oe_29", false,-1);
        tracep->declBit(c+8985,"rvfpgasim swervolf gpio_wrapper_0 oe_30", false,-1);
        tracep->declBit(c+8986,"rvfpgasim swervolf gpio_wrapper_0 oe_31", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf gpio_wrapper_0 gpio dw", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf gpio_wrapper_0 gpio aw", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf gpio_wrapper_0 gpio gw", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf gpio_wrapper_0 gpio wb_clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf gpio_wrapper_0 gpio wb_rst_i", false,-1);
        tracep->declBit(c+9716,"rvfpgasim swervolf gpio_wrapper_0 gpio wb_cyc_i", false,-1);
        tracep->declBus(c+9729,"rvfpgasim swervolf gpio_wrapper_0 gpio wb_adr_i", false,-1, 7,0);
        tracep->declBus(c+9717,"rvfpgasim swervolf gpio_wrapper_0 gpio wb_dat_i", false,-1, 31,0);
        tracep->declBus(c+10973,"rvfpgasim swervolf gpio_wrapper_0 gpio wb_sel_i", false,-1, 3,0);
        tracep->declBit(c+9720,"rvfpgasim swervolf gpio_wrapper_0 gpio wb_we_i", false,-1);
        tracep->declBit(c+9719,"rvfpgasim swervolf gpio_wrapper_0 gpio wb_stb_i", false,-1);
        tracep->declBus(c+8994,"rvfpgasim swervolf gpio_wrapper_0 gpio wb_dat_o", false,-1, 31,0);
        tracep->declBit(c+8993,"rvfpgasim swervolf gpio_wrapper_0 gpio wb_ack_o", false,-1);
        tracep->declBit(c+8995,"rvfpgasim swervolf gpio_wrapper_0 gpio wb_err_o", false,-1);
        tracep->declBit(c+10419,"rvfpgasim swervolf gpio_wrapper_0 gpio wb_inta_o", false,-1);
        tracep->declBit(c+204,"rvfpgasim swervolf gpio_wrapper_0 gpio wb_rst_n", false,-1);
        tracep->declBus(c+10979,"rvfpgasim swervolf gpio_wrapper_0 gpio aux_i", false,-1, 31,0);
        tracep->declBus(c+8996,"rvfpgasim swervolf gpio_wrapper_0 gpio ext_pad_i", false,-1, 31,0);
        tracep->declBit(c+10980,"rvfpgasim swervolf gpio_wrapper_0 gpio clk_pad_i", false,-1);
        tracep->declBus(c+8997,"rvfpgasim swervolf gpio_wrapper_0 gpio ext_pad_o", false,-1, 31,0);
        tracep->declBus(c+8998,"rvfpgasim swervolf gpio_wrapper_0 gpio ext_padoe_o", false,-1, 31,0);
        tracep->declBus(c+8999,"rvfpgasim swervolf gpio_wrapper_0 gpio rgpio_in", false,-1, 31,0);
        tracep->declBus(c+9000,"rvfpgasim swervolf gpio_wrapper_0 gpio rgpio_out", false,-1, 31,0);
        tracep->declBus(c+8998,"rvfpgasim swervolf gpio_wrapper_0 gpio rgpio_oe", false,-1, 31,0);
        tracep->declBus(c+9001,"rvfpgasim swervolf gpio_wrapper_0 gpio rgpio_inte", false,-1, 31,0);
        tracep->declBus(c+9002,"rvfpgasim swervolf gpio_wrapper_0 gpio rgpio_ptrig", false,-1, 31,0);
        tracep->declBus(c+9003,"rvfpgasim swervolf gpio_wrapper_0 gpio rgpio_aux", false,-1, 31,0);
        tracep->declBus(c+10420,"rvfpgasim swervolf gpio_wrapper_0 gpio rgpio_ctrl", false,-1, 1,0);
        tracep->declBus(c+10421,"rvfpgasim swervolf gpio_wrapper_0 gpio rgpio_ints", false,-1, 31,0);
        tracep->declBus(c+9004,"rvfpgasim swervolf gpio_wrapper_0 gpio rgpio_eclk", false,-1, 31,0);
        tracep->declBus(c+9005,"rvfpgasim swervolf gpio_wrapper_0 gpio rgpio_nec", false,-1, 31,0);
        tracep->declBus(c+9006,"rvfpgasim swervolf gpio_wrapper_0 gpio sync", false,-1, 31,0);
        tracep->declBus(c+9007,"rvfpgasim swervolf gpio_wrapper_0 gpio ext_pad_s", false,-1, 31,0);
        tracep->declBit(c+9730,"rvfpgasim swervolf gpio_wrapper_0 gpio rgpio_out_sel", false,-1);
        tracep->declBit(c+9731,"rvfpgasim swervolf gpio_wrapper_0 gpio rgpio_oe_sel", false,-1);
        tracep->declBit(c+9732,"rvfpgasim swervolf gpio_wrapper_0 gpio rgpio_inte_sel", false,-1);
        tracep->declBit(c+9733,"rvfpgasim swervolf gpio_wrapper_0 gpio rgpio_ptrig_sel", false,-1);
        tracep->declBit(c+9734,"rvfpgasim swervolf gpio_wrapper_0 gpio rgpio_aux_sel", false,-1);
        tracep->declBit(c+9735,"rvfpgasim swervolf gpio_wrapper_0 gpio rgpio_ctrl_sel", false,-1);
        tracep->declBit(c+9736,"rvfpgasim swervolf gpio_wrapper_0 gpio rgpio_ints_sel", false,-1);
        tracep->declBit(c+9737,"rvfpgasim swervolf gpio_wrapper_0 gpio rgpio_eclk_sel", false,-1);
        tracep->declBit(c+9738,"rvfpgasim swervolf gpio_wrapper_0 gpio rgpio_nec_sel", false,-1);
        tracep->declBit(c+9739,"rvfpgasim swervolf gpio_wrapper_0 gpio full_decoding", false,-1);
        tracep->declBus(c+9008,"rvfpgasim swervolf gpio_wrapper_0 gpio in_muxed", false,-1, 31,0);
        tracep->declBit(c+9690,"rvfpgasim swervolf gpio_wrapper_0 gpio wb_ack", false,-1);
        tracep->declBit(c+9740,"rvfpgasim swervolf gpio_wrapper_0 gpio wb_err", false,-1);
        tracep->declBit(c+10422,"rvfpgasim swervolf gpio_wrapper_0 gpio wb_inta", false,-1);
        tracep->declBus(c+10423,"rvfpgasim swervolf gpio_wrapper_0 gpio wb_dat", false,-1, 31,0);
        tracep->declBus(c+9009,"rvfpgasim swervolf gpio_wrapper_0 gpio out_pad", false,-1, 31,0);
        tracep->declBus(c+9010,"rvfpgasim swervolf gpio_wrapper_0 gpio extc_in", false,-1, 31,0);
        tracep->declBus(c+10981,"rvfpgasim swervolf gpio_wrapper_0 gpio pext_clk", false,-1, 31,0);
        tracep->declBus(c+9011,"rvfpgasim swervolf gpio_wrapper_0 gpio pextc_sampled", false,-1, 31,0);
        tracep->declBus(c+10982,"rvfpgasim swervolf gpio_wrapper_0 gpio nextc_sampled", false,-1, 31,0);
        tracep->declBit(c+9012,"rvfpgasim swervolf gpio_wrapper_0 gpio sync_clk", false,-1);
        tracep->declBit(c+9013,"rvfpgasim swervolf gpio_wrapper_0 gpio clk_s", false,-1);
        tracep->declBit(c+9014,"rvfpgasim swervolf gpio_wrapper_0 gpio clk_r", false,-1);
        tracep->declBit(c+9015,"rvfpgasim swervolf gpio_wrapper_0 gpio pedge", false,-1);
        tracep->declBit(c+9016,"rvfpgasim swervolf gpio_wrapper_0 gpio nedge", false,-1);
        tracep->declBus(c+9017,"rvfpgasim swervolf gpio_wrapper_0 gpio pedge_vec", false,-1, 31,0);
        tracep->declBus(c+9018,"rvfpgasim swervolf gpio_wrapper_0 gpio nedge_vec", false,-1, 31,0);
        tracep->declBus(c+9019,"rvfpgasim swervolf gpio_wrapper_0 gpio in_lach", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 clk_i_wrapper", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 rst_ni_wrapper", false,-1);
        tracep->declBus(c+1910,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ifu_arid", false,-1, 2,0);
        tracep->declBus(c+1909,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ifu_araddr", false,-1, 31,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ifu_arlen", false,-1, 7,0);
        tracep->declBus(c+10977,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ifu_arsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ifu_arburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ifu_arlock", false,-1);
        tracep->declBus(c+10973,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ifu_arcache", false,-1, 3,0);
        tracep->declBus(c+10975,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ifu_arprot", false,-1, 2,0);
        tracep->declBus(c+1911,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ifu_arregion", false,-1, 3,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ifu_arqos", false,-1, 3,0);
        tracep->declBit(c+1912,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ifu_arvalid", false,-1);
        tracep->declBit(c+173,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ifu_arready", false,-1);
        tracep->declBus(c+176,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ifu_rid", false,-1, 2,0);
        tracep->declQuad(c+174,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ifu_rdata", false,-1, 63,0);
        tracep->declBus(c+178,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ifu_rresp", false,-1, 1,0);
        tracep->declBit(c+177,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ifu_rlast", false,-1);
        tracep->declBit(c+179,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ifu_rvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ifu_rready", false,-1);
        tracep->declBus(c+1915,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_awid", false,-1, 3,0);
        tracep->declBus(c+1913,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_awaddr", false,-1, 31,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_awlen", false,-1, 7,0);
        tracep->declBus(c+1917,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_awsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_awburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_awlock", false,-1);
        tracep->declBus(c+1914,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_awcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_awprot", false,-1, 2,0);
        tracep->declBus(c+1916,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_awregion", false,-1, 3,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_awqos", false,-1, 3,0);
        tracep->declBit(c+1919,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_awvalid", false,-1);
        tracep->declBit(c+181,"rvfpgasim swervolf intcon_wrapper_bd_0 o_lsu_awready", false,-1);
        tracep->declBus(c+1915,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_arid", false,-1, 3,0);
        tracep->declBus(c+1913,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_araddr", false,-1, 31,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_arlen", false,-1, 7,0);
        tracep->declBus(c+1917,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_arsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_arburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_arlock", false,-1);
        tracep->declBus(c+1914,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_arcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_arprot", false,-1, 2,0);
        tracep->declBus(c+1916,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_arregion", false,-1, 3,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_arqos", false,-1, 3,0);
        tracep->declBit(c+1918,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_arvalid", false,-1);
        tracep->declBit(c+180,"rvfpgasim swervolf intcon_wrapper_bd_0 o_lsu_arready", false,-1);
        tracep->declQuad(c+1920,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_wdata", false,-1, 63,0);
        tracep->declBus(c+1922,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_wstrb", false,-1, 7,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_wlast", false,-1);
        tracep->declBit(c+1923,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_wvalid", false,-1);
        tracep->declBit(c+191,"rvfpgasim swervolf intcon_wrapper_bd_0 o_lsu_wready", false,-1);
        tracep->declBus(c+182,"rvfpgasim swervolf intcon_wrapper_bd_0 o_lsu_bid", false,-1, 3,0);
        tracep->declBus(c+183,"rvfpgasim swervolf intcon_wrapper_bd_0 o_lsu_bresp", false,-1, 1,0);
        tracep->declBit(c+184,"rvfpgasim swervolf intcon_wrapper_bd_0 o_lsu_bvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_bready", false,-1);
        tracep->declBus(c+187,"rvfpgasim swervolf intcon_wrapper_bd_0 o_lsu_rid", false,-1, 3,0);
        tracep->declQuad(c+185,"rvfpgasim swervolf intcon_wrapper_bd_0 o_lsu_rdata", false,-1, 63,0);
        tracep->declBus(c+189,"rvfpgasim swervolf intcon_wrapper_bd_0 o_lsu_rresp", false,-1, 1,0);
        tracep->declBit(c+188,"rvfpgasim swervolf intcon_wrapper_bd_0 o_lsu_rlast", false,-1);
        tracep->declBit(c+190,"rvfpgasim swervolf intcon_wrapper_bd_0 o_lsu_rvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 i_lsu_rready", false,-1);
        tracep->declBus(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_awid", false,-1, 0,0);
        tracep->declBus(c+10439,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_awaddr", false,-1, 31,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_awlen", false,-1, 7,0);
        tracep->declBus(c+10441,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_awsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_awburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_awlock", false,-1);
        tracep->declBus(c+10973,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_awcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_awprot", false,-1, 2,0);
        tracep->declBus(c+10440,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_awregion", false,-1, 3,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_awqos", false,-1, 3,0);
        tracep->declBit(c+10443,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_awvalid", false,-1);
        tracep->declBit(c+193,"rvfpgasim swervolf intcon_wrapper_bd_0 o_sb_awready", false,-1);
        tracep->declBus(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_arid", false,-1, 0,0);
        tracep->declBus(c+10439,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_araddr", false,-1, 31,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_arlen", false,-1, 7,0);
        tracep->declBus(c+10441,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_arsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_arburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_arlock", false,-1);
        tracep->declBus(c+10976,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_arcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_arprot", false,-1, 2,0);
        tracep->declBus(c+10440,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_arregion", false,-1, 3,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_arqos", false,-1, 3,0);
        tracep->declBit(c+10442,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_arvalid", false,-1);
        tracep->declBit(c+192,"rvfpgasim swervolf intcon_wrapper_bd_0 o_sb_arready", false,-1);
        tracep->declQuad(c+10444,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_wdata", false,-1, 63,0);
        tracep->declBus(c+10446,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_wstrb", false,-1, 7,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_wlast", false,-1);
        tracep->declBit(c+10447,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_wvalid", false,-1);
        tracep->declBit(c+203,"rvfpgasim swervolf intcon_wrapper_bd_0 o_sb_wready", false,-1);
        tracep->declBus(c+194,"rvfpgasim swervolf intcon_wrapper_bd_0 o_sb_bid", false,-1, 0,0);
        tracep->declBus(c+195,"rvfpgasim swervolf intcon_wrapper_bd_0 o_sb_bresp", false,-1, 1,0);
        tracep->declBit(c+196,"rvfpgasim swervolf intcon_wrapper_bd_0 o_sb_bvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_bready", false,-1);
        tracep->declBus(c+199,"rvfpgasim swervolf intcon_wrapper_bd_0 o_sb_rid", false,-1, 0,0);
        tracep->declQuad(c+197,"rvfpgasim swervolf intcon_wrapper_bd_0 o_sb_rdata", false,-1, 63,0);
        tracep->declBus(c+201,"rvfpgasim swervolf intcon_wrapper_bd_0 o_sb_rresp", false,-1, 1,0);
        tracep->declBit(c+200,"rvfpgasim swervolf intcon_wrapper_bd_0 o_sb_rlast", false,-1);
        tracep->declBit(c+202,"rvfpgasim swervolf intcon_wrapper_bd_0 o_sb_rvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 i_sb_rready", false,-1);
        tracep->declBus(c+140,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_awid", false,-1, 5,0);
        tracep->declBus(c+141,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_awaddr", false,-1, 31,0);
        tracep->declBus(c+142,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_awlen", false,-1, 7,0);
        tracep->declBus(c+143,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_awsize", false,-1, 2,0);
        tracep->declBus(c+144,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_awburst", false,-1, 1,0);
        tracep->declBit(c+145,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_awlock", false,-1);
        tracep->declBus(c+146,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_awcache", false,-1, 3,0);
        tracep->declBus(c+147,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_awprot", false,-1, 2,0);
        tracep->declBus(c+148,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_awregion", false,-1, 3,0);
        tracep->declBus(c+149,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_awqos", false,-1, 3,0);
        tracep->declBit(c+150,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_awvalid", false,-1);
        tracep->declBit(c+9704,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ram_awready", false,-1);
        tracep->declBus(c+151,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_arid", false,-1, 5,0);
        tracep->declBus(c+152,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_araddr", false,-1, 31,0);
        tracep->declBus(c+153,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_arlen", false,-1, 7,0);
        tracep->declBus(c+154,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_arsize", false,-1, 2,0);
        tracep->declBus(c+155,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_arburst", false,-1, 1,0);
        tracep->declBit(c+156,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_arlock", false,-1);
        tracep->declBus(c+157,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_arcache", false,-1, 3,0);
        tracep->declBus(c+158,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_arprot", false,-1, 2,0);
        tracep->declBus(c+159,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_arregion", false,-1, 3,0);
        tracep->declBus(c+160,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_arqos", false,-1, 3,0);
        tracep->declBit(c+161,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_arvalid", false,-1);
        tracep->declBit(c+9705,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ram_arready", false,-1);
        tracep->declQuad(c+162,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_wdata", false,-1, 63,0);
        tracep->declBus(c+164,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_wstrb", false,-1, 7,0);
        tracep->declBit(c+165,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_wlast", false,-1);
        tracep->declBit(c+166,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_wvalid", false,-1);
        tracep->declBit(c+9706,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ram_wready", false,-1);
        tracep->declBus(c+9707,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ram_bid", false,-1, 5,0);
        tracep->declBus(c+10939,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ram_bresp", false,-1, 1,0);
        tracep->declBit(c+9708,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ram_bvalid", false,-1);
        tracep->declBit(c+167,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_bready", false,-1);
        tracep->declBus(c+9709,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ram_rid", false,-1, 5,0);
        tracep->declQuad(c+9710,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ram_rdata", false,-1, 63,0);
        tracep->declBus(c+10939,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ram_rresp", false,-1, 1,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ram_rlast", false,-1);
        tracep->declBit(c+9712,"rvfpgasim swervolf intcon_wrapper_bd_0 i_ram_rvalid", false,-1);
        tracep->declBit(c+168,"rvfpgasim swervolf intcon_wrapper_bd_0 o_ram_rready", false,-1);
        tracep->declBus(c+9721,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_rom_adr_o", false,-1, 31,0);
        tracep->declBus(c+9717,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_rom_dat_o", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_rom_sel_o", false,-1, 3,0);
        tracep->declBit(c+9720,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_rom_we_o", false,-1);
        tracep->declBit(c+9722,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_rom_cyc_o", false,-1);
        tracep->declBit(c+9719,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_rom_stb_o", false,-1);
        tracep->declBus(c+10983,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_rom_cti_o", false,-1, 2,0);
        tracep->declBus(c+10984,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_rom_bte_o", false,-1, 1,0);
        tracep->declBus(c+9714,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_rom_dat_i", false,-1, 31,0);
        tracep->declBit(c+9713,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_rom_ack_i", false,-1);
        tracep->declBit(c+10985,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_rom_err_i", false,-1);
        tracep->declBit(c+10986,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_rom_rty_i", false,-1);
        tracep->declBus(c+9721,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_flash_adr_o", false,-1, 31,0);
        tracep->declBus(c+9717,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_flash_dat_o", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_flash_sel_o", false,-1, 3,0);
        tracep->declBit(c+9720,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_flash_we_o", false,-1);
        tracep->declBit(c+9741,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_flash_cyc_o", false,-1);
        tracep->declBit(c+9719,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_flash_stb_o", false,-1);
        tracep->declBus(c+10983,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_flash_cti_o", false,-1, 2,0);
        tracep->declBus(c+10984,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_flash_bte_o", false,-1, 1,0);
        tracep->declBus(c+10987,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_flash_dat_i", false,-1, 31,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_flash_ack_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_flash_err_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_flash_rty_i", false,-1);
        tracep->declBus(c+9721,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_sys_adr_o", false,-1, 31,0);
        tracep->declBus(c+9717,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_sys_dat_o", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_sys_sel_o", false,-1, 3,0);
        tracep->declBit(c+9720,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_sys_we_o", false,-1);
        tracep->declBit(c+9723,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_sys_cyc_o", false,-1);
        tracep->declBit(c+9719,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_sys_stb_o", false,-1);
        tracep->declBus(c+10983,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_sys_cti_o", false,-1, 2,0);
        tracep->declBus(c+10984,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_sys_bte_o", false,-1, 1,0);
        tracep->declBus(c+9728,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_sys_dat_i", false,-1, 31,0);
        tracep->declBit(c+9727,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_sys_ack_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_sys_err_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_sys_rty_i", false,-1);
        tracep->declBus(c+9721,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_uart_adr_o", false,-1, 31,0);
        tracep->declBus(c+9717,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_uart_dat_o", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_uart_sel_o", false,-1, 3,0);
        tracep->declBit(c+9720,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_uart_we_o", false,-1);
        tracep->declBit(c+9742,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_uart_cyc_o", false,-1);
        tracep->declBit(c+9719,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_uart_stb_o", false,-1);
        tracep->declBus(c+10983,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_uart_cti_o", false,-1, 2,0);
        tracep->declBus(c+10984,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_uart_bte_o", false,-1, 1,0);
        tracep->declBus(c+10987,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_uart_dat_i", false,-1, 31,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_uart_ack_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_uart_err_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_uart_rty_i", false,-1);
        tracep->declBus(c+9715,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_gpio_adr_o", false,-1, 7,0);
        tracep->declBus(c+9717,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_gpio_dat_o", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_gpio_sel_o", false,-1, 3,0);
        tracep->declBit(c+9720,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_gpio_we_o", false,-1);
        tracep->declBit(c+9716,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_gpio_cyc_o", false,-1);
        tracep->declBit(c+9719,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_gpio_stb_o", false,-1);
        tracep->declBus(c+10983,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_gpio_cti_o", false,-1, 2,0);
        tracep->declBus(c+10984,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_gpio_bte_o", false,-1, 1,0);
        tracep->declBus(c+8994,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_gpio_dat_i", false,-1, 31,0);
        tracep->declBit(c+8993,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_gpio_ack_i", false,-1);
        tracep->declBit(c+8995,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_gpio_err_i", false,-1);
        tracep->declBit(c+10988,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_gpio_rty_i", false,-1);
        tracep->declBus(c+9721,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_ptc_adr_o", false,-1, 31,0);
        tracep->declBus(c+9717,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_ptc_dat_o", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_ptc_sel_o", false,-1, 3,0);
        tracep->declBit(c+9720,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_ptc_we_o", false,-1);
        tracep->declBit(c+9743,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_ptc_cyc_o", false,-1);
        tracep->declBit(c+9719,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_ptc_stb_o", false,-1);
        tracep->declBus(c+10983,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_ptc_cti_o", false,-1, 2,0);
        tracep->declBus(c+10984,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_ptc_bte_o", false,-1, 1,0);
        tracep->declBus(c+10987,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_ptc_dat_i", false,-1, 31,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_ptc_ack_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_ptc_err_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_ptc_rty_i", false,-1);
        tracep->declBus(c+9721,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_accel_adr_o", false,-1, 31,0);
        tracep->declBus(c+9717,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_accel_dat_o", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_accel_sel_o", false,-1, 3,0);
        tracep->declBit(c+9720,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_accel_we_o", false,-1);
        tracep->declBit(c+9744,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_accel_cyc_o", false,-1);
        tracep->declBit(c+9719,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_accel_stb_o", false,-1);
        tracep->declBus(c+10983,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_accel_cti_o", false,-1, 2,0);
        tracep->declBus(c+10984,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_accel_bte_o", false,-1, 1,0);
        tracep->declBus(c+10987,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_accel_dat_i", false,-1, 31,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_accel_ack_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_accel_err_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_spi_accel_rty_i", false,-1);
        tracep->declBus(c+205,"rvfpgasim swervolf intcon_wrapper_bd_0 io_awid", false,-1, 5,0);
        tracep->declBus(c+206,"rvfpgasim swervolf intcon_wrapper_bd_0 io_awaddr", false,-1, 31,0);
        tracep->declBus(c+207,"rvfpgasim swervolf intcon_wrapper_bd_0 io_awlen", false,-1, 7,0);
        tracep->declBus(c+208,"rvfpgasim swervolf intcon_wrapper_bd_0 io_awsize", false,-1, 2,0);
        tracep->declBus(c+209,"rvfpgasim swervolf intcon_wrapper_bd_0 io_awburst", false,-1, 1,0);
        tracep->declBit(c+210,"rvfpgasim swervolf intcon_wrapper_bd_0 io_awlock", false,-1);
        tracep->declBus(c+211,"rvfpgasim swervolf intcon_wrapper_bd_0 io_awcache", false,-1, 3,0);
        tracep->declBus(c+212,"rvfpgasim swervolf intcon_wrapper_bd_0 io_awprot", false,-1, 2,0);
        tracep->declBus(c+213,"rvfpgasim swervolf intcon_wrapper_bd_0 io_awregion", false,-1, 3,0);
        tracep->declBus(c+214,"rvfpgasim swervolf intcon_wrapper_bd_0 io_awqos", false,-1, 3,0);
        tracep->declBit(c+215,"rvfpgasim swervolf intcon_wrapper_bd_0 io_awvalid", false,-1);
        tracep->declBit(c+9745,"rvfpgasim swervolf intcon_wrapper_bd_0 io_awready", false,-1);
        tracep->declBus(c+216,"rvfpgasim swervolf intcon_wrapper_bd_0 io_arid", false,-1, 5,0);
        tracep->declBus(c+217,"rvfpgasim swervolf intcon_wrapper_bd_0 io_araddr", false,-1, 31,0);
        tracep->declBus(c+218,"rvfpgasim swervolf intcon_wrapper_bd_0 io_arlen", false,-1, 7,0);
        tracep->declBus(c+219,"rvfpgasim swervolf intcon_wrapper_bd_0 io_arsize", false,-1, 2,0);
        tracep->declBus(c+220,"rvfpgasim swervolf intcon_wrapper_bd_0 io_arburst", false,-1, 1,0);
        tracep->declBit(c+221,"rvfpgasim swervolf intcon_wrapper_bd_0 io_arlock", false,-1);
        tracep->declBus(c+222,"rvfpgasim swervolf intcon_wrapper_bd_0 io_arcache", false,-1, 3,0);
        tracep->declBus(c+223,"rvfpgasim swervolf intcon_wrapper_bd_0 io_arprot", false,-1, 2,0);
        tracep->declBus(c+224,"rvfpgasim swervolf intcon_wrapper_bd_0 io_arregion", false,-1, 3,0);
        tracep->declBus(c+225,"rvfpgasim swervolf intcon_wrapper_bd_0 io_arqos", false,-1, 3,0);
        tracep->declBit(c+226,"rvfpgasim swervolf intcon_wrapper_bd_0 io_arvalid", false,-1);
        tracep->declBit(c+9746,"rvfpgasim swervolf intcon_wrapper_bd_0 io_arready", false,-1);
        tracep->declQuad(c+227,"rvfpgasim swervolf intcon_wrapper_bd_0 io_wdata", false,-1, 63,0);
        tracep->declBus(c+229,"rvfpgasim swervolf intcon_wrapper_bd_0 io_wstrb", false,-1, 7,0);
        tracep->declBit(c+230,"rvfpgasim swervolf intcon_wrapper_bd_0 io_wlast", false,-1);
        tracep->declBit(c+231,"rvfpgasim swervolf intcon_wrapper_bd_0 io_wvalid", false,-1);
        tracep->declBit(c+9747,"rvfpgasim swervolf intcon_wrapper_bd_0 io_wready", false,-1);
        tracep->declBus(c+9748,"rvfpgasim swervolf intcon_wrapper_bd_0 io_bid", false,-1, 5,0);
        tracep->declBus(c+10989,"rvfpgasim swervolf intcon_wrapper_bd_0 io_bresp", false,-1, 1,0);
        tracep->declBit(c+9749,"rvfpgasim swervolf intcon_wrapper_bd_0 io_bvalid", false,-1);
        tracep->declBit(c+232,"rvfpgasim swervolf intcon_wrapper_bd_0 io_bready", false,-1);
        tracep->declBus(c+9750,"rvfpgasim swervolf intcon_wrapper_bd_0 io_rid", false,-1, 5,0);
        tracep->declQuad(c+9751,"rvfpgasim swervolf intcon_wrapper_bd_0 io_rdata", false,-1, 63,0);
        tracep->declBus(c+10990,"rvfpgasim swervolf intcon_wrapper_bd_0 io_rresp", false,-1, 1,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 io_rlast", false,-1);
        tracep->declBit(c+9753,"rvfpgasim swervolf intcon_wrapper_bd_0 io_rvalid", false,-1);
        tracep->declBit(c+233,"rvfpgasim swervolf intcon_wrapper_bd_0 io_rready", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb_clk", false,-1);
        tracep->declBit(c+204,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb_rst", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_clk_i", false,-1);
        tracep->declBit(c+204,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_rst_i", false,-1);
        tracep->declBus(c+9721,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_m2s_io_adr", false,-1, 31,0);
        tracep->declBus(c+9717,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_m2s_io_dat", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_m2s_io_sel", false,-1, 3,0);
        tracep->declBit(c+9720,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_m2s_io_we", false,-1);
        tracep->declBit(c+9754,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_m2s_io_cyc", false,-1);
        tracep->declBit(c+9719,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_m2s_io_stb", false,-1);
        tracep->declBus(c+10424,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_s2m_io_dat", false,-1, 31,0);
        tracep->declBit(c+10425,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_s2m_io_ack", false,-1);
        tracep->declBit(c+10426,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_s2m_io_err", false,-1);
        tracep->declBit(c+10991,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_io_cti_i", false,-1);
        tracep->declBit(c+10992,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_io_bte_i", false,-1);
        tracep->declBit(c+9755,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_io_rty_o", false,-1);
        tracep->declBus(c+9748,"rvfpgasim swervolf intcon_wrapper_bd_0 bid", false,-1, 5,0);
        tracep->declBus(c+9750,"rvfpgasim swervolf intcon_wrapper_bd_0 rid", false,-1, 5,0);
        tracep->declBus(c+9756,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_adr", false,-1, 15,2);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 rst_ni", false,-1);
        tracep->declBus(c+1910,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ifu_arid", false,-1, 2,0);
        tracep->declBus(c+1909,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ifu_araddr", false,-1, 31,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ifu_arlen", false,-1, 7,0);
        tracep->declBus(c+10977,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ifu_arsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ifu_arburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ifu_arlock", false,-1);
        tracep->declBus(c+10973,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ifu_arcache", false,-1, 3,0);
        tracep->declBus(c+10975,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ifu_arprot", false,-1, 2,0);
        tracep->declBus(c+1911,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ifu_arregion", false,-1, 3,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ifu_arqos", false,-1, 3,0);
        tracep->declBit(c+1912,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ifu_arvalid", false,-1);
        tracep->declBit(c+173,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ifu_arready", false,-1);
        tracep->declBus(c+176,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ifu_rid", false,-1, 2,0);
        tracep->declQuad(c+174,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ifu_rdata", false,-1, 63,0);
        tracep->declBus(c+178,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ifu_rresp", false,-1, 1,0);
        tracep->declBit(c+177,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ifu_rlast", false,-1);
        tracep->declBit(c+179,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ifu_rvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ifu_rready", false,-1);
        tracep->declBus(c+1915,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_awid", false,-1, 3,0);
        tracep->declBus(c+1913,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_awaddr", false,-1, 31,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_awlen", false,-1, 7,0);
        tracep->declBus(c+1917,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_awsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_awburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_awlock", false,-1);
        tracep->declBus(c+1914,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_awcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_awprot", false,-1, 2,0);
        tracep->declBus(c+1916,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_awregion", false,-1, 3,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_awqos", false,-1, 3,0);
        tracep->declBit(c+1919,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_awvalid", false,-1);
        tracep->declBit(c+181,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_lsu_awready", false,-1);
        tracep->declBus(c+1915,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_arid", false,-1, 3,0);
        tracep->declBus(c+1913,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_araddr", false,-1, 31,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_arlen", false,-1, 7,0);
        tracep->declBus(c+1917,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_arsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_arburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_arlock", false,-1);
        tracep->declBus(c+1914,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_arcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_arprot", false,-1, 2,0);
        tracep->declBus(c+1916,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_arregion", false,-1, 3,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_arqos", false,-1, 3,0);
        tracep->declBit(c+1918,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_arvalid", false,-1);
        tracep->declBit(c+180,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_lsu_arready", false,-1);
        tracep->declQuad(c+1920,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_wdata", false,-1, 63,0);
        tracep->declBus(c+1922,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_wstrb", false,-1, 7,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_wlast", false,-1);
        tracep->declBit(c+1923,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_wvalid", false,-1);
        tracep->declBit(c+191,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_lsu_wready", false,-1);
        tracep->declBus(c+182,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_lsu_bid", false,-1, 3,0);
        tracep->declBus(c+183,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_lsu_bresp", false,-1, 1,0);
        tracep->declBit(c+184,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_lsu_bvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_bready", false,-1);
        tracep->declBus(c+187,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_lsu_rid", false,-1, 3,0);
        tracep->declQuad(c+185,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_lsu_rdata", false,-1, 63,0);
        tracep->declBus(c+189,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_lsu_rresp", false,-1, 1,0);
        tracep->declBit(c+188,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_lsu_rlast", false,-1);
        tracep->declBit(c+190,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_lsu_rvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_lsu_rready", false,-1);
        tracep->declBus(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_awid", false,-1, 0,0);
        tracep->declBus(c+10439,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_awaddr", false,-1, 31,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_awlen", false,-1, 7,0);
        tracep->declBus(c+10441,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_awsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_awburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_awlock", false,-1);
        tracep->declBus(c+10973,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_awcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_awprot", false,-1, 2,0);
        tracep->declBus(c+10440,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_awregion", false,-1, 3,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_awqos", false,-1, 3,0);
        tracep->declBit(c+10443,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_awvalid", false,-1);
        tracep->declBit(c+193,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_sb_awready", false,-1);
        tracep->declBus(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_arid", false,-1, 0,0);
        tracep->declBus(c+10439,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_araddr", false,-1, 31,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_arlen", false,-1, 7,0);
        tracep->declBus(c+10441,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_arsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_arburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_arlock", false,-1);
        tracep->declBus(c+10976,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_arcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_arprot", false,-1, 2,0);
        tracep->declBus(c+10440,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_arregion", false,-1, 3,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_arqos", false,-1, 3,0);
        tracep->declBit(c+10442,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_arvalid", false,-1);
        tracep->declBit(c+192,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_sb_arready", false,-1);
        tracep->declQuad(c+10444,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_wdata", false,-1, 63,0);
        tracep->declBus(c+10446,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_wstrb", false,-1, 7,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_wlast", false,-1);
        tracep->declBit(c+10447,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_wvalid", false,-1);
        tracep->declBit(c+203,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_sb_wready", false,-1);
        tracep->declBus(c+194,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_sb_bid", false,-1, 0,0);
        tracep->declBus(c+195,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_sb_bresp", false,-1, 1,0);
        tracep->declBit(c+196,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_sb_bvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_bready", false,-1);
        tracep->declBus(c+199,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_sb_rid", false,-1, 0,0);
        tracep->declQuad(c+197,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_sb_rdata", false,-1, 63,0);
        tracep->declBus(c+201,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_sb_rresp", false,-1, 1,0);
        tracep->declBit(c+200,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_sb_rlast", false,-1);
        tracep->declBit(c+202,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_sb_rvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_sb_rready", false,-1);
        tracep->declBus(c+205,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_awid", false,-1, 5,0);
        tracep->declBus(c+206,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_awaddr", false,-1, 31,0);
        tracep->declBus(c+207,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_awlen", false,-1, 7,0);
        tracep->declBus(c+208,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_awsize", false,-1, 2,0);
        tracep->declBus(c+209,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_awburst", false,-1, 1,0);
        tracep->declBit(c+210,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_awlock", false,-1);
        tracep->declBus(c+211,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_awcache", false,-1, 3,0);
        tracep->declBus(c+212,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_awprot", false,-1, 2,0);
        tracep->declBus(c+213,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_awregion", false,-1, 3,0);
        tracep->declBus(c+214,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_awqos", false,-1, 3,0);
        tracep->declBit(c+215,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_awvalid", false,-1);
        tracep->declBit(c+9745,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_io_awready", false,-1);
        tracep->declBus(c+216,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_arid", false,-1, 5,0);
        tracep->declBus(c+217,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_araddr", false,-1, 31,0);
        tracep->declBus(c+218,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_arlen", false,-1, 7,0);
        tracep->declBus(c+219,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_arsize", false,-1, 2,0);
        tracep->declBus(c+220,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_arburst", false,-1, 1,0);
        tracep->declBit(c+221,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_arlock", false,-1);
        tracep->declBus(c+222,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_arcache", false,-1, 3,0);
        tracep->declBus(c+223,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_arprot", false,-1, 2,0);
        tracep->declBus(c+224,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_arregion", false,-1, 3,0);
        tracep->declBus(c+225,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_arqos", false,-1, 3,0);
        tracep->declBit(c+226,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_arvalid", false,-1);
        tracep->declBit(c+9746,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_io_arready", false,-1);
        tracep->declQuad(c+227,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_wdata", false,-1, 63,0);
        tracep->declBus(c+229,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_wstrb", false,-1, 7,0);
        tracep->declBit(c+230,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_wlast", false,-1);
        tracep->declBit(c+231,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_wvalid", false,-1);
        tracep->declBit(c+9747,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_io_wready", false,-1);
        tracep->declBus(c+9748,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_io_bid", false,-1, 5,0);
        tracep->declBus(c+10989,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_io_bresp", false,-1, 1,0);
        tracep->declBit(c+9749,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_io_bvalid", false,-1);
        tracep->declBit(c+232,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_bready", false,-1);
        tracep->declBus(c+9750,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_io_rid", false,-1, 5,0);
        tracep->declQuad(c+9751,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_io_rdata", false,-1, 63,0);
        tracep->declBus(c+10990,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_io_rresp", false,-1, 1,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_io_rlast", false,-1);
        tracep->declBit(c+9753,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_io_rvalid", false,-1);
        tracep->declBit(c+233,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_io_rready", false,-1);
        tracep->declBus(c+140,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_awid", false,-1, 5,0);
        tracep->declBus(c+141,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_awaddr", false,-1, 31,0);
        tracep->declBus(c+142,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_awlen", false,-1, 7,0);
        tracep->declBus(c+143,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_awsize", false,-1, 2,0);
        tracep->declBus(c+144,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_awburst", false,-1, 1,0);
        tracep->declBit(c+145,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_awlock", false,-1);
        tracep->declBus(c+146,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_awcache", false,-1, 3,0);
        tracep->declBus(c+147,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_awprot", false,-1, 2,0);
        tracep->declBus(c+148,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_awregion", false,-1, 3,0);
        tracep->declBus(c+149,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_awqos", false,-1, 3,0);
        tracep->declBit(c+150,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_awvalid", false,-1);
        tracep->declBit(c+9704,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ram_awready", false,-1);
        tracep->declBus(c+151,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_arid", false,-1, 5,0);
        tracep->declBus(c+152,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_araddr", false,-1, 31,0);
        tracep->declBus(c+153,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_arlen", false,-1, 7,0);
        tracep->declBus(c+154,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_arsize", false,-1, 2,0);
        tracep->declBus(c+155,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_arburst", false,-1, 1,0);
        tracep->declBit(c+156,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_arlock", false,-1);
        tracep->declBus(c+157,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_arcache", false,-1, 3,0);
        tracep->declBus(c+158,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_arprot", false,-1, 2,0);
        tracep->declBus(c+159,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_arregion", false,-1, 3,0);
        tracep->declBus(c+160,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_arqos", false,-1, 3,0);
        tracep->declBit(c+161,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_arvalid", false,-1);
        tracep->declBit(c+9705,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ram_arready", false,-1);
        tracep->declQuad(c+162,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_wdata", false,-1, 63,0);
        tracep->declBus(c+164,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_wstrb", false,-1, 7,0);
        tracep->declBit(c+165,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_wlast", false,-1);
        tracep->declBit(c+166,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_wvalid", false,-1);
        tracep->declBit(c+9706,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ram_wready", false,-1);
        tracep->declBus(c+9707,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ram_bid", false,-1, 5,0);
        tracep->declBus(c+10939,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ram_bresp", false,-1, 1,0);
        tracep->declBit(c+9708,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ram_bvalid", false,-1);
        tracep->declBit(c+167,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_bready", false,-1);
        tracep->declBus(c+9709,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ram_rid", false,-1, 5,0);
        tracep->declQuad(c+9710,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ram_rdata", false,-1, 63,0);
        tracep->declBus(c+10939,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ram_rresp", false,-1, 1,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ram_rlast", false,-1);
        tracep->declBit(c+9712,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 i_ram_rvalid", false,-1);
        tracep->declBit(c+168,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 o_ram_rready", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 rst_ni", false,-1);
        tracep->declBus(c+1910,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ifu_arid", false,-1, 2,0);
        tracep->declBus(c+1909,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ifu_araddr", false,-1, 31,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ifu_arlen", false,-1, 7,0);
        tracep->declBus(c+10977,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ifu_arsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ifu_arburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ifu_arlock", false,-1);
        tracep->declBus(c+10973,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ifu_arcache", false,-1, 3,0);
        tracep->declBus(c+10975,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ifu_arprot", false,-1, 2,0);
        tracep->declBus(c+1911,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ifu_arregion", false,-1, 3,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ifu_arqos", false,-1, 3,0);
        tracep->declBit(c+1912,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ifu_arvalid", false,-1);
        tracep->declBit(c+173,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ifu_arready", false,-1);
        tracep->declBus(c+176,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ifu_rid", false,-1, 2,0);
        tracep->declQuad(c+174,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ifu_rdata", false,-1, 63,0);
        tracep->declBus(c+178,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ifu_rresp", false,-1, 1,0);
        tracep->declBit(c+177,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ifu_rlast", false,-1);
        tracep->declBit(c+179,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ifu_rvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ifu_rready", false,-1);
        tracep->declBus(c+1915,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_awid", false,-1, 3,0);
        tracep->declBus(c+1913,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_awaddr", false,-1, 31,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_awlen", false,-1, 7,0);
        tracep->declBus(c+1917,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_awsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_awburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_awlock", false,-1);
        tracep->declBus(c+1914,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_awcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_awprot", false,-1, 2,0);
        tracep->declBus(c+1916,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_awregion", false,-1, 3,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_awqos", false,-1, 3,0);
        tracep->declBit(c+1919,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_awvalid", false,-1);
        tracep->declBit(c+181,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_lsu_awready", false,-1);
        tracep->declBus(c+1915,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_arid", false,-1, 3,0);
        tracep->declBus(c+1913,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_araddr", false,-1, 31,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_arlen", false,-1, 7,0);
        tracep->declBus(c+1917,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_arsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_arburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_arlock", false,-1);
        tracep->declBus(c+1914,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_arcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_arprot", false,-1, 2,0);
        tracep->declBus(c+1916,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_arregion", false,-1, 3,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_arqos", false,-1, 3,0);
        tracep->declBit(c+1918,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_arvalid", false,-1);
        tracep->declBit(c+180,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_lsu_arready", false,-1);
        tracep->declQuad(c+1920,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_wdata", false,-1, 63,0);
        tracep->declBus(c+1922,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_wstrb", false,-1, 7,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_wlast", false,-1);
        tracep->declBit(c+1923,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_wvalid", false,-1);
        tracep->declBit(c+191,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_lsu_wready", false,-1);
        tracep->declBus(c+182,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_lsu_bid", false,-1, 3,0);
        tracep->declBus(c+183,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_lsu_bresp", false,-1, 1,0);
        tracep->declBit(c+184,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_lsu_bvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_bready", false,-1);
        tracep->declBus(c+187,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_lsu_rid", false,-1, 3,0);
        tracep->declQuad(c+185,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_lsu_rdata", false,-1, 63,0);
        tracep->declBus(c+189,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_lsu_rresp", false,-1, 1,0);
        tracep->declBit(c+188,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_lsu_rlast", false,-1);
        tracep->declBit(c+190,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_lsu_rvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_lsu_rready", false,-1);
        tracep->declBus(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_awid", false,-1, 0,0);
        tracep->declBus(c+10439,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_awaddr", false,-1, 31,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_awlen", false,-1, 7,0);
        tracep->declBus(c+10441,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_awsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_awburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_awlock", false,-1);
        tracep->declBus(c+10973,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_awcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_awprot", false,-1, 2,0);
        tracep->declBus(c+10440,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_awregion", false,-1, 3,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_awqos", false,-1, 3,0);
        tracep->declBit(c+10443,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_awvalid", false,-1);
        tracep->declBit(c+193,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_sb_awready", false,-1);
        tracep->declBus(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_arid", false,-1, 0,0);
        tracep->declBus(c+10439,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_araddr", false,-1, 31,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_arlen", false,-1, 7,0);
        tracep->declBus(c+10441,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_arsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_arburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_arlock", false,-1);
        tracep->declBus(c+10976,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_arcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_arprot", false,-1, 2,0);
        tracep->declBus(c+10440,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_arregion", false,-1, 3,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_arqos", false,-1, 3,0);
        tracep->declBit(c+10442,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_arvalid", false,-1);
        tracep->declBit(c+192,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_sb_arready", false,-1);
        tracep->declQuad(c+10444,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_wdata", false,-1, 63,0);
        tracep->declBus(c+10446,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_wstrb", false,-1, 7,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_wlast", false,-1);
        tracep->declBit(c+10447,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_wvalid", false,-1);
        tracep->declBit(c+203,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_sb_wready", false,-1);
        tracep->declBus(c+194,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_sb_bid", false,-1, 0,0);
        tracep->declBus(c+195,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_sb_bresp", false,-1, 1,0);
        tracep->declBit(c+196,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_sb_bvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_bready", false,-1);
        tracep->declBus(c+199,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_sb_rid", false,-1, 0,0);
        tracep->declQuad(c+197,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_sb_rdata", false,-1, 63,0);
        tracep->declBus(c+201,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_sb_rresp", false,-1, 1,0);
        tracep->declBit(c+200,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_sb_rlast", false,-1);
        tracep->declBit(c+202,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_sb_rvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_sb_rready", false,-1);
        tracep->declBus(c+205,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_awid", false,-1, 5,0);
        tracep->declBus(c+206,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_awaddr", false,-1, 31,0);
        tracep->declBus(c+207,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_awlen", false,-1, 7,0);
        tracep->declBus(c+208,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_awsize", false,-1, 2,0);
        tracep->declBus(c+209,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_awburst", false,-1, 1,0);
        tracep->declBit(c+210,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_awlock", false,-1);
        tracep->declBus(c+211,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_awcache", false,-1, 3,0);
        tracep->declBus(c+212,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_awprot", false,-1, 2,0);
        tracep->declBus(c+213,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_awregion", false,-1, 3,0);
        tracep->declBus(c+214,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_awqos", false,-1, 3,0);
        tracep->declBit(c+215,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_awvalid", false,-1);
        tracep->declBit(c+9745,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_io_awready", false,-1);
        tracep->declBus(c+216,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_arid", false,-1, 5,0);
        tracep->declBus(c+217,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_araddr", false,-1, 31,0);
        tracep->declBus(c+218,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_arlen", false,-1, 7,0);
        tracep->declBus(c+219,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_arsize", false,-1, 2,0);
        tracep->declBus(c+220,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_arburst", false,-1, 1,0);
        tracep->declBit(c+221,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_arlock", false,-1);
        tracep->declBus(c+222,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_arcache", false,-1, 3,0);
        tracep->declBus(c+223,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_arprot", false,-1, 2,0);
        tracep->declBus(c+224,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_arregion", false,-1, 3,0);
        tracep->declBus(c+225,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_arqos", false,-1, 3,0);
        tracep->declBit(c+226,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_arvalid", false,-1);
        tracep->declBit(c+9746,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_io_arready", false,-1);
        tracep->declQuad(c+227,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_wdata", false,-1, 63,0);
        tracep->declBus(c+229,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_wstrb", false,-1, 7,0);
        tracep->declBit(c+230,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_wlast", false,-1);
        tracep->declBit(c+231,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_wvalid", false,-1);
        tracep->declBit(c+9747,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_io_wready", false,-1);
        tracep->declBus(c+9748,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_io_bid", false,-1, 5,0);
        tracep->declBus(c+10989,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_io_bresp", false,-1, 1,0);
        tracep->declBit(c+9749,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_io_bvalid", false,-1);
        tracep->declBit(c+232,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_bready", false,-1);
        tracep->declBus(c+9750,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_io_rid", false,-1, 5,0);
        tracep->declQuad(c+9751,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_io_rdata", false,-1, 63,0);
        tracep->declBus(c+10990,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_io_rresp", false,-1, 1,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_io_rlast", false,-1);
        tracep->declBit(c+9753,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_io_rvalid", false,-1);
        tracep->declBit(c+233,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_io_rready", false,-1);
        tracep->declBus(c+140,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_awid", false,-1, 5,0);
        tracep->declBus(c+141,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_awaddr", false,-1, 31,0);
        tracep->declBus(c+142,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_awlen", false,-1, 7,0);
        tracep->declBus(c+143,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_awsize", false,-1, 2,0);
        tracep->declBus(c+144,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_awburst", false,-1, 1,0);
        tracep->declBit(c+145,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_awlock", false,-1);
        tracep->declBus(c+146,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_awcache", false,-1, 3,0);
        tracep->declBus(c+147,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_awprot", false,-1, 2,0);
        tracep->declBus(c+148,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_awregion", false,-1, 3,0);
        tracep->declBus(c+149,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_awqos", false,-1, 3,0);
        tracep->declBit(c+150,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_awvalid", false,-1);
        tracep->declBit(c+9704,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ram_awready", false,-1);
        tracep->declBus(c+151,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_arid", false,-1, 5,0);
        tracep->declBus(c+152,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_araddr", false,-1, 31,0);
        tracep->declBus(c+153,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_arlen", false,-1, 7,0);
        tracep->declBus(c+154,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_arsize", false,-1, 2,0);
        tracep->declBus(c+155,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_arburst", false,-1, 1,0);
        tracep->declBit(c+156,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_arlock", false,-1);
        tracep->declBus(c+157,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_arcache", false,-1, 3,0);
        tracep->declBus(c+158,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_arprot", false,-1, 2,0);
        tracep->declBus(c+159,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_arregion", false,-1, 3,0);
        tracep->declBus(c+160,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_arqos", false,-1, 3,0);
        tracep->declBit(c+161,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_arvalid", false,-1);
        tracep->declBit(c+9705,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ram_arready", false,-1);
        tracep->declQuad(c+162,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_wdata", false,-1, 63,0);
        tracep->declBus(c+164,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_wstrb", false,-1, 7,0);
        tracep->declBit(c+165,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_wlast", false,-1);
        tracep->declBit(c+166,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_wvalid", false,-1);
        tracep->declBit(c+9706,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ram_wready", false,-1);
        tracep->declBus(c+9707,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ram_bid", false,-1, 5,0);
        tracep->declBus(c+10939,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ram_bresp", false,-1, 1,0);
        tracep->declBit(c+9708,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ram_bvalid", false,-1);
        tracep->declBit(c+167,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_bready", false,-1);
        tracep->declBus(c+9709,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ram_rid", false,-1, 5,0);
        tracep->declQuad(c+9710,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ram_rdata", false,-1, 63,0);
        tracep->declBus(c+10939,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ram_rresp", false,-1, 1,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ram_rlast", false,-1);
        tracep->declBit(c+9712,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 i_ram_rvalid", false,-1);
        tracep->declBit(c+168,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 o_ram_rready", false,-1);
        tracep->declBus(c+10993,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 NoMasters", false,-1, 31,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 NoSlaves", false,-1, 31,0);
        tracep->declBus(c+10995,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 AxiIdWidthMasters", false,-1, 31,0);
        tracep->declBus(c+10995,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 AxiIdUsed", false,-1, 31,0);
        tracep->declBus(c+10996,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 AxiIdWidthSlaves", false,-1, 31,0);
        tracep->declBus(c+10997,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 AxiAddrWidth", false,-1, 31,0);
        tracep->declBus(c+10998,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 AxiDataWidth", false,-1, 31,0);
        tracep->declBus(c+10999,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 AxiStrbWidth", false,-1, 31,0);
        tracep->declBus(c+11000,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 AxiUserWidth", false,-1, 31,0);
        tracep->declArray(c+11001,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 xbar_cfg", false,-1, 298,0);
        tracep->declArray(c+11011,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 AddrMap", false,-1, 191,0);
        tracep->declArray(c+10187,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 masters_req", false,-1, 650,0);
        tracep->declArray(c+234,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 masters_resp", false,-1, 251,0);
        tracep->declArray(c+242,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 slaves_req", false,-1, 441,0);
        tracep->declArray(c+9757,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 slaves_resp", false,-1, 175,0);
        tracep->declArray(c+11017,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar Cfg", false,-1, 298,0);
        tracep->declBit(c+11027,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar ATOPs", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar rst_ni", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar test_i", false,-1);
        tracep->declArray(c+10187,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar slv_ports_req_i", false,-1, 650,0);
        tracep->declArray(c+234,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar slv_ports_resp_o", false,-1, 251,0);
        tracep->declArray(c+242,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar mst_ports_req_o", false,-1, 441,0);
        tracep->declArray(c+9757,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar mst_ports_resp_i", false,-1, 175,0);
        tracep->declArray(c+11011,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar addr_map_i", false,-1, 191,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar en_default_mst_port_i", false,-1, 2,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar default_mst_port_i", false,-1, 2,0);
        tracep->declArray(c+256,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar slv_reqs", false,-1, 1952,0);
        tracep->declArray(c+318,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar slv_resps", false,-1, 755,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar cfg_NoMstPorts", false,-1, 31,0);
        tracep->declArray(c+342,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar mst_reqs", false,-1, 1301,0);
        tracep->declArray(c+383,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar mst_resps", false,-1, 503,0);
        tracep->declBus(c+10518,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] dec_aw", false,-1, 0,0);
        tracep->declBus(c+10519,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] dec_ar", false,-1, 0,0);
        tracep->declBus(c+10520,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] slv_aw_select", false,-1, 1,0);
        tracep->declBus(c+10521,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] slv_ar_select", false,-1, 1,0);
        tracep->declBit(c+10522,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] dec_aw_valid", false,-1);
        tracep->declBit(c+10523,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] dec_aw_error", false,-1);
        tracep->declBit(c+10524,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] dec_ar_valid", false,-1);
        tracep->declBit(c+10525,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] dec_ar_error", false,-1);
        tracep->declBus(c+10526,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] dec_aw", false,-1, 0,0);
        tracep->declBus(c+10527,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] dec_ar", false,-1, 0,0);
        tracep->declBus(c+10528,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] slv_aw_select", false,-1, 1,0);
        tracep->declBus(c+10529,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] slv_ar_select", false,-1, 1,0);
        tracep->declBit(c+10530,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] dec_aw_valid", false,-1);
        tracep->declBit(c+10531,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] dec_aw_error", false,-1);
        tracep->declBit(c+10532,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] dec_ar_valid", false,-1);
        tracep->declBit(c+10533,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] dec_ar_error", false,-1);
        tracep->declBus(c+10534,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] dec_aw", false,-1, 0,0);
        tracep->declBus(c+10535,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] dec_ar", false,-1, 0,0);
        tracep->declBus(c+10536,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] slv_aw_select", false,-1, 1,0);
        tracep->declBus(c+10537,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] slv_ar_select", false,-1, 1,0);
        tracep->declBit(c+10538,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] dec_aw_valid", false,-1);
        tracep->declBit(c+10539,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] dec_aw_error", false,-1);
        tracep->declBit(c+10540,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] dec_ar_valid", false,-1);
        tracep->declBit(c+10541,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] dec_ar_error", false,-1);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_aw_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_aw_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+11000,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_aw_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+10208,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+11028,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_aw_decode addr_map_i", false,-1, 191,0);
        tracep->declBus(c+10518,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_aw_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+10522,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_aw_decode dec_valid_o", false,-1);
        tracep->declBit(c+10523,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_aw_decode dec_error_o", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_aw_decode en_default_idx_i", false,-1);
        tracep->declBus(c+11034,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_aw_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+10542,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_aw_decode matched_rules", false,-1, 1,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_aw_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_ar_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_ar_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+11000,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_ar_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+10209,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+11035,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_ar_decode addr_map_i", false,-1, 191,0);
        tracep->declBus(c+10519,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_ar_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+10524,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_ar_decode dec_valid_o", false,-1);
        tracep->declBit(c+10525,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_ar_decode dec_error_o", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_ar_decode en_default_idx_i", false,-1);
        tracep->declBus(c+11041,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_ar_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+10543,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_ar_decode matched_rules", false,-1, 1,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_ar_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+10995,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+11042,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv Resp", false,-1, 1,0);
        tracep->declBus(c+10998,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv RespWidth", false,-1, 31,0);
        tracep->declQuad(c+11043,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv RespData", false,-1, 63,0);
        tracep->declBit(c+11027,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv ATOPs", false,-1);
        tracep->declBus(c+10995,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv MaxTrans", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv rst_ni", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv test_i", false,-1);
        tracep->declArray(c+399,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv slv_req_i", false,-1, 216,0);
        tracep->declArray(c+1699,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv slv_resp_o", false,-1, 83,0);
        tracep->declArray(c+399,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv err_req", false,-1, 216,0);
        tracep->declArray(c+1699,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv err_resp", false,-1, 83,0);
        tracep->declBit(c+9020,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv w_fifo_full", false,-1);
        tracep->declBit(c+406,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv w_fifo_empty", false,-1);
        tracep->declBit(c+407,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv w_fifo_push", false,-1);
        tracep->declBit(c+408,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv w_fifo_pop", false,-1);
        tracep->declBus(c+409,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv w_fifo_data", false,-1, 3,0);
        tracep->declBit(c+9021,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv b_fifo_full", false,-1);
        tracep->declBit(c+9022,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv b_fifo_empty", false,-1);
        tracep->declBit(c+410,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv b_fifo_push", false,-1);
        tracep->declBit(c+411,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv b_fifo_pop", false,-1);
        tracep->declBus(c+9023,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv b_fifo_data", false,-1, 3,0);
        tracep->declBus(c+412,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv r_fifo_inp", false,-1, 11,0);
        tracep->declBit(c+9024,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv r_fifo_full", false,-1);
        tracep->declBit(c+9025,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv r_fifo_empty", false,-1);
        tracep->declBit(c+413,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv r_fifo_push", false,-1);
        tracep->declBit(c+414,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv r_fifo_pop", false,-1);
        tracep->declBus(c+9026,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv r_fifo_data", false,-1, 11,0);
        tracep->declBit(c+415,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv r_cnt_clear", false,-1);
        tracep->declBit(c+416,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv r_cnt_en", false,-1);
        tracep->declBit(c+9027,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv r_cnt_load", false,-1);
        tracep->declBus(c+9028,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv r_current_beat", false,-1, 7,0);
        tracep->declBit(c+417,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv r_busy_d", false,-1);
        tracep->declBit(c+9029,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv r_busy_q", false,-1);
        tracep->declBit(c+418,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv r_busy_load", false,-1);
        tracep->declBit(c+11045,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+10997,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10995,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo flush_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+9020,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo full_o", false,-1);
        tracep->declBit(c+406,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo empty_o", false,-1);
        tracep->declBus(c+9030,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+419,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo data_i", false,-1, 3,0);
        tracep->declBit(c+407,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo push_i", false,-1);
        tracep->declBus(c+409,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo data_o", false,-1, 3,0);
        tracep->declBit(c+408,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo pop_i", false,-1);
        tracep->declBus(c+10995,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+420,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+421,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+9031,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+422,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+9032,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+423,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+9033,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo status_cnt_q", false,-1, 2,0);
        tracep->declBus(c+424,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo mem_n", false,-1, 15,0);
        tracep->declBus(c+9034,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_w_fifo mem_q", false,-1, 15,0);
        tracep->declBit(c+11027,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+10997,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+11000,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo rst_ni", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo flush_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo testmode_i", false,-1);
        tracep->declBit(c+9021,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo full_o", false,-1);
        tracep->declBit(c+9022,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo empty_o", false,-1);
        tracep->declBus(c+9035,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+409,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo data_i", false,-1, 3,0);
        tracep->declBit(c+410,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo push_i", false,-1);
        tracep->declBus(c+9023,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo data_o", false,-1, 3,0);
        tracep->declBit(c+411,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo pop_i", false,-1);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+425,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo gate_clock", false,-1);
        tracep->declBus(c+426,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+9036,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+427,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+9037,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+428,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+9038,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+429,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo mem_n", false,-1, 7,0);
        tracep->declBus(c+9039,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_b_fifo mem_q", false,-1, 7,0);
        tracep->declBit(c+11027,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+10997,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10995,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo rst_ni", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo flush_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo testmode_i", false,-1);
        tracep->declBit(c+9024,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo full_o", false,-1);
        tracep->declBit(c+9025,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo empty_o", false,-1);
        tracep->declBus(c+9040,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+412,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo data_i", false,-1, 11,0);
        tracep->declBit(c+413,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo push_i", false,-1);
        tracep->declBus(c+9026,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo data_o", false,-1, 11,0);
        tracep->declBit(c+414,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo pop_i", false,-1);
        tracep->declBus(c+10995,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+430,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo gate_clock", false,-1);
        tracep->declBus(c+431,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+9041,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+432,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+9042,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+433,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+9043,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo status_cnt_q", false,-1, 2,0);
        tracep->declQuad(c+434,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo mem_n", false,-1, 47,0);
        tracep->declQuad(c+9044,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_fifo mem_q", false,-1, 47,0);
        tracep->declBus(c+10999,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+11027,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter rst_ni", false,-1);
        tracep->declBit(c+415,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter clear_i", false,-1);
        tracep->declBit(c+416,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter en_i", false,-1);
        tracep->declBit(c+9027,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter load_i", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter down_i", false,-1);
        tracep->declBus(c+9046,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter d_i", false,-1, 7,0);
        tracep->declBus(c+9028,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter q_o", false,-1, 7,0);
        tracep->declBit(c+9047,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter overflow_o", false,-1);
        tracep->declBus(c+10999,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+11027,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter rst_ni", false,-1);
        tracep->declBit(c+415,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter clear_i", false,-1);
        tracep->declBit(c+416,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter en_i", false,-1);
        tracep->declBit(c+9027,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter load_i", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter down_i", false,-1);
        tracep->declBus(c+11046,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter delta_i", false,-1, 7,0);
        tracep->declBus(c+9046,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter d_i", false,-1, 7,0);
        tracep->declBus(c+9028,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter q_o", false,-1, 7,0);
        tracep->declBit(c+9047,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter overflow_o", false,-1);
        tracep->declBus(c+9048,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter counter_q", false,-1, 8,0);
        tracep->declBus(c+436,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[0] i_axi_err_slv i_r_counter i_counter counter_d", false,-1, 8,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_aw_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_aw_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+11000,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_aw_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+10210,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+11028,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_aw_decode addr_map_i", false,-1, 191,0);
        tracep->declBus(c+10526,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_aw_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+10530,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_aw_decode dec_valid_o", false,-1);
        tracep->declBit(c+10531,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_aw_decode dec_error_o", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_aw_decode en_default_idx_i", false,-1);
        tracep->declBus(c+11034,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_aw_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+10544,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_aw_decode matched_rules", false,-1, 1,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_aw_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_ar_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_ar_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+11000,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_ar_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+10211,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+11035,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_ar_decode addr_map_i", false,-1, 191,0);
        tracep->declBus(c+10527,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_ar_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+10532,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_ar_decode dec_valid_o", false,-1);
        tracep->declBit(c+10533,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_ar_decode dec_error_o", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_ar_decode en_default_idx_i", false,-1);
        tracep->declBus(c+11041,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_ar_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+10545,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_ar_decode matched_rules", false,-1, 1,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_ar_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+10995,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+11042,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv Resp", false,-1, 1,0);
        tracep->declBus(c+10998,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv RespWidth", false,-1, 31,0);
        tracep->declQuad(c+11043,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv RespData", false,-1, 63,0);
        tracep->declBit(c+11027,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv ATOPs", false,-1);
        tracep->declBus(c+10995,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv MaxTrans", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv rst_ni", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv test_i", false,-1);
        tracep->declArray(c+437,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv slv_req_i", false,-1, 216,0);
        tracep->declArray(c+1702,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv slv_resp_o", false,-1, 83,0);
        tracep->declArray(c+437,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv err_req", false,-1, 216,0);
        tracep->declArray(c+1702,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv err_resp", false,-1, 83,0);
        tracep->declBit(c+9049,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv w_fifo_full", false,-1);
        tracep->declBit(c+444,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv w_fifo_empty", false,-1);
        tracep->declBit(c+445,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv w_fifo_push", false,-1);
        tracep->declBit(c+446,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv w_fifo_pop", false,-1);
        tracep->declBus(c+447,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv w_fifo_data", false,-1, 3,0);
        tracep->declBit(c+9050,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv b_fifo_full", false,-1);
        tracep->declBit(c+9051,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv b_fifo_empty", false,-1);
        tracep->declBit(c+448,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv b_fifo_push", false,-1);
        tracep->declBit(c+449,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv b_fifo_pop", false,-1);
        tracep->declBus(c+9052,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv b_fifo_data", false,-1, 3,0);
        tracep->declBus(c+450,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv r_fifo_inp", false,-1, 11,0);
        tracep->declBit(c+9053,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv r_fifo_full", false,-1);
        tracep->declBit(c+9054,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv r_fifo_empty", false,-1);
        tracep->declBit(c+451,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv r_fifo_push", false,-1);
        tracep->declBit(c+452,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv r_fifo_pop", false,-1);
        tracep->declBus(c+9055,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv r_fifo_data", false,-1, 11,0);
        tracep->declBit(c+453,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv r_cnt_clear", false,-1);
        tracep->declBit(c+454,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv r_cnt_en", false,-1);
        tracep->declBit(c+9056,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv r_cnt_load", false,-1);
        tracep->declBus(c+9057,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv r_current_beat", false,-1, 7,0);
        tracep->declBit(c+455,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv r_busy_d", false,-1);
        tracep->declBit(c+9058,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv r_busy_q", false,-1);
        tracep->declBit(c+456,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv r_busy_load", false,-1);
        tracep->declBit(c+11045,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+10997,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10995,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo flush_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+9049,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo full_o", false,-1);
        tracep->declBit(c+444,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo empty_o", false,-1);
        tracep->declBus(c+9059,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+457,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo data_i", false,-1, 3,0);
        tracep->declBit(c+445,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo push_i", false,-1);
        tracep->declBus(c+447,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo data_o", false,-1, 3,0);
        tracep->declBit(c+446,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo pop_i", false,-1);
        tracep->declBus(c+10995,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+458,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+459,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+9060,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+460,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+9061,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+461,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+9062,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo status_cnt_q", false,-1, 2,0);
        tracep->declBus(c+462,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo mem_n", false,-1, 15,0);
        tracep->declBus(c+9063,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_w_fifo mem_q", false,-1, 15,0);
        tracep->declBit(c+11027,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+10997,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+11000,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo rst_ni", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo flush_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo testmode_i", false,-1);
        tracep->declBit(c+9050,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo full_o", false,-1);
        tracep->declBit(c+9051,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo empty_o", false,-1);
        tracep->declBus(c+9064,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+447,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo data_i", false,-1, 3,0);
        tracep->declBit(c+448,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo push_i", false,-1);
        tracep->declBus(c+9052,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo data_o", false,-1, 3,0);
        tracep->declBit(c+449,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo pop_i", false,-1);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+463,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo gate_clock", false,-1);
        tracep->declBus(c+464,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+9065,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+465,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+9066,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+466,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+9067,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+467,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo mem_n", false,-1, 7,0);
        tracep->declBus(c+9068,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_b_fifo mem_q", false,-1, 7,0);
        tracep->declBit(c+11027,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+10997,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10995,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo rst_ni", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo flush_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo testmode_i", false,-1);
        tracep->declBit(c+9053,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo full_o", false,-1);
        tracep->declBit(c+9054,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo empty_o", false,-1);
        tracep->declBus(c+9069,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+450,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo data_i", false,-1, 11,0);
        tracep->declBit(c+451,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo push_i", false,-1);
        tracep->declBus(c+9055,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo data_o", false,-1, 11,0);
        tracep->declBit(c+452,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo pop_i", false,-1);
        tracep->declBus(c+10995,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+468,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo gate_clock", false,-1);
        tracep->declBus(c+469,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+9070,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+470,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+9071,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+471,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+9072,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo status_cnt_q", false,-1, 2,0);
        tracep->declQuad(c+472,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo mem_n", false,-1, 47,0);
        tracep->declQuad(c+9073,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_fifo mem_q", false,-1, 47,0);
        tracep->declBus(c+10999,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+11027,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter rst_ni", false,-1);
        tracep->declBit(c+453,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter clear_i", false,-1);
        tracep->declBit(c+454,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter en_i", false,-1);
        tracep->declBit(c+9056,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter load_i", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter down_i", false,-1);
        tracep->declBus(c+9075,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter d_i", false,-1, 7,0);
        tracep->declBus(c+9057,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter q_o", false,-1, 7,0);
        tracep->declBit(c+9076,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter overflow_o", false,-1);
        tracep->declBus(c+10999,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+11027,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter rst_ni", false,-1);
        tracep->declBit(c+453,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter clear_i", false,-1);
        tracep->declBit(c+454,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter en_i", false,-1);
        tracep->declBit(c+9056,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter load_i", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter down_i", false,-1);
        tracep->declBus(c+11046,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter delta_i", false,-1, 7,0);
        tracep->declBus(c+9075,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter d_i", false,-1, 7,0);
        tracep->declBus(c+9057,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter q_o", false,-1, 7,0);
        tracep->declBit(c+9076,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter overflow_o", false,-1);
        tracep->declBus(c+9077,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter counter_q", false,-1, 8,0);
        tracep->declBus(c+474,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[1] i_axi_err_slv i_r_counter i_counter counter_d", false,-1, 8,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_aw_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_aw_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+11000,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_aw_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+10212,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_aw_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+11028,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_aw_decode addr_map_i", false,-1, 191,0);
        tracep->declBus(c+10534,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_aw_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+10538,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_aw_decode dec_valid_o", false,-1);
        tracep->declBit(c+10539,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_aw_decode dec_error_o", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_aw_decode en_default_idx_i", false,-1);
        tracep->declBus(c+11034,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_aw_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+10546,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_aw_decode matched_rules", false,-1, 1,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_aw_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_ar_decode NoIndices", false,-1, 31,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_ar_decode NoRules", false,-1, 31,0);
        tracep->declBus(c+11000,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_ar_decode IdxWidth", false,-1, 31,0);
        tracep->declBus(c+10213,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_ar_decode addr_i", false,-1, 31,0);
        tracep->declArray(c+11035,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_ar_decode addr_map_i", false,-1, 191,0);
        tracep->declBus(c+10535,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_ar_decode idx_o", false,-1, 0,0);
        tracep->declBit(c+10540,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_ar_decode dec_valid_o", false,-1);
        tracep->declBit(c+10541,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_ar_decode dec_error_o", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_ar_decode en_default_idx_i", false,-1);
        tracep->declBus(c+11041,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_ar_decode default_idx_i", false,-1, 0,0);
        tracep->declBus(c+10547,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_ar_decode matched_rules", false,-1, 1,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_ar_decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+10995,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv AxiIdWidth", false,-1, 31,0);
        tracep->declBus(c+11042,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv Resp", false,-1, 1,0);
        tracep->declBus(c+10998,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv RespWidth", false,-1, 31,0);
        tracep->declQuad(c+11043,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv RespData", false,-1, 63,0);
        tracep->declBit(c+11027,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv ATOPs", false,-1);
        tracep->declBus(c+10995,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv MaxTrans", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv rst_ni", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv test_i", false,-1);
        tracep->declArray(c+475,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv slv_req_i", false,-1, 216,0);
        tracep->declArray(c+1705,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv slv_resp_o", false,-1, 83,0);
        tracep->declArray(c+475,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv err_req", false,-1, 216,0);
        tracep->declArray(c+1705,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv err_resp", false,-1, 83,0);
        tracep->declBit(c+9078,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv w_fifo_full", false,-1);
        tracep->declBit(c+482,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv w_fifo_empty", false,-1);
        tracep->declBit(c+483,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv w_fifo_push", false,-1);
        tracep->declBit(c+484,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv w_fifo_pop", false,-1);
        tracep->declBus(c+485,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv w_fifo_data", false,-1, 3,0);
        tracep->declBit(c+9079,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv b_fifo_full", false,-1);
        tracep->declBit(c+9080,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv b_fifo_empty", false,-1);
        tracep->declBit(c+486,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv b_fifo_push", false,-1);
        tracep->declBit(c+487,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv b_fifo_pop", false,-1);
        tracep->declBus(c+9081,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv b_fifo_data", false,-1, 3,0);
        tracep->declBus(c+488,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv r_fifo_inp", false,-1, 11,0);
        tracep->declBit(c+9082,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv r_fifo_full", false,-1);
        tracep->declBit(c+9083,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv r_fifo_empty", false,-1);
        tracep->declBit(c+489,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv r_fifo_push", false,-1);
        tracep->declBit(c+490,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv r_fifo_pop", false,-1);
        tracep->declBus(c+9084,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv r_fifo_data", false,-1, 11,0);
        tracep->declBit(c+491,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv r_cnt_clear", false,-1);
        tracep->declBit(c+492,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv r_cnt_en", false,-1);
        tracep->declBit(c+9085,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv r_cnt_load", false,-1);
        tracep->declBus(c+9086,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv r_current_beat", false,-1, 7,0);
        tracep->declBit(c+493,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv r_busy_d", false,-1);
        tracep->declBit(c+9087,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv r_busy_q", false,-1);
        tracep->declBit(c+494,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv r_busy_load", false,-1);
        tracep->declBit(c+11045,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+10997,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10995,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo rst_ni", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo flush_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo testmode_i", false,-1);
        tracep->declBit(c+9078,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo full_o", false,-1);
        tracep->declBit(c+482,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo empty_o", false,-1);
        tracep->declBus(c+9088,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+495,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo data_i", false,-1, 3,0);
        tracep->declBit(c+483,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo push_i", false,-1);
        tracep->declBus(c+485,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo data_o", false,-1, 3,0);
        tracep->declBit(c+484,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo pop_i", false,-1);
        tracep->declBus(c+10995,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+496,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo gate_clock", false,-1);
        tracep->declBus(c+497,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+9089,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+498,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+9090,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+499,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+9091,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo status_cnt_q", false,-1, 2,0);
        tracep->declBus(c+500,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo mem_n", false,-1, 15,0);
        tracep->declBus(c+9092,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_w_fifo mem_q", false,-1, 15,0);
        tracep->declBit(c+11027,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+10997,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+11000,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo rst_ni", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo flush_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo testmode_i", false,-1);
        tracep->declBit(c+9079,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo full_o", false,-1);
        tracep->declBit(c+9080,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo empty_o", false,-1);
        tracep->declBus(c+9093,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo usage_o", false,-1, 0,0);
        tracep->declBus(c+485,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo data_i", false,-1, 3,0);
        tracep->declBit(c+486,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo push_i", false,-1);
        tracep->declBus(c+9081,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo data_o", false,-1, 3,0);
        tracep->declBit(c+487,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo pop_i", false,-1);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+501,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo gate_clock", false,-1);
        tracep->declBus(c+502,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo read_pointer_n", false,-1, 0,0);
        tracep->declBus(c+9094,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo read_pointer_q", false,-1, 0,0);
        tracep->declBus(c+503,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo write_pointer_n", false,-1, 0,0);
        tracep->declBus(c+9095,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo write_pointer_q", false,-1, 0,0);
        tracep->declBus(c+504,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo status_cnt_n", false,-1, 1,0);
        tracep->declBus(c+9096,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo status_cnt_q", false,-1, 1,0);
        tracep->declBus(c+505,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo mem_n", false,-1, 7,0);
        tracep->declBus(c+9097,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_b_fifo mem_q", false,-1, 7,0);
        tracep->declBit(c+11027,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo FALL_THROUGH", false,-1);
        tracep->declBus(c+10997,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10995,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo DEPTH", false,-1, 31,0);
        tracep->declBus(c+10994,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo ADDR_DEPTH", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo rst_ni", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo flush_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo testmode_i", false,-1);
        tracep->declBit(c+9082,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo full_o", false,-1);
        tracep->declBit(c+9083,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo empty_o", false,-1);
        tracep->declBus(c+9098,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo usage_o", false,-1, 1,0);
        tracep->declBus(c+488,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo data_i", false,-1, 11,0);
        tracep->declBit(c+489,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo push_i", false,-1);
        tracep->declBus(c+9084,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo data_o", false,-1, 11,0);
        tracep->declBit(c+490,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo pop_i", false,-1);
        tracep->declBus(c+10995,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo FifoDepth", false,-1, 31,0);
        tracep->declBit(c+506,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo gate_clock", false,-1);
        tracep->declBus(c+507,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo read_pointer_n", false,-1, 1,0);
        tracep->declBus(c+9099,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo read_pointer_q", false,-1, 1,0);
        tracep->declBus(c+508,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo write_pointer_n", false,-1, 1,0);
        tracep->declBus(c+9100,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo write_pointer_q", false,-1, 1,0);
        tracep->declBus(c+509,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo status_cnt_n", false,-1, 2,0);
        tracep->declBus(c+9101,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo status_cnt_q", false,-1, 2,0);
        tracep->declQuad(c+510,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo mem_n", false,-1, 47,0);
        tracep->declQuad(c+9102,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_fifo mem_q", false,-1, 47,0);
        tracep->declBus(c+10999,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+11027,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter rst_ni", false,-1);
        tracep->declBit(c+491,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter clear_i", false,-1);
        tracep->declBit(c+492,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter en_i", false,-1);
        tracep->declBit(c+9085,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter load_i", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter down_i", false,-1);
        tracep->declBus(c+9104,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter d_i", false,-1, 7,0);
        tracep->declBus(c+9086,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter q_o", false,-1, 7,0);
        tracep->declBit(c+9105,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter overflow_o", false,-1);
        tracep->declBus(c+10999,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter WIDTH", false,-1, 31,0);
        tracep->declBit(c+11027,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter STICKY_OVERFLOW", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter clk_i", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter rst_ni", false,-1);
        tracep->declBit(c+491,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter clear_i", false,-1);
        tracep->declBit(c+492,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter en_i", false,-1);
        tracep->declBit(c+9085,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter load_i", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter down_i", false,-1);
        tracep->declBus(c+11046,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter delta_i", false,-1, 7,0);
        tracep->declBus(c+9104,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter d_i", false,-1, 7,0);
        tracep->declBus(c+9086,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter q_o", false,-1, 7,0);
        tracep->declBit(c+9105,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter overflow_o", false,-1);
        tracep->declBus(c+9106,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter counter_q", false,-1, 8,0);
        tracep->declBus(c+512,"rvfpgasim swervolf intcon_wrapper_bd_0 axi_intercon3 axi_intercon2 axi_xbar gen_slv_port_demux[2] i_axi_err_slv i_r_counter i_counter counter_d", false,-1, 8,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb AW", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb IW", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb i_clk", false,-1);
        tracep->declBit(c+204,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb i_rst", false,-1);
        tracep->declBus(c+9756,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb o_wb_adr", false,-1, 15,2);
        tracep->declBus(c+9717,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb o_wb_dat", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb o_wb_sel", false,-1, 3,0);
        tracep->declBit(c+9720,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb o_wb_we", false,-1);
        tracep->declBit(c+9754,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb o_wb_cyc", false,-1);
        tracep->declBit(c+9719,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb o_wb_stb", false,-1);
        tracep->declBus(c+10424,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb i_wb_rdt", false,-1, 31,0);
        tracep->declBit(c+10425,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb i_wb_ack", false,-1);
        tracep->declBit(c+10426,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb i_wb_err", false,-1);
        tracep->declBus(c+513,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb i_awaddr", false,-1, 15,0);
        tracep->declBus(c+11048,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb i_awid", false,-1, -1,0);
        tracep->declBit(c+215,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb i_awvalid", false,-1);
        tracep->declBit(c+9745,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb o_awready", false,-1);
        tracep->declBus(c+514,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb i_araddr", false,-1, 15,0);
        tracep->declBus(c+11049,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb i_arid", false,-1, -1,0);
        tracep->declBit(c+226,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb i_arvalid", false,-1);
        tracep->declBit(c+9746,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb o_arready", false,-1);
        tracep->declQuad(c+227,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb i_wdata", false,-1, 63,0);
        tracep->declBus(c+229,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb i_wstrb", false,-1, 7,0);
        tracep->declBit(c+231,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb i_wvalid", false,-1);
        tracep->declBit(c+9747,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb o_wready", false,-1);
        tracep->declBus(c+9763,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb o_bid", false,-1, -1,0);
        tracep->declBus(c+10939,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb o_bresp", false,-1, 1,0);
        tracep->declBit(c+9749,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb o_bvalid", false,-1);
        tracep->declBit(c+232,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb i_bready", false,-1);
        tracep->declQuad(c+9751,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb o_rdata", false,-1, 63,0);
        tracep->declBus(c+9764,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb o_rid", false,-1, -1,0);
        tracep->declBus(c+10939,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb o_rresp", false,-1, 1,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb o_rlast", false,-1);
        tracep->declBit(c+9753,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb o_rvalid", false,-1);
        tracep->declBit(c+233,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb i_rready", false,-1);
        tracep->declBit(c+9765,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb hi_32b_w", false,-1);
        tracep->declBit(c+9766,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb arbiter", false,-1);
        tracep->declBus(c+9767,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb wb_rdt_low", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb STATESIZE", false,-1, 31,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb IDLE", false,-1, 3,0);
        tracep->declBus(c+10945,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb AWACK", false,-1, 3,0);
        tracep->declBus(c+11050,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb WBWACK", false,-1, 3,0);
        tracep->declBus(c+11051,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb WBRACK1", false,-1, 3,0);
        tracep->declBus(c+11052,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb WBR2", false,-1, 3,0);
        tracep->declBus(c+11053,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb WBRACK2", false,-1, 3,0);
        tracep->declBus(c+11054,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb BAXI", false,-1, 3,0);
        tracep->declBus(c+11055,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb RRAXI", false,-1, 3,0);
        tracep->declBus(c+9768,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb cs", false,-1, 3,0);
        tracep->declBit(c+9769,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb aw_req", false,-1);
        tracep->declBit(c+9770,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb w_req", false,-1);
        tracep->declBit(c+9771,"rvfpgasim swervolf intcon_wrapper_bd_0 axi2wb ar_req", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_clk_i", false,-1);
        tracep->declBit(c+204,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_rst_i", false,-1);
        tracep->declBus(c+9721,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_io_adr_i", false,-1, 31,0);
        tracep->declBus(c+9717,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_io_dat_i", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_io_sel_i", false,-1, 3,0);
        tracep->declBit(c+9720,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_io_we_i", false,-1);
        tracep->declBit(c+9754,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_io_cyc_i", false,-1);
        tracep->declBit(c+9719,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_io_stb_i", false,-1);
        tracep->declBus(c+10983,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_io_cti_i", false,-1, 2,0);
        tracep->declBus(c+10984,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_io_bte_i", false,-1, 1,0);
        tracep->declBus(c+10424,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_io_dat_o", false,-1, 31,0);
        tracep->declBit(c+10425,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_io_ack_o", false,-1);
        tracep->declBit(c+10426,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_io_err_o", false,-1);
        tracep->declBit(c+9755,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_io_rty_o", false,-1);
        tracep->declBus(c+9721,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_rom_adr_o", false,-1, 31,0);
        tracep->declBus(c+9717,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_rom_dat_o", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_rom_sel_o", false,-1, 3,0);
        tracep->declBit(c+9720,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_rom_we_o", false,-1);
        tracep->declBit(c+9722,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_rom_cyc_o", false,-1);
        tracep->declBit(c+9719,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_rom_stb_o", false,-1);
        tracep->declBus(c+10983,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_rom_cti_o", false,-1, 2,0);
        tracep->declBus(c+10984,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_rom_bte_o", false,-1, 1,0);
        tracep->declBus(c+9714,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_rom_dat_i", false,-1, 31,0);
        tracep->declBit(c+9713,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_rom_ack_i", false,-1);
        tracep->declBit(c+10985,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_rom_err_i", false,-1);
        tracep->declBit(c+10986,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_rom_rty_i", false,-1);
        tracep->declBus(c+9721,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_flash_adr_o", false,-1, 31,0);
        tracep->declBus(c+9717,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_flash_dat_o", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_flash_sel_o", false,-1, 3,0);
        tracep->declBit(c+9720,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_flash_we_o", false,-1);
        tracep->declBit(c+9741,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_flash_cyc_o", false,-1);
        tracep->declBit(c+9719,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_flash_stb_o", false,-1);
        tracep->declBus(c+10983,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_flash_cti_o", false,-1, 2,0);
        tracep->declBus(c+10984,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_flash_bte_o", false,-1, 1,0);
        tracep->declBus(c+10987,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_flash_dat_i", false,-1, 31,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_flash_ack_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_flash_err_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_flash_rty_i", false,-1);
        tracep->declBus(c+9721,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_sys_adr_o", false,-1, 31,0);
        tracep->declBus(c+9717,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_sys_dat_o", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_sys_sel_o", false,-1, 3,0);
        tracep->declBit(c+9720,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_sys_we_o", false,-1);
        tracep->declBit(c+9723,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_sys_cyc_o", false,-1);
        tracep->declBit(c+9719,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_sys_stb_o", false,-1);
        tracep->declBus(c+10983,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_sys_cti_o", false,-1, 2,0);
        tracep->declBus(c+10984,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_sys_bte_o", false,-1, 1,0);
        tracep->declBus(c+9728,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_sys_dat_i", false,-1, 31,0);
        tracep->declBit(c+9727,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_sys_ack_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_sys_err_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_sys_rty_i", false,-1);
        tracep->declBus(c+9721,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_uart_adr_o", false,-1, 31,0);
        tracep->declBus(c+9717,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_uart_dat_o", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_uart_sel_o", false,-1, 3,0);
        tracep->declBit(c+9720,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_uart_we_o", false,-1);
        tracep->declBit(c+9742,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_uart_cyc_o", false,-1);
        tracep->declBit(c+9719,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_uart_stb_o", false,-1);
        tracep->declBus(c+10983,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_uart_cti_o", false,-1, 2,0);
        tracep->declBus(c+10984,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_uart_bte_o", false,-1, 1,0);
        tracep->declBus(c+10987,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_uart_dat_i", false,-1, 31,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_uart_ack_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_uart_err_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_uart_rty_i", false,-1);
        tracep->declBus(c+9721,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_gpio_adr_o", false,-1, 31,0);
        tracep->declBus(c+9717,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_gpio_dat_o", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_gpio_sel_o", false,-1, 3,0);
        tracep->declBit(c+9720,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_gpio_we_o", false,-1);
        tracep->declBit(c+9716,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_gpio_cyc_o", false,-1);
        tracep->declBit(c+9719,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_gpio_stb_o", false,-1);
        tracep->declBus(c+10983,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_gpio_cti_o", false,-1, 2,0);
        tracep->declBus(c+10984,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_gpio_bte_o", false,-1, 1,0);
        tracep->declBus(c+8994,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_gpio_dat_i", false,-1, 31,0);
        tracep->declBit(c+8993,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_gpio_ack_i", false,-1);
        tracep->declBit(c+8995,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_gpio_err_i", false,-1);
        tracep->declBit(c+10988,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_gpio_rty_i", false,-1);
        tracep->declBus(c+9721,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_ptc_adr_o", false,-1, 31,0);
        tracep->declBus(c+9717,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_ptc_dat_o", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_ptc_sel_o", false,-1, 3,0);
        tracep->declBit(c+9720,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_ptc_we_o", false,-1);
        tracep->declBit(c+9743,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_ptc_cyc_o", false,-1);
        tracep->declBit(c+9719,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_ptc_stb_o", false,-1);
        tracep->declBus(c+10983,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_ptc_cti_o", false,-1, 2,0);
        tracep->declBus(c+10984,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_ptc_bte_o", false,-1, 1,0);
        tracep->declBus(c+10987,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_ptc_dat_i", false,-1, 31,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_ptc_ack_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_ptc_err_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_ptc_rty_i", false,-1);
        tracep->declBus(c+9721,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_accel_adr_o", false,-1, 31,0);
        tracep->declBus(c+9717,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_accel_dat_o", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_accel_sel_o", false,-1, 3,0);
        tracep->declBit(c+9720,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_accel_we_o", false,-1);
        tracep->declBit(c+9744,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_accel_cyc_o", false,-1);
        tracep->declBit(c+9719,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_accel_stb_o", false,-1);
        tracep->declBus(c+10983,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_accel_cti_o", false,-1, 2,0);
        tracep->declBus(c+10984,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_accel_bte_o", false,-1, 1,0);
        tracep->declBus(c+10987,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_accel_dat_i", false,-1, 31,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_accel_ack_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_accel_err_i", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_spi_accel_rty_i", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io dw", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io aw", false,-1, 31,0);
        tracep->declBus(c+10943,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io num_slaves", false,-1, 31,0);
        tracep->declArray(c+11056,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io MATCH_ADDR", false,-1, 223,0);
        tracep->declArray(c+11063,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io MATCH_MASK", false,-1, 223,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wb_clk_i", false,-1);
        tracep->declBit(c+204,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wb_rst_i", false,-1);
        tracep->declBus(c+9721,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbm_adr_i", false,-1, 31,0);
        tracep->declBus(c+9717,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbm_dat_i", false,-1, 31,0);
        tracep->declBus(c+9718,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbm_sel_i", false,-1, 3,0);
        tracep->declBit(c+9720,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbm_we_i", false,-1);
        tracep->declBit(c+9754,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbm_cyc_i", false,-1);
        tracep->declBit(c+9719,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbm_stb_i", false,-1);
        tracep->declBus(c+10983,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbm_cti_i", false,-1, 2,0);
        tracep->declBus(c+10984,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbm_bte_i", false,-1, 1,0);
        tracep->declBus(c+10424,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbm_dat_o", false,-1, 31,0);
        tracep->declBit(c+10425,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbm_ack_o", false,-1);
        tracep->declBit(c+10426,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbm_err_o", false,-1);
        tracep->declBit(c+9755,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbm_rty_o", false,-1);
        tracep->declArray(c+9772,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbs_adr_o", false,-1, 223,0);
        tracep->declArray(c+9779,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbs_dat_o", false,-1, 223,0);
        tracep->declBus(c+9786,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbs_sel_o", false,-1, 27,0);
        tracep->declBus(c+9787,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbs_we_o", false,-1, 6,0);
        tracep->declBus(c+9788,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbs_cyc_o", false,-1, 6,0);
        tracep->declBus(c+9789,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbs_stb_o", false,-1, 6,0);
        tracep->declBus(c+11070,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbs_cti_o", false,-1, 20,0);
        tracep->declBus(c+11071,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbs_bte_o", false,-1, 13,0);
        tracep->declArray(c+9691,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbs_dat_i", false,-1, 223,0);
        tracep->declBus(c+9698,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbs_ack_i", false,-1, 6,0);
        tracep->declBus(c+9107,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbs_err_i", false,-1, 6,0);
        tracep->declBus(c+11072,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbs_rty_i", false,-1, 6,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io slave_sel_bits", false,-1, 31,0);
        tracep->declBit(c+9790,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io wbm_err", false,-1);
        tracep->declBus(c+9791,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io slave_sel", false,-1, 2,0);
        tracep->declBus(c+9792,"rvfpgasim swervolf intcon_wrapper_bd_0 wb_intercon0 wb_mux_io match", false,-1, 6,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 clk", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf swerv_wrapper_verilog_0 rst", false,-1);
        tracep->declBit(c+9724,"rvfpgasim swervolf swerv_wrapper_verilog_0 nmi_int", false,-1);
        tracep->declBus(c+9725,"rvfpgasim swervolf swerv_wrapper_verilog_0 nmi_vec", false,-1, 31,0);
        tracep->declBit(c+1919,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_awvalid", false,-1);
        tracep->declBit(c+181,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_awready", false,-1);
        tracep->declBus(c+1915,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_awid", false,-1, 3,0);
        tracep->declBus(c+1913,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_awaddr", false,-1, 31,0);
        tracep->declBus(c+1916,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_awregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_awlen", false,-1, 7,0);
        tracep->declBus(c+1917,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_awsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_awburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_awlock", false,-1);
        tracep->declBus(c+1914,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_awcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_awprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_awqos", false,-1, 3,0);
        tracep->declBit(c+1923,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_wvalid", false,-1);
        tracep->declBit(c+191,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_wready", false,-1);
        tracep->declQuad(c+1920,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_wdata", false,-1, 63,0);
        tracep->declBus(c+1922,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_wstrb", false,-1, 7,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_wlast", false,-1);
        tracep->declBit(c+184,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_bvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_bready", false,-1);
        tracep->declBus(c+183,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_bresp", false,-1, 1,0);
        tracep->declBus(c+182,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_bid", false,-1, 3,0);
        tracep->declBit(c+1918,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_arvalid", false,-1);
        tracep->declBit(c+180,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_arready", false,-1);
        tracep->declBus(c+1915,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_arid", false,-1, 3,0);
        tracep->declBus(c+1913,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_araddr", false,-1, 31,0);
        tracep->declBus(c+1916,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_arregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_arlen", false,-1, 7,0);
        tracep->declBus(c+1917,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_arsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_arburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_arlock", false,-1);
        tracep->declBus(c+1914,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_arcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_arprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_arqos", false,-1, 3,0);
        tracep->declBit(c+190,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_rvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_rready", false,-1);
        tracep->declBus(c+187,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_rid", false,-1, 3,0);
        tracep->declQuad(c+185,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_rdata", false,-1, 63,0);
        tracep->declBus(c+189,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_rresp", false,-1, 1,0);
        tracep->declBit(c+188,"rvfpgasim swervolf swerv_wrapper_verilog_0 lsu_axi_rlast", false,-1);
        tracep->declBit(c+1912,"rvfpgasim swervolf swerv_wrapper_verilog_0 ifu_axi_arvalid", false,-1);
        tracep->declBit(c+173,"rvfpgasim swervolf swerv_wrapper_verilog_0 ifu_axi_arready", false,-1);
        tracep->declBus(c+1910,"rvfpgasim swervolf swerv_wrapper_verilog_0 ifu_axi_arid", false,-1, 2,0);
        tracep->declBus(c+1909,"rvfpgasim swervolf swerv_wrapper_verilog_0 ifu_axi_araddr", false,-1, 31,0);
        tracep->declBus(c+1911,"rvfpgasim swervolf swerv_wrapper_verilog_0 ifu_axi_arregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 ifu_axi_arlen", false,-1, 7,0);
        tracep->declBus(c+10977,"rvfpgasim swervolf swerv_wrapper_verilog_0 ifu_axi_arsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0 ifu_axi_arburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 ifu_axi_arlock", false,-1);
        tracep->declBus(c+10973,"rvfpgasim swervolf swerv_wrapper_verilog_0 ifu_axi_arcache", false,-1, 3,0);
        tracep->declBus(c+10975,"rvfpgasim swervolf swerv_wrapper_verilog_0 ifu_axi_arprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 ifu_axi_arqos", false,-1, 3,0);
        tracep->declBit(c+179,"rvfpgasim swervolf swerv_wrapper_verilog_0 ifu_axi_rvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 ifu_axi_rready", false,-1);
        tracep->declBus(c+176,"rvfpgasim swervolf swerv_wrapper_verilog_0 ifu_axi_rid", false,-1, 2,0);
        tracep->declQuad(c+174,"rvfpgasim swervolf swerv_wrapper_verilog_0 ifu_axi_rdata", false,-1, 63,0);
        tracep->declBus(c+178,"rvfpgasim swervolf swerv_wrapper_verilog_0 ifu_axi_rresp", false,-1, 1,0);
        tracep->declBit(c+177,"rvfpgasim swervolf swerv_wrapper_verilog_0 ifu_axi_rlast", false,-1);
        tracep->declBit(c+10443,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_awvalid", false,-1);
        tracep->declBit(c+193,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_awready", false,-1);
        tracep->declBus(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_awid", false,-1, 0,0);
        tracep->declBus(c+10439,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_awaddr", false,-1, 31,0);
        tracep->declBus(c+10440,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_awregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_awlen", false,-1, 7,0);
        tracep->declBus(c+10441,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_awsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_awburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_awlock", false,-1);
        tracep->declBus(c+10973,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_awcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_awprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_awqos", false,-1, 3,0);
        tracep->declBit(c+10447,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_wvalid", false,-1);
        tracep->declBit(c+203,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_wready", false,-1);
        tracep->declQuad(c+10444,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_wdata", false,-1, 63,0);
        tracep->declBus(c+10446,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_wstrb", false,-1, 7,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_wlast", false,-1);
        tracep->declBit(c+196,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_bvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_bready", false,-1);
        tracep->declBus(c+195,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_bresp", false,-1, 1,0);
        tracep->declBus(c+194,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_bid", false,-1, 0,0);
        tracep->declBit(c+10442,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_arvalid", false,-1);
        tracep->declBit(c+192,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_arready", false,-1);
        tracep->declBus(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_arid", false,-1, 0,0);
        tracep->declBus(c+10439,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_araddr", false,-1, 31,0);
        tracep->declBus(c+10440,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_arregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_arlen", false,-1, 7,0);
        tracep->declBus(c+10441,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_arsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_arburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_arlock", false,-1);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_arcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_arprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_arqos", false,-1, 3,0);
        tracep->declBit(c+202,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_rvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_rready", false,-1);
        tracep->declBus(c+199,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_rid", false,-1, 0,0);
        tracep->declQuad(c+197,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_rdata", false,-1, 63,0);
        tracep->declBus(c+201,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_rresp", false,-1, 1,0);
        tracep->declBit(c+200,"rvfpgasim swervolf swerv_wrapper_verilog_0 sb_axi_rlast", false,-1);
        tracep->declBit(c+9726,"rvfpgasim swervolf swerv_wrapper_verilog_0 timer_int", false,-1);
        tracep->declBit(c+8892,"rvfpgasim swervolf swerv_wrapper_verilog_0 dmi_reg_en", false,-1);
        tracep->declBus(c+10392,"rvfpgasim swervolf swerv_wrapper_verilog_0 dmi_reg_addr", false,-1, 6,0);
        tracep->declBit(c+8893,"rvfpgasim swervolf swerv_wrapper_verilog_0 dmi_reg_wr_en", false,-1);
        tracep->declBus(c+10393,"rvfpgasim swervolf swerv_wrapper_verilog_0 dmi_reg_wdata", false,-1, 31,0);
        tracep->declBus(c+8818,"rvfpgasim swervolf swerv_wrapper_verilog_0 dmi_reg_rdata", false,-1, 31,0);
        tracep->declBit(c+10753,"rvfpgasim swervolf swerv_wrapper_verilog_0 dmi_hard_reset", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 clk", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 rst_l", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dbg_rst_l", false,-1);
        tracep->declBus(c+11073,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 rst_vec", false,-1, 31,1);
        tracep->declBit(c+9724,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 nmi_int", false,-1);
        tracep->declBus(c+9793,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 nmi_vec", false,-1, 31,1);
        tracep->declQuad(c+1924,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 trace_rv_i_insn_ip", false,-1, 63,0);
        tracep->declQuad(c+1926,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 trace_rv_i_address_ip", false,-1, 63,0);
        tracep->declBus(c+1928,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 trace_rv_i_valid_ip", false,-1, 2,0);
        tracep->declBus(c+1929,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 trace_rv_i_exception_ip", false,-1, 2,0);
        tracep->declBus(c+1930,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 trace_rv_i_ecause_ip", false,-1, 4,0);
        tracep->declBus(c+1931,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 trace_rv_i_interrupt_ip", false,-1, 2,0);
        tracep->declBus(c+1932,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 trace_rv_i_tval_ip", false,-1, 31,0);
        tracep->declBit(c+1919,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_awvalid", false,-1);
        tracep->declBit(c+181,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_awready", false,-1);
        tracep->declBus(c+1915,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_awid", false,-1, 3,0);
        tracep->declBus(c+1913,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_awaddr", false,-1, 31,0);
        tracep->declBus(c+1916,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_awregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_awlen", false,-1, 7,0);
        tracep->declBus(c+1917,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_awsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_awburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_awlock", false,-1);
        tracep->declBus(c+1914,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_awcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_awprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_awqos", false,-1, 3,0);
        tracep->declBit(c+1923,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_wvalid", false,-1);
        tracep->declBit(c+191,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_wready", false,-1);
        tracep->declQuad(c+1920,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_wdata", false,-1, 63,0);
        tracep->declBus(c+1922,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_wstrb", false,-1, 7,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_wlast", false,-1);
        tracep->declBit(c+184,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_bvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_bready", false,-1);
        tracep->declBus(c+183,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_bresp", false,-1, 1,0);
        tracep->declBus(c+182,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_bid", false,-1, 3,0);
        tracep->declBit(c+1918,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_arvalid", false,-1);
        tracep->declBit(c+180,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_arready", false,-1);
        tracep->declBus(c+1915,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_arid", false,-1, 3,0);
        tracep->declBus(c+1913,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_araddr", false,-1, 31,0);
        tracep->declBus(c+1916,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_arregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_arlen", false,-1, 7,0);
        tracep->declBus(c+1917,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_arsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_arburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_arlock", false,-1);
        tracep->declBus(c+1914,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_arcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_arprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_arqos", false,-1, 3,0);
        tracep->declBit(c+190,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_rvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_rready", false,-1);
        tracep->declBus(c+187,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_rid", false,-1, 3,0);
        tracep->declQuad(c+185,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_rdata", false,-1, 63,0);
        tracep->declBus(c+189,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_rresp", false,-1, 1,0);
        tracep->declBit(c+188,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_axi_rlast", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_awvalid", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_awready", false,-1);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_awid", false,-1, 2,0);
        tracep->declBus(c+10987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_awaddr", false,-1, 31,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_awregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_awlen", false,-1, 7,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_awsize", false,-1, 2,0);
        tracep->declBus(c+10939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_awburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_awlock", false,-1);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_awcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_awprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_awqos", false,-1, 3,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_wvalid", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_wready", false,-1);
        tracep->declQuad(c+11074,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_wdata", false,-1, 63,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_wstrb", false,-1, 7,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_wlast", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_bvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_bready", false,-1);
        tracep->declBus(c+10939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_bresp", false,-1, 1,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_bid", false,-1, 2,0);
        tracep->declBit(c+1912,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_arvalid", false,-1);
        tracep->declBit(c+173,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_arready", false,-1);
        tracep->declBus(c+1910,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_arid", false,-1, 2,0);
        tracep->declBus(c+1909,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_araddr", false,-1, 31,0);
        tracep->declBus(c+1911,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_arregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_arlen", false,-1, 7,0);
        tracep->declBus(c+10977,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_arsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_arburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_arlock", false,-1);
        tracep->declBus(c+10973,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_arcache", false,-1, 3,0);
        tracep->declBus(c+10975,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_arprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_arqos", false,-1, 3,0);
        tracep->declBit(c+179,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_rvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_rready", false,-1);
        tracep->declBus(c+176,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_rid", false,-1, 2,0);
        tracep->declQuad(c+174,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_rdata", false,-1, 63,0);
        tracep->declBus(c+178,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_rresp", false,-1, 1,0);
        tracep->declBit(c+177,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_axi_rlast", false,-1);
        tracep->declBit(c+10443,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_awvalid", false,-1);
        tracep->declBit(c+193,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_awready", false,-1);
        tracep->declBus(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_awid", false,-1, 0,0);
        tracep->declBus(c+10439,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_awaddr", false,-1, 31,0);
        tracep->declBus(c+10440,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_awregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_awlen", false,-1, 7,0);
        tracep->declBus(c+10441,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_awsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_awburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_awlock", false,-1);
        tracep->declBus(c+10973,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_awcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_awprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_awqos", false,-1, 3,0);
        tracep->declBit(c+10447,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_wvalid", false,-1);
        tracep->declBit(c+203,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_wready", false,-1);
        tracep->declQuad(c+10444,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_wdata", false,-1, 63,0);
        tracep->declBus(c+10446,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_wstrb", false,-1, 7,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_wlast", false,-1);
        tracep->declBit(c+196,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_bvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_bready", false,-1);
        tracep->declBus(c+195,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_bresp", false,-1, 1,0);
        tracep->declBus(c+194,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_bid", false,-1, 0,0);
        tracep->declBit(c+10442,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_arvalid", false,-1);
        tracep->declBit(c+192,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_arready", false,-1);
        tracep->declBus(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_arid", false,-1, 0,0);
        tracep->declBus(c+10439,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_araddr", false,-1, 31,0);
        tracep->declBus(c+10440,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_arregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_arlen", false,-1, 7,0);
        tracep->declBus(c+10441,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_arsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_arburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_arlock", false,-1);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_arcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_arprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_arqos", false,-1, 3,0);
        tracep->declBit(c+202,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_rvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_rready", false,-1);
        tracep->declBus(c+199,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_rid", false,-1, 0,0);
        tracep->declQuad(c+197,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_rdata", false,-1, 63,0);
        tracep->declBus(c+201,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_rresp", false,-1, 1,0);
        tracep->declBit(c+200,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 sb_axi_rlast", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_awvalid", false,-1);
        tracep->declBit(c+1933,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_awready", false,-1);
        tracep->declBus(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_awid", false,-1, 0,0);
        tracep->declBus(c+10987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_awaddr", false,-1, 31,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_awsize", false,-1, 2,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_awprot", false,-1, 2,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_awlen", false,-1, 7,0);
        tracep->declBus(c+10939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_awburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_wvalid", false,-1);
        tracep->declBit(c+1934,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_wready", false,-1);
        tracep->declQuad(c+11074,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_wdata", false,-1, 63,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_wstrb", false,-1, 7,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_wlast", false,-1);
        tracep->declBit(c+7544,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_bvalid", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_bready", false,-1);
        tracep->declBus(c+9925,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_bresp", false,-1, 1,0);
        tracep->declBus(c+7545,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_bid", false,-1, 0,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_arvalid", false,-1);
        tracep->declBit(c+1935,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_arready", false,-1);
        tracep->declBus(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_arid", false,-1, 0,0);
        tracep->declBus(c+10987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_araddr", false,-1, 31,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_arsize", false,-1, 2,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_arprot", false,-1, 2,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_arlen", false,-1, 7,0);
        tracep->declBus(c+10939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_arburst", false,-1, 1,0);
        tracep->declBit(c+7546,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_rvalid", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_rready", false,-1);
        tracep->declBus(c+7545,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_rid", false,-1, 0,0);
        tracep->declQuad(c+7547,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_rdata", false,-1, 63,0);
        tracep->declBus(c+9925,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_rresp", false,-1, 1,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_axi_rlast", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_bus_clk_en", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ifu_bus_clk_en", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dbg_bus_clk_en", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dma_bus_clk_en", false,-1);
        tracep->declBit(c+9726,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 timer_int", false,-1);
        tracep->declBus(c+11076,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 extintsrc_req", false,-1, 8,1);
        tracep->declBus(c+7549,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dec_tlu_perfcnt0", false,-1, 1,0);
        tracep->declBus(c+7550,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dec_tlu_perfcnt1", false,-1, 1,0);
        tracep->declBus(c+7551,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dec_tlu_perfcnt2", false,-1, 1,0);
        tracep->declBus(c+7552,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dec_tlu_perfcnt3", false,-1, 1,0);
        tracep->declBit(c+8892,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dmi_reg_en", false,-1);
        tracep->declBus(c+10392,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dmi_reg_addr", false,-1, 6,0);
        tracep->declBit(c+8893,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dmi_reg_wr_en", false,-1);
        tracep->declBus(c+10393,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dmi_reg_wdata", false,-1, 31,0);
        tracep->declBus(c+8818,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dmi_reg_rdata", false,-1, 31,0);
        tracep->declBit(c+10753,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dmi_hard_reset", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 mpc_debug_halt_req", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 mpc_debug_run_req", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 mpc_reset_run_req", false,-1);
        tracep->declBit(c+9926,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 mpc_debug_halt_ack", false,-1);
        tracep->declBit(c+9927,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 mpc_debug_run_ack", false,-1);
        tracep->declBit(c+9928,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 debug_brkpt_status", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 i_cpu_halt_req", false,-1);
        tracep->declBit(c+1936,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 o_cpu_halt_ack", false,-1);
        tracep->declBit(c+1937,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 o_cpu_halt_status", false,-1);
        tracep->declBit(c+1938,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 o_debug_mode_status", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 i_cpu_run_req", false,-1);
        tracep->declBit(c+1939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 o_cpu_run_ack", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 scan_mode", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 mbist_mode", false,-1);
        tracep->declBus(c+10956,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 TOTAL_INT", false,-1, 31,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 DCCM_BITS", false,-1, 31,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 DCCM_BANK_BITS", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 DCCM_NUM_BANKS", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 DCCM_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11077,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 DCCM_FDATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 DCCM_BYTE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10943,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 DCCM_ECC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 LSU_RDBUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 DMA_BUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 LSU_STBUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 LSU_SB_BITS", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 DEC_INSTBUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+11078,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ICCM_SIZE", false,-1, 31,0);
        tracep->declBus(c+11079,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ICCM_BITS", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ICCM_NUM_BANKS", false,-1, 31,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ICCM_BANK_BITS", false,-1, 31,0);
        tracep->declBus(c+10961,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ICCM_INDEX_BITS", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ICCM_BANK_HI", false,-1, 31,0);
        tracep->declBus(c+10959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ICACHE_TAG_HIGH", false,-1, 31,0);
        tracep->declBus(c+10954,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ICACHE_TAG_LOW", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ICACHE_IC_DEPTH", false,-1, 31,0);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ICACHE_TAG_DEPTH", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 LSU_BUS_TAG", false,-1, 31,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 DMA_BUS_TAG", false,-1, 31,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 SB_BUS_TAG", false,-1, 31,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 IFU_BUS_TAG", false,-1, 31,0);
        tracep->declBit(c+1940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dccm_wren", false,-1);
        tracep->declBit(c+1941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dccm_rden", false,-1);
        tracep->declBus(c+1942,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dccm_wr_addr", false,-1, 15,0);
        tracep->declBus(c+1943,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dccm_rd_addr_lo", false,-1, 15,0);
        tracep->declBus(c+1944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dccm_rd_addr_hi", false,-1, 15,0);
        tracep->declQuad(c+9929,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dccm_wr_data", false,-1, 38,0);
        tracep->declQuad(c+10460,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dccm_rd_data_lo", false,-1, 38,0);
        tracep->declQuad(c+10462,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dccm_rd_data_hi", false,-1, 38,0);
        tracep->declBit(c+1945,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 lsu_freeze_dc3", false,-1);
        tracep->declBus(c+1946,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ic_rw_addr", false,-1, 31,2);
        tracep->declBus(c+1947,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ic_wr_en", false,-1, 3,0);
        tracep->declBit(c+9931,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ic_rd_en", false,-1);
        tracep->declBus(c+1948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ic_tag_valid", false,-1, 3,0);
        tracep->declBus(c+10687,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ic_rd_hit", false,-1, 3,0);
        tracep->declBit(c+10755,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ic_tag_perr", false,-1);
        tracep->declBus(c+1949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ic_debug_addr", false,-1, 15,2);
        tracep->declBit(c+1950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ic_debug_rd_en", false,-1);
        tracep->declBit(c+1951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ic_debug_wr_en", false,-1);
        tracep->declBit(c+1952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ic_debug_tag_array", false,-1);
        tracep->declBus(c+1953,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ic_debug_way", false,-1, 3,0);
        tracep->declBus(c+10756,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ictag_debug_rd_data", false,-1, 20,0);
        tracep->declArray(c+1954,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ic_wr_data", false,-1, 67,0);
        tracep->declArray(c+10729,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ic_rd_data", false,-1, 135,0);
        tracep->declQuad(c+1957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ic_debug_wr_data", false,-1, 33,0);
        tracep->declArray(c+1959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ic_premux_data", false,-1, 127,0);
        tracep->declBit(c+1963,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 ic_sel_premux_data", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 core_rst_l", false,-1);
        tracep->declBit(c+11081,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 jtag_tdoEn", false,-1);
        tracep->declBit(c+1964,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dccm_clk_override", false,-1);
        tracep->declBit(c+1965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 icm_clk_override", false,-1);
        tracep->declBit(c+1966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 dec_tlu_core_ecc_disable", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv clk", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv rst_l", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg_rst_l", false,-1);
        tracep->declBus(c+11073,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv rst_vec", false,-1, 31,1);
        tracep->declBit(c+9724,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv nmi_int", false,-1);
        tracep->declBus(c+9793,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv nmi_vec", false,-1, 31,1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv core_rst_l", false,-1);
        tracep->declQuad(c+1924,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv trace_rv_i_insn_ip", false,-1, 63,0);
        tracep->declQuad(c+1926,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv trace_rv_i_address_ip", false,-1, 63,0);
        tracep->declBus(c+1928,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv trace_rv_i_valid_ip", false,-1, 2,0);
        tracep->declBus(c+1929,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv trace_rv_i_exception_ip", false,-1, 2,0);
        tracep->declBus(c+1930,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv trace_rv_i_ecause_ip", false,-1, 4,0);
        tracep->declBus(c+1931,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv trace_rv_i_interrupt_ip", false,-1, 2,0);
        tracep->declBus(c+1932,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv trace_rv_i_tval_ip", false,-1, 31,0);
        tracep->declBit(c+1945,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_freeze_dc3", false,-1);
        tracep->declBit(c+1964,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dccm_clk_override", false,-1);
        tracep->declBit(c+1965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv icm_clk_override", false,-1);
        tracep->declBit(c+1966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_core_ecc_disable", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i_cpu_halt_req", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i_cpu_run_req", false,-1);
        tracep->declBit(c+1936,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv o_cpu_halt_ack", false,-1);
        tracep->declBit(c+1937,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv o_cpu_halt_status", false,-1);
        tracep->declBit(c+1939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv o_cpu_run_ack", false,-1);
        tracep->declBit(c+1938,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv o_debug_mode_status", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv mpc_debug_halt_req", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv mpc_debug_run_req", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv mpc_reset_run_req", false,-1);
        tracep->declBit(c+9926,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv mpc_debug_halt_ack", false,-1);
        tracep->declBit(c+9927,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv mpc_debug_run_ack", false,-1);
        tracep->declBit(c+9928,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv debug_brkpt_status", false,-1);
        tracep->declBus(c+7549,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_perfcnt0", false,-1, 1,0);
        tracep->declBus(c+7550,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_perfcnt1", false,-1, 1,0);
        tracep->declBus(c+7551,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_perfcnt2", false,-1, 1,0);
        tracep->declBus(c+7552,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_perfcnt3", false,-1, 1,0);
        tracep->declBit(c+1940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dccm_wren", false,-1);
        tracep->declBit(c+1941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dccm_rden", false,-1);
        tracep->declBus(c+1942,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dccm_wr_addr", false,-1, 15,0);
        tracep->declBus(c+1943,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dccm_rd_addr_lo", false,-1, 15,0);
        tracep->declBus(c+1944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dccm_rd_addr_hi", false,-1, 15,0);
        tracep->declQuad(c+9929,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dccm_wr_data", false,-1, 38,0);
        tracep->declQuad(c+10460,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dccm_rd_data_lo", false,-1, 38,0);
        tracep->declQuad(c+10462,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dccm_rd_data_hi", false,-1, 38,0);
        tracep->declBus(c+1946,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ic_rw_addr", false,-1, 31,2);
        tracep->declBus(c+1948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ic_tag_valid", false,-1, 3,0);
        tracep->declBus(c+1947,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ic_wr_en", false,-1, 3,0);
        tracep->declBit(c+9931,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ic_rd_en", false,-1);
        tracep->declArray(c+1954,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ic_wr_data", false,-1, 67,0);
        tracep->declArray(c+10729,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ic_rd_data", false,-1, 135,0);
        tracep->declBus(c+10756,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ictag_debug_rd_data", false,-1, 20,0);
        tracep->declQuad(c+1957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ic_debug_wr_data", false,-1, 33,0);
        tracep->declArray(c+1959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ic_premux_data", false,-1, 127,0);
        tracep->declBit(c+1963,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ic_sel_premux_data", false,-1);
        tracep->declBus(c+1949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ic_debug_addr", false,-1, 15,2);
        tracep->declBit(c+1950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ic_debug_rd_en", false,-1);
        tracep->declBit(c+1951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ic_debug_wr_en", false,-1);
        tracep->declBit(c+1952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ic_debug_tag_array", false,-1);
        tracep->declBus(c+1953,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ic_debug_way", false,-1, 3,0);
        tracep->declBus(c+10687,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ic_rd_hit", false,-1, 3,0);
        tracep->declBit(c+10755,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ic_tag_perr", false,-1);
        tracep->declBit(c+1919,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_awvalid", false,-1);
        tracep->declBit(c+181,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_awready", false,-1);
        tracep->declBus(c+1915,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_awid", false,-1, 3,0);
        tracep->declBus(c+1913,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_awaddr", false,-1, 31,0);
        tracep->declBus(c+1916,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_awregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_awlen", false,-1, 7,0);
        tracep->declBus(c+1917,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_awsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_awburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_awlock", false,-1);
        tracep->declBus(c+1914,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_awcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_awprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_awqos", false,-1, 3,0);
        tracep->declBit(c+1923,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_wvalid", false,-1);
        tracep->declBit(c+191,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_wready", false,-1);
        tracep->declQuad(c+1920,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_wdata", false,-1, 63,0);
        tracep->declBus(c+1922,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_wstrb", false,-1, 7,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_wlast", false,-1);
        tracep->declBit(c+184,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_bvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_bready", false,-1);
        tracep->declBus(c+183,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_bresp", false,-1, 1,0);
        tracep->declBus(c+182,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_bid", false,-1, 3,0);
        tracep->declBit(c+1918,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_arvalid", false,-1);
        tracep->declBit(c+180,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_arready", false,-1);
        tracep->declBus(c+1915,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_arid", false,-1, 3,0);
        tracep->declBus(c+1913,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_araddr", false,-1, 31,0);
        tracep->declBus(c+1916,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_arregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_arlen", false,-1, 7,0);
        tracep->declBus(c+1917,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_arsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_arburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_arlock", false,-1);
        tracep->declBus(c+1914,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_arcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_arprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_arqos", false,-1, 3,0);
        tracep->declBit(c+190,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_rvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_rready", false,-1);
        tracep->declBus(c+187,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_rid", false,-1, 3,0);
        tracep->declQuad(c+185,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_rdata", false,-1, 63,0);
        tracep->declBus(c+189,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_rresp", false,-1, 1,0);
        tracep->declBit(c+188,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_axi_rlast", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_awvalid", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_awready", false,-1);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_awid", false,-1, 2,0);
        tracep->declBus(c+10987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_awaddr", false,-1, 31,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_awregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_awlen", false,-1, 7,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_awsize", false,-1, 2,0);
        tracep->declBus(c+10939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_awburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_awlock", false,-1);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_awcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_awprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_awqos", false,-1, 3,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_wvalid", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_wready", false,-1);
        tracep->declQuad(c+11074,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_wdata", false,-1, 63,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_wstrb", false,-1, 7,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_wlast", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_bvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_bready", false,-1);
        tracep->declBus(c+10939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_bresp", false,-1, 1,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_bid", false,-1, 2,0);
        tracep->declBit(c+1912,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_arvalid", false,-1);
        tracep->declBit(c+173,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_arready", false,-1);
        tracep->declBus(c+1910,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_arid", false,-1, 2,0);
        tracep->declBus(c+1909,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_araddr", false,-1, 31,0);
        tracep->declBus(c+1911,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_arregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_arlen", false,-1, 7,0);
        tracep->declBus(c+10977,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_arsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_arburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_arlock", false,-1);
        tracep->declBus(c+10973,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_arcache", false,-1, 3,0);
        tracep->declBus(c+10975,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_arprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_arqos", false,-1, 3,0);
        tracep->declBit(c+179,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_rvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_rready", false,-1);
        tracep->declBus(c+176,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_rid", false,-1, 2,0);
        tracep->declQuad(c+174,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_rdata", false,-1, 63,0);
        tracep->declBus(c+178,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_rresp", false,-1, 1,0);
        tracep->declBit(c+177,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_axi_rlast", false,-1);
        tracep->declBit(c+10443,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_awvalid", false,-1);
        tracep->declBit(c+193,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_awready", false,-1);
        tracep->declBus(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_awid", false,-1, 0,0);
        tracep->declBus(c+10439,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_awaddr", false,-1, 31,0);
        tracep->declBus(c+10440,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_awregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_awlen", false,-1, 7,0);
        tracep->declBus(c+10441,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_awsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_awburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_awlock", false,-1);
        tracep->declBus(c+10973,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_awcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_awprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_awqos", false,-1, 3,0);
        tracep->declBit(c+10447,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_wvalid", false,-1);
        tracep->declBit(c+203,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_wready", false,-1);
        tracep->declQuad(c+10444,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_wdata", false,-1, 63,0);
        tracep->declBus(c+10446,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_wstrb", false,-1, 7,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_wlast", false,-1);
        tracep->declBit(c+196,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_bvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_bready", false,-1);
        tracep->declBus(c+195,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_bresp", false,-1, 1,0);
        tracep->declBus(c+194,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_bid", false,-1, 0,0);
        tracep->declBit(c+10442,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_arvalid", false,-1);
        tracep->declBit(c+192,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_arready", false,-1);
        tracep->declBus(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_arid", false,-1, 0,0);
        tracep->declBus(c+10439,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_araddr", false,-1, 31,0);
        tracep->declBus(c+10440,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_arregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_arlen", false,-1, 7,0);
        tracep->declBus(c+10441,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_arsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_arburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_arlock", false,-1);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_arcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_arprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_arqos", false,-1, 3,0);
        tracep->declBit(c+202,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_rvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_rready", false,-1);
        tracep->declBus(c+199,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_rid", false,-1, 0,0);
        tracep->declQuad(c+197,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_rdata", false,-1, 63,0);
        tracep->declBus(c+201,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_rresp", false,-1, 1,0);
        tracep->declBit(c+200,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv sb_axi_rlast", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_awvalid", false,-1);
        tracep->declBit(c+1933,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_awready", false,-1);
        tracep->declBus(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_awid", false,-1, 0,0);
        tracep->declBus(c+10987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_awaddr", false,-1, 31,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_awsize", false,-1, 2,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_awprot", false,-1, 2,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_awlen", false,-1, 7,0);
        tracep->declBus(c+10939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_awburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_wvalid", false,-1);
        tracep->declBit(c+1934,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_wready", false,-1);
        tracep->declQuad(c+11074,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_wdata", false,-1, 63,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_wstrb", false,-1, 7,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_wlast", false,-1);
        tracep->declBit(c+7544,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_bvalid", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_bready", false,-1);
        tracep->declBus(c+9925,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_bresp", false,-1, 1,0);
        tracep->declBus(c+7545,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_bid", false,-1, 0,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_arvalid", false,-1);
        tracep->declBit(c+1935,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_arready", false,-1);
        tracep->declBus(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_arid", false,-1, 0,0);
        tracep->declBus(c+10987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_araddr", false,-1, 31,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_arsize", false,-1, 2,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_arprot", false,-1, 2,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_arlen", false,-1, 7,0);
        tracep->declBus(c+10939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_arburst", false,-1, 1,0);
        tracep->declBit(c+7546,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_rvalid", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_rready", false,-1);
        tracep->declBus(c+7545,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_rid", false,-1, 0,0);
        tracep->declQuad(c+7547,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_rdata", false,-1, 63,0);
        tracep->declBus(c+9925,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_rresp", false,-1, 1,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_axi_rlast", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_bus_clk_en", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_bus_clk_en", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg_bus_clk_en", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_bus_clk_en", false,-1);
        tracep->declBit(c+8892,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dmi_reg_en", false,-1);
        tracep->declBus(c+10392,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dmi_reg_addr", false,-1, 6,0);
        tracep->declBit(c+8893,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dmi_reg_wr_en", false,-1);
        tracep->declBus(c+10393,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dmi_reg_wdata", false,-1, 31,0);
        tracep->declBus(c+8818,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dmi_reg_rdata", false,-1, 31,0);
        tracep->declBit(c+10753,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dmi_hard_reset", false,-1);
        tracep->declBus(c+11076,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv extintsrc_req", false,-1, 8,1);
        tracep->declBit(c+9726,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv timer_int", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv scan_mode", false,-1);
        tracep->declBus(c+10956,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv TOTAL_INT", false,-1, 31,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv DCCM_BITS", false,-1, 31,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv DCCM_BANK_BITS", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv DCCM_NUM_BANKS", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv DCCM_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11077,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv DCCM_FDATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv DCCM_BYTE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10943,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv DCCM_ECC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv LSU_RDBUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv DMA_BUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv LSU_STBUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv LSU_SB_BITS", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv DEC_INSTBUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+11078,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ICCM_SIZE", false,-1, 31,0);
        tracep->declBus(c+11079,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ICCM_BITS", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ICCM_NUM_BANKS", false,-1, 31,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ICCM_BANK_BITS", false,-1, 31,0);
        tracep->declBus(c+10961,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ICCM_INDEX_BITS", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ICCM_BANK_HI", false,-1, 31,0);
        tracep->declBus(c+10959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ICACHE_TAG_HIGH", false,-1, 31,0);
        tracep->declBus(c+10954,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ICACHE_TAG_LOW", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ICACHE_IC_DEPTH", false,-1, 31,0);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ICACHE_TAG_DEPTH", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv LSU_BUS_TAG", false,-1, 31,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv DMA_BUS_TAG", false,-1, 31,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv SB_BUS_TAG", false,-1, 31,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv IFU_BUS_TAG", false,-1, 31,0);
        tracep->declBus(c+1967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_pmu_instr_aligned", false,-1, 1,0);
        tracep->declBit(c+1968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_pmu_align_stall", false,-1);
        tracep->declBit(c+9932,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_slv_algn_err", false,-1);
        tracep->declQuad(c+1969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_ic_debug_rd_data", false,-1, 33,0);
        tracep->declBit(c+1971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_ic_debug_rd_data_valid", false,-1);
        tracep->declQuad(c+1972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_ic_diag_pkt", false,-1, 52,0);
        tracep->declBus(c+1974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv gpr_i0_rs1_d", false,-1, 31,0);
        tracep->declBus(c+1975,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv gpr_i0_rs2_d", false,-1, 31,0);
        tracep->declBus(c+1976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv gpr_i1_rs1_d", false,-1, 31,0);
        tracep->declBus(c+1977,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv gpr_i1_rs2_d", false,-1, 31,0);
        tracep->declBus(c+1978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i0_rs1_bypass_data_d", false,-1, 31,0);
        tracep->declBus(c+1979,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i0_rs2_bypass_data_d", false,-1, 31,0);
        tracep->declBus(c+1980,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i1_rs1_bypass_data_d", false,-1, 31,0);
        tracep->declBus(c+1981,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i1_rs2_bypass_data_d", false,-1, 31,0);
        tracep->declBus(c+1982,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i0_result_e1", false,-1, 31,0);
        tracep->declBus(c+1983,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i1_result_e1", false,-1, 31,0);
        tracep->declBus(c+1984,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i0_pc_e1", false,-1, 31,1);
        tracep->declBus(c+1985,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i1_pc_e1", false,-1, 31,1);
        tracep->declBus(c+1986,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_npc_e4", false,-1, 31,1);
        tracep->declBus(c+1987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_i0_pc_e4", false,-1, 31,1);
        tracep->declBus(c+1988,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_i1_pc_e4", false,-1, 31,1);
        tracep->declBus(c+8393,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i0_ap", false,-1, 19,0);
        tracep->declBus(c+8394,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i1_ap", false,-1, 19,0);
        tracep->declArray(c+1989,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv trigger_pkt_any", false,-1, 151,0);
        tracep->declBus(c+1994,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_trigger_match_dc3", false,-1, 3,0);
        tracep->declBit(c+1995,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_ib3_valid_d", false,-1);
        tracep->declBit(c+1996,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_ib2_valid_d", false,-1);
        tracep->declBit(c+8395,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_ib1_valid_eff_d", false,-1);
        tracep->declBit(c+8396,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_ib0_valid_eff_d", false,-1);
        tracep->declBus(c+1997,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i0_immed_d", false,-1, 31,0);
        tracep->declBus(c+1998,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i1_immed_d", false,-1, 31,0);
        tracep->declBus(c+10265,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i0_br_immed_d", false,-1, 12,1);
        tracep->declBus(c+10266,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i1_br_immed_d", false,-1, 12,1);
        tracep->declBit(c+1999,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i0_select_pc_d", false,-1);
        tracep->declBit(c+2000,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i1_select_pc_d", false,-1);
        tracep->declBus(c+2001,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i0_pc_d", false,-1, 31,1);
        tracep->declBus(c+2002,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i1_pc_d", false,-1, 31,1);
        tracep->declBit(c+2003,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i0_rs1_bypass_en_d", false,-1);
        tracep->declBit(c+2004,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i0_rs2_bypass_en_d", false,-1);
        tracep->declBit(c+2005,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i1_rs1_bypass_en_d", false,-1);
        tracep->declBit(c+2006,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i1_rs2_bypass_en_d", false,-1);
        tracep->declBit(c+10267,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i0_alu_decode_d", false,-1);
        tracep->declBit(c+10268,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i1_alu_decode_d", false,-1);
        tracep->declBus(c+2007,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_rets_e1_pkt", false,-1, 5,0);
        tracep->declBus(c+2008,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_rets_e4_pkt", false,-1, 5,0);
        tracep->declBit(c+7553,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_cancel_e4", false,-1);
        tracep->declBit(c+2009,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_miss_state_idle", false,-1);
        tracep->declBit(c+9933,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_flush_noredir_wb", false,-1);
        tracep->declBit(c+10643,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_flush_leak_one_wb", false,-1);
        tracep->declBit(c+9934,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_flush_err_wb", false,-1);
        tracep->declBit(c+2010,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_i0_valid", false,-1);
        tracep->declBit(c+2011,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_i1_valid", false,-1);
        tracep->declBus(c+2012,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_i0_instr", false,-1, 31,0);
        tracep->declBus(c+2013,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_i1_instr", false,-1, 31,0);
        tracep->declBus(c+2014,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_i0_pc", false,-1, 31,1);
        tracep->declBus(c+2015,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_i1_pc", false,-1, 31,1);
        tracep->declBit(c+2016,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i0_flush_final", false,-1);
        tracep->declBit(c+2017,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i1_flush_final", false,-1);
        tracep->declBit(c+2018,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_flush_final", false,-1);
        tracep->declBit(c+2019,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_flush_upper_e2", false,-1);
        tracep->declBus(c+2020,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_flush_path_final", false,-1, 31,1);
        tracep->declBus(c+2021,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_lsu_rs1_d", false,-1, 31,0);
        tracep->declBus(c+2022,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_lsu_rs2_d", false,-1, 31,0);
        tracep->declBus(c+8397,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_p", false,-1, 18,0);
        tracep->declBus(c+2023,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_lsu_offset_d", false,-1, 11,0);
        tracep->declBit(c+2024,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i0_lsu_d", false,-1);
        tracep->declBit(c+2025,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i1_lsu_d", false,-1);
        tracep->declBus(c+2026,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_result_dc3", false,-1, 31,0);
        tracep->declBus(c+2027,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_result_corr_dc4", false,-1, 31,0);
        tracep->declQuad(c+2028,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_error_pkt_dc3", false,-1, 37,0);
        tracep->declBit(c+2030,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_single_ecc_error_incr", false,-1);
        tracep->declBit(c+2031,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_freeze_external_ints_dc3", false,-1);
        tracep->declBit(c+2032,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_imprecise_error_load_any", false,-1);
        tracep->declBit(c+2033,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_imprecise_error_store_any", false,-1);
        tracep->declBus(c+2034,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_imprecise_error_addr_any", false,-1, 31,0);
        tracep->declBit(c+2035,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_load_stall_any", false,-1);
        tracep->declBit(c+2036,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_store_stall_any", false,-1);
        tracep->declBit(c+2037,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_load_ecc_stbuf_full_dc3", false,-1);
        tracep->declBit(c+2038,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_idle_any", false,-1);
        tracep->declBit(c+2039,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_halt_idle_any", false,-1);
        tracep->declBit(c+2040,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_nonblock_load_valid_dc3", false,-1);
        tracep->declBus(c+2041,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_nonblock_load_tag_dc3", false,-1, 2,0);
        tracep->declBit(c+2042,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_nonblock_load_inv_dc5", false,-1);
        tracep->declBus(c+2043,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_nonblock_load_inv_tag_dc5", false,-1, 2,0);
        tracep->declBit(c+2044,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_nonblock_load_data_valid", false,-1);
        tracep->declBus(c+2045,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_nonblock_load_data_tag", false,-1, 2,0);
        tracep->declBus(c+2046,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_nonblock_load_data", false,-1, 31,0);
        tracep->declBit(c+2047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv flush_final_e3", false,-1);
        tracep->declBit(c+2048,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i0_flush_final_e3", false,-1);
        tracep->declBit(c+10269,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_csr_ren_d", false,-1);
        tracep->declBus(c+2049,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_csr_rs1_e1", false,-1, 31,0);
        tracep->declBit(c+2050,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_flush_lower_wb", false,-1);
        tracep->declBit(c+2051,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_i0_kill_writeb_wb", false,-1);
        tracep->declBit(c+2052,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_i1_kill_writeb_wb", false,-1);
        tracep->declBit(c+9935,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_fence_i_wb", false,-1);
        tracep->declBit(c+2053,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_i0_valid_e4", false,-1);
        tracep->declBit(c+2054,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_i1_valid_e4", false,-1);
        tracep->declBus(c+2055,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_flush_path_wb", false,-1, 31,1);
        tracep->declBus(c+2056,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_mrac_ff", false,-1, 31,0);
        tracep->declBit(c+2057,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_i0_pc4", false,-1);
        tracep->declBit(c+2058,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_i1_pc4", false,-1);
        tracep->declBus(c+10270,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv mul_p", false,-1, 5,0);
        tracep->declBus(c+2059,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_mul_result_e3", false,-1, 31,0);
        tracep->declBit(c+2060,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i0_mul_d", false,-1);
        tracep->declBit(c+2061,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i1_mul_d", false,-1);
        tracep->declBus(c+10271,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv div_p", false,-1, 2,0);
        tracep->declBus(c+2062,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_div_result", false,-1, 31,0);
        tracep->declBit(c+2063,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_div_finish", false,-1);
        tracep->declBit(c+2064,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_div_stall", false,-1);
        tracep->declBit(c+2065,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i0_div_d", false,-1);
        tracep->declBit(c+2066,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i1_div_d", false,-1);
        tracep->declBus(c+2067,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_illegal_inst", false,-1, 15,0);
        tracep->declBit(c+2068,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i1_valid_e1", false,-1);
        tracep->declBit(c+2069,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_div_decode_e4", false,-1);
        tracep->declBus(c+2070,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv pred_correct_npc_e2", false,-1, 31,1);
        tracep->declBus(c+2071,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i0_result_e4", false,-1, 31,0);
        tracep->declBus(c+2072,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i1_result_e4", false,-1, 31,0);
        tracep->declBit(c+2073,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i0_rs1_bypass_en_e3", false,-1);
        tracep->declBit(c+2074,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i0_rs2_bypass_en_e3", false,-1);
        tracep->declBit(c+2075,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i1_rs1_bypass_en_e3", false,-1);
        tracep->declBit(c+2076,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i1_rs2_bypass_en_e3", false,-1);
        tracep->declBus(c+2077,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i0_rs1_bypass_data_e3", false,-1, 31,0);
        tracep->declBus(c+2078,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i0_rs2_bypass_data_e3", false,-1, 31,0);
        tracep->declBus(c+2079,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i1_rs1_bypass_data_e3", false,-1, 31,0);
        tracep->declBus(c+2080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i1_rs2_bypass_data_e3", false,-1, 31,0);
        tracep->declBit(c+2081,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i0_sec_decode_e3", false,-1);
        tracep->declBit(c+2082,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i1_sec_decode_e3", false,-1);
        tracep->declBus(c+2083,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i0_pc_e3", false,-1, 31,1);
        tracep->declBus(c+2084,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i1_pc_e3", false,-1, 31,1);
        tracep->declBit(c+2085,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i0_rs1_bypass_en_e2", false,-1);
        tracep->declBit(c+2086,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i0_rs2_bypass_en_e2", false,-1);
        tracep->declBit(c+2087,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i1_rs1_bypass_en_e2", false,-1);
        tracep->declBit(c+2088,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i1_rs2_bypass_en_e2", false,-1);
        tracep->declBus(c+2089,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i0_rs1_bypass_data_e2", false,-1, 31,0);
        tracep->declBus(c+2090,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i0_rs2_bypass_data_e2", false,-1, 31,0);
        tracep->declBus(c+2091,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i1_rs1_bypass_data_e2", false,-1, 31,0);
        tracep->declBus(c+2092,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i1_rs2_bypass_data_e2", false,-1, 31,0);
        tracep->declBit(c+2093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i0_flush_lower_e4", false,-1);
        tracep->declBit(c+2094,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i1_flush_lower_e4", false,-1);
        tracep->declBus(c+2095,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i0_flush_path_e4", false,-1, 31,1);
        tracep->declBus(c+2096,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i1_flush_path_e4", false,-1, 31,1);
        tracep->declBus(c+2097,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_br0_wb_pkt", false,-1, 15,0);
        tracep->declBus(c+2098,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_br1_wb_pkt", false,-1, 15,0);
        tracep->declArray(c+2099,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_mp_pkt", false,-1, 73,0);
        tracep->declBus(c+2102,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_mp_eghr", false,-1, 4,0);
        tracep->declBus(c+2103,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i0_br_fghr_e4", false,-1, 4,0);
        tracep->declBus(c+2104,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i0_br_hist_e4", false,-1, 1,0);
        tracep->declBus(c+2105,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i0_br_bank_e4", false,-1, 1,0);
        tracep->declBit(c+2106,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i0_br_error_e4", false,-1);
        tracep->declBit(c+2107,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i0_br_start_error_e4", false,-1);
        tracep->declBit(c+2108,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i0_br_valid_e4", false,-1);
        tracep->declBit(c+2109,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i0_br_mp_e4", false,-1);
        tracep->declBit(c+2110,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i0_br_ret_e4", false,-1);
        tracep->declBit(c+2111,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i0_br_call_e4", false,-1);
        tracep->declBit(c+2112,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i0_br_middle_e4", false,-1);
        tracep->declBus(c+2113,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i1_br_fghr_e4", false,-1, 4,0);
        tracep->declBus(c+2114,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i1_br_hist_e4", false,-1, 1,0);
        tracep->declBus(c+2115,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i1_br_bank_e4", false,-1, 1,0);
        tracep->declBit(c+2116,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i1_br_error_e4", false,-1);
        tracep->declBit(c+2117,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i1_br_start_error_e4", false,-1);
        tracep->declBit(c+2118,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i1_br_valid_e4", false,-1);
        tracep->declBit(c+2119,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i1_br_mp_e4", false,-1);
        tracep->declBit(c+2120,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i1_br_ret_e4", false,-1);
        tracep->declBit(c+2121,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i1_br_call_e4", false,-1);
        tracep->declBit(c+2122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i1_br_middle_e4", false,-1);
        tracep->declBit(c+2123,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i0_br_way_e4", false,-1);
        tracep->declBit(c+2124,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i1_br_way_e4", false,-1);
        tracep->declBit(c+8398,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i0_lsu_decode_d", false,-1);
        tracep->declBus(c+2125,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i0_br_index_e4", false,-1, 5,4);
        tracep->declBus(c+2126,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_i1_br_index_e4", false,-1, 5,4);
        tracep->declBit(c+10272,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_dccm_req", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_iccm_req", false,-1);
        tracep->declBus(c+2127,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_mem_addr", false,-1, 31,0);
        tracep->declBus(c+2128,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_mem_sz", false,-1, 2,0);
        tracep->declBit(c+2129,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_mem_write", false,-1);
        tracep->declQuad(c+2130,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_mem_wdata", false,-1, 63,0);
        tracep->declBit(c+2132,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dccm_dma_rvalid", false,-1);
        tracep->declBit(c+2133,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dccm_dma_ecc_error", false,-1);
        tracep->declQuad(c+2134,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dccm_dma_rdata", false,-1, 63,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv iccm_dma_rvalid", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv iccm_dma_ecc_error", false,-1);
        tracep->declQuad(c+11074,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv iccm_dma_rdata", false,-1, 63,0);
        tracep->declBit(c+9936,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_dccm_stall_any", false,-1);
        tracep->declBit(c+9937,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_iccm_stall_any", false,-1);
        tracep->declBit(c+8399,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dccm_ready", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv iccm_ready", false,-1);
        tracep->declBus(c+2136,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i0_result_e4_eff", false,-1, 31,0);
        tracep->declBus(c+2137,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i1_result_e4_eff", false,-1, 31,0);
        tracep->declBus(c+2138,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i0_result_e2", false,-1, 31,0);
        tracep->declBit(c+2139,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_i0_icaf", false,-1);
        tracep->declBit(c+2140,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_i1_icaf", false,-1);
        tracep->declBit(c+2141,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_i0_icaf_second", false,-1);
        tracep->declBit(c+2142,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_i1_icaf_second", false,-1);
        tracep->declBit(c+2143,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_i0_perr", false,-1);
        tracep->declBit(c+2144,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_i1_perr", false,-1);
        tracep->declBit(c+2145,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_i0_sbecc", false,-1);
        tracep->declBit(c+2146,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_i1_sbecc", false,-1);
        tracep->declBit(c+2147,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_i0_dbecc", false,-1);
        tracep->declBit(c+2148,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_i1_dbecc", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv iccm_dma_sb_error", false,-1);
        tracep->declArray(c+2149,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i0_brp", false,-1, 67,0);
        tracep->declArray(c+2152,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i1_brp", false,-1, 67,0);
        tracep->declArray(c+8400,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i0_predict_p_d", false,-1, 73,0);
        tracep->declArray(c+8403,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv i1_predict_p_d", false,-1, 73,0);
        tracep->declBit(c+2155,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv picm_wren", false,-1);
        tracep->declBit(c+2156,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv picm_rden", false,-1);
        tracep->declBit(c+2157,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv picm_mken", false,-1);
        tracep->declBus(c+2158,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv picm_addr", false,-1, 31,0);
        tracep->declBus(c+2159,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv picm_wr_data", false,-1, 31,0);
        tracep->declBus(c+2160,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv picm_rd_data", false,-1, 31,0);
        tracep->declBit(c+2161,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_sec_alu_disable", false,-1);
        tracep->declBit(c+2162,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_non_blocking_disable", false,-1);
        tracep->declBit(c+2163,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_fast_div_disable", false,-1);
        tracep->declBit(c+2164,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_bpred_disable", false,-1);
        tracep->declBit(c+2165,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_wb_coalescing_disable", false,-1);
        tracep->declBit(c+2166,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_ld_miss_byp_wb_disable", false,-1);
        tracep->declBit(c+2167,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_sideeffect_posted_disable", false,-1);
        tracep->declBus(c+2168,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_dma_qos_prty", false,-1, 2,0);
        tracep->declBit(c+2169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_misc_clk_override", false,-1);
        tracep->declBit(c+2170,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_exu_clk_override", false,-1);
        tracep->declBit(c+2171,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_ifu_clk_override", false,-1);
        tracep->declBit(c+2172,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_lsu_clk_override", false,-1);
        tracep->declBit(c+2173,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_bus_clk_override", false,-1);
        tracep->declBit(c+2174,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_pic_clk_override", false,-1);
        tracep->declBit(c+1964,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_dccm_clk_override", false,-1);
        tracep->declBit(c+1965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_icm_clk_override", false,-1);
        tracep->declBus(c+8819,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg_cmd_addr", false,-1, 31,0);
        tracep->declBus(c+8820,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg_cmd_wrdata", false,-1, 31,0);
        tracep->declBit(c+10548,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg_cmd_valid", false,-1);
        tracep->declBit(c+8821,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg_cmd_write", false,-1);
        tracep->declBus(c+8822,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg_cmd_type", false,-1, 1,0);
        tracep->declBus(c+8823,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg_cmd_size", false,-1, 1,0);
        tracep->declBit(c+10757,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg_halt_req", false,-1);
        tracep->declBit(c+516,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg_resume_req", false,-1);
        tracep->declBit(c+10758,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg_core_rst_l", false,-1);
        tracep->declBit(c+9938,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv core_dbg_cmd_done", false,-1);
        tracep->declBit(c+9939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv core_dbg_cmd_fail", false,-1);
        tracep->declBus(c+7554,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv core_dbg_rddata", false,-1, 31,0);
        tracep->declBit(c+9940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_dbg_cmd_done", false,-1);
        tracep->declBit(c+9941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_dbg_cmd_fail", false,-1);
        tracep->declBus(c+9942,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_dbg_rddata", false,-1, 31,0);
        tracep->declBit(c+10448,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg_dma_bubble", false,-1);
        tracep->declBit(c+10759,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dma_dbg_ready", false,-1);
        tracep->declBus(c+2175,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_dbg_rddata", false,-1, 31,0);
        tracep->declBit(c+9943,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_dbg_cmd_done", false,-1);
        tracep->declBit(c+9944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_dbg_cmd_fail", false,-1);
        tracep->declBit(c+9945,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_mpc_halted_only", false,-1);
        tracep->declBit(c+9946,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_dbg_halted", false,-1);
        tracep->declBit(c+2176,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_pmu_fw_halted", false,-1);
        tracep->declBit(c+9947,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_resume_ack", false,-1);
        tracep->declBit(c+1938,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_debug_mode", false,-1);
        tracep->declBit(c+2177,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_debug_wdata_rs1_d", false,-1);
        tracep->declBit(c+10273,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_stall_dma", false,-1);
        tracep->declBus(c+10274,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i0_data_en", false,-1, 4,2);
        tracep->declBus(c+10275,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i0_ctl_en", false,-1, 4,1);
        tracep->declBus(c+10276,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i1_data_en", false,-1, 4,2);
        tracep->declBus(c+10277,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_i1_ctl_en", false,-1, 4,1);
        tracep->declBit(c+10278,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_nonblock_load_freeze_dc2", false,-1);
        tracep->declBit(c+2178,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_pmu_i0_br_misp", false,-1);
        tracep->declBit(c+2179,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_pmu_i0_br_ataken", false,-1);
        tracep->declBit(c+2180,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_pmu_i0_pc4", false,-1);
        tracep->declBit(c+2119,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_pmu_i1_br_misp", false,-1);
        tracep->declBit(c+2181,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_pmu_i1_br_ataken", false,-1);
        tracep->declBit(c+2182,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv exu_pmu_i1_pc4", false,-1);
        tracep->declBit(c+2183,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_pmu_misaligned_dc3", false,-1);
        tracep->declBit(c+2184,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_pmu_bus_trxn", false,-1);
        tracep->declBit(c+2185,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_pmu_bus_misaligned", false,-1);
        tracep->declBit(c+2186,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_pmu_bus_error", false,-1);
        tracep->declBit(c+2187,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_pmu_bus_busy", false,-1);
        tracep->declBit(c+9948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_pmu_fetch_stall", false,-1);
        tracep->declBit(c+2188,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_pmu_ic_miss", false,-1);
        tracep->declBit(c+2189,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_pmu_ic_hit", false,-1);
        tracep->declBit(c+2190,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_pmu_bus_error", false,-1);
        tracep->declBit(c+2191,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_pmu_bus_busy", false,-1);
        tracep->declBit(c+2192,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_pmu_bus_trxn", false,-1);
        tracep->declBit(c+2193,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv active_state", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv free_clk", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv active_clk", false,-1);
        tracep->declBit(c+2194,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_pause_state_cg", false,-1);
        tracep->declBit(c+2032,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv lsu_nonblock_load_data_error", false,-1);
        tracep->declBus(c+2195,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_i0_cinst", false,-1, 15,0);
        tracep->declBus(c+2196,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu_i1_cinst", false,-1, 15,0);
        tracep->declArray(c+2197,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv trace_rv_trace_pkt", false,-1, 237,0);
        tracep->declBus(c+2205,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv pic_claimid", false,-1, 7,0);
        tracep->declBus(c+2206,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv pic_pl", false,-1, 3,0);
        tracep->declBus(c+2207,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_meicurpl", false,-1, 3,0);
        tracep->declBus(c+2208,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_meipt", false,-1, 3,0);
        tracep->declBit(c+2209,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv mexintpend", false,-1);
        tracep->declBit(c+2210,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv mhwakeup", false,-1);
        tracep->declBit(c+11082,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec_tlu_claim_ack_wb", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv free_cg en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv free_cg clk", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv free_cg scan_mode", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv free_cg l1clk", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv free_cg TE", false,-1);
        tracep->declBit(c+2193,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv active_cg en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv active_cg clk", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv active_cg scan_mode", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv active_cg l1clk", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv active_cg TE", false,-1);
        tracep->declBus(c+8819,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_cmd_addr", false,-1, 31,0);
        tracep->declBus(c+8820,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_cmd_wrdata", false,-1, 31,0);
        tracep->declBit(c+10548,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_cmd_valid", false,-1);
        tracep->declBit(c+8821,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_cmd_write", false,-1);
        tracep->declBus(c+8822,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_cmd_type", false,-1, 1,0);
        tracep->declBus(c+8823,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_cmd_size", false,-1, 1,0);
        tracep->declBit(c+10758,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_core_rst_l", false,-1);
        tracep->declBus(c+7554,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg core_dbg_rddata", false,-1, 31,0);
        tracep->declBit(c+9938,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg core_dbg_cmd_done", false,-1);
        tracep->declBit(c+9939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg core_dbg_cmd_fail", false,-1);
        tracep->declBit(c+10448,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_dma_bubble", false,-1);
        tracep->declBit(c+10759,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dma_dbg_ready", false,-1);
        tracep->declBit(c+10757,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_halt_req", false,-1);
        tracep->declBit(c+516,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_resume_req", false,-1);
        tracep->declBit(c+1938,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dec_tlu_debug_mode", false,-1);
        tracep->declBit(c+9946,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dec_tlu_dbg_halted", false,-1);
        tracep->declBit(c+9945,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dec_tlu_mpc_halted_only", false,-1);
        tracep->declBit(c+9947,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dec_tlu_resume_ack", false,-1);
        tracep->declBit(c+8892,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmi_reg_en", false,-1);
        tracep->declBus(c+10392,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmi_reg_addr", false,-1, 6,0);
        tracep->declBit(c+8893,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmi_reg_wr_en", false,-1);
        tracep->declBus(c+10393,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmi_reg_wdata", false,-1, 31,0);
        tracep->declBus(c+8818,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmi_reg_rdata", false,-1, 31,0);
        tracep->declBit(c+10443,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_awvalid", false,-1);
        tracep->declBit(c+193,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_awready", false,-1);
        tracep->declBus(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_awid", false,-1, 0,0);
        tracep->declBus(c+10439,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_awaddr", false,-1, 31,0);
        tracep->declBus(c+10440,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_awregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_awlen", false,-1, 7,0);
        tracep->declBus(c+10441,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_awsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_awburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_awlock", false,-1);
        tracep->declBus(c+10973,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_awcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_awprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_awqos", false,-1, 3,0);
        tracep->declBit(c+10447,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_wvalid", false,-1);
        tracep->declBit(c+203,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_wready", false,-1);
        tracep->declQuad(c+10444,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_wdata", false,-1, 63,0);
        tracep->declBus(c+10446,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_wstrb", false,-1, 7,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_wlast", false,-1);
        tracep->declBit(c+196,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_bvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_bready", false,-1);
        tracep->declBus(c+195,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_bresp", false,-1, 1,0);
        tracep->declBus(c+194,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_bid", false,-1, 0,0);
        tracep->declBit(c+10442,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_arvalid", false,-1);
        tracep->declBit(c+192,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_arready", false,-1);
        tracep->declBus(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_arid", false,-1, 0,0);
        tracep->declBus(c+10439,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_araddr", false,-1, 31,0);
        tracep->declBus(c+10440,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_arregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_arlen", false,-1, 7,0);
        tracep->declBus(c+10441,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_arsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_arburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_arlock", false,-1);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_arcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_arprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_arqos", false,-1, 3,0);
        tracep->declBit(c+202,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_rvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_rready", false,-1);
        tracep->declBus(c+199,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_rid", false,-1, 0,0);
        tracep->declQuad(c+197,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_rdata", false,-1, 63,0);
        tracep->declBus(c+201,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_rresp", false,-1, 1,0);
        tracep->declBit(c+200,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_rlast", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_bus_clk_en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg clk", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg free_clk", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg rst_l", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_rst_l", false,-1);
        tracep->declBit(c+2169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg clk_override", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg scan_mode", false,-1);
        tracep->declBus(c+10956,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg TOTAL_INT", false,-1, 31,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg DCCM_BITS", false,-1, 31,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg DCCM_BANK_BITS", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg DCCM_NUM_BANKS", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg DCCM_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11077,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg DCCM_FDATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg DCCM_BYTE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10943,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg DCCM_ECC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg LSU_RDBUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg DMA_BUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg LSU_STBUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg LSU_SB_BITS", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg DEC_INSTBUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+11078,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg ICCM_SIZE", false,-1, 31,0);
        tracep->declBus(c+11079,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg ICCM_BITS", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg ICCM_NUM_BANKS", false,-1, 31,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg ICCM_BANK_BITS", false,-1, 31,0);
        tracep->declBus(c+10961,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg ICCM_INDEX_BITS", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg ICCM_BANK_HI", false,-1, 31,0);
        tracep->declBus(c+10959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg ICACHE_TAG_HIGH", false,-1, 31,0);
        tracep->declBus(c+10954,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg ICACHE_TAG_LOW", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg ICACHE_IC_DEPTH", false,-1, 31,0);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg ICACHE_TAG_DEPTH", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg LSU_BUS_TAG", false,-1, 31,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg DMA_BUS_TAG", false,-1, 31,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg SB_BUS_TAG", false,-1, 31,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg IFU_BUS_TAG", false,-1, 31,0);
        tracep->declBus(c+10933,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg ICCM_ENABLE", false,-1, 0,0);
        tracep->declBus(c+11083,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg DCCM_ENABLE", false,-1, 0,0);
        tracep->declBus(c+9920,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_state", false,-1, 3,0);
        tracep->declBus(c+517,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_nxtstate", false,-1, 3,0);
        tracep->declBit(c+518,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_state_en", false,-1);
        tracep->declBus(c+1692,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_reg", false,-1, 31,0);
        tracep->declBus(c+10760,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrol_reg", false,-1, 31,0);
        tracep->declBus(c+8824,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg command_reg", false,-1, 31,0);
        tracep->declBus(c+8825,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg abstractcs_reg", false,-1, 31,0);
        tracep->declBus(c+8826,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg haltsum0_reg", false,-1, 31,0);
        tracep->declBus(c+8820,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg data0_reg", false,-1, 31,0);
        tracep->declBus(c+8827,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg data1_reg", false,-1, 31,0);
        tracep->declBus(c+10761,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg data0_din", false,-1, 31,0);
        tracep->declBit(c+10762,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg data0_reg_wren", false,-1);
        tracep->declBit(c+10763,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg data0_reg_wren0", false,-1);
        tracep->declBit(c+10549,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg data0_reg_wren1", false,-1);
        tracep->declBit(c+519,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg data0_reg_wren2", false,-1);
        tracep->declBus(c+10764,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg data1_din", false,-1, 31,0);
        tracep->declBit(c+10765,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg data1_reg_wren", false,-1);
        tracep->declBit(c+10766,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg data1_reg_wren0", false,-1);
        tracep->declBit(c+10449,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg data1_reg_wren1", false,-1);
        tracep->declBit(c+520,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg abstractcs_busy_wren", false,-1);
        tracep->declBit(c+9921,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg abstractcs_busy_din", false,-1);
        tracep->declBus(c+10767,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg abstractcs_error_din", false,-1, 2,0);
        tracep->declBit(c+10768,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg abstractcs_error_sel0", false,-1);
        tracep->declBit(c+8828,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg abstractcs_error_sel1", false,-1);
        tracep->declBit(c+10769,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg abstractcs_error_sel2", false,-1);
        tracep->declBit(c+10770,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg abstractcs_error_sel3", false,-1);
        tracep->declBit(c+1693,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg abstractcs_error_sel4", false,-1);
        tracep->declBit(c+8829,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg abstractcs_error_sel5", false,-1);
        tracep->declBit(c+10771,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg abstractcs_error_sel6", false,-1);
        tracep->declBit(c+521,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sb_bus_error", false,-1);
        tracep->declBit(c+10772,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg abstractauto_reg_wren", false,-1);
        tracep->declBus(c+8830,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg abstractauto_reg", false,-1, 1,0);
        tracep->declBit(c+11084,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_dmerr_wren", false,-1);
        tracep->declBit(c+10773,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_resumeack_wren", false,-1);
        tracep->declBit(c+10774,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_resumeack_din", false,-1);
        tracep->declBit(c+10775,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_havereset_wren", false,-1);
        tracep->declBit(c+10776,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_havereset_rst", false,-1);
        tracep->declBit(c+8831,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_resumeack", false,-1);
        tracep->declBit(c+522,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_unavail", false,-1);
        tracep->declBit(c+1694,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_running", false,-1);
        tracep->declBit(c+8832,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_halted", false,-1);
        tracep->declBit(c+8833,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_havereset", false,-1);
        tracep->declBit(c+10777,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg resumereq", false,-1);
        tracep->declBit(c+10638,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrol_wren", false,-1);
        tracep->declBit(c+8834,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrol_wren_Q", false,-1);
        tracep->declBit(c+10778,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg execute_command_ns", false,-1);
        tracep->declBit(c+8835,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg execute_command", false,-1);
        tracep->declBit(c+10639,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg command_wren", false,-1);
        tracep->declBit(c+10779,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg command_regno_wren", false,-1);
        tracep->declBit(c+10411,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg command_transfer_din", false,-1);
        tracep->declBit(c+10412,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg command_postexec_din", false,-1);
        tracep->declBus(c+10726,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg command_din", false,-1, 31,0);
        tracep->declBus(c+8836,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_cmd_addr_incr", false,-1, 3,0);
        tracep->declBus(c+8837,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_cmd_curr_addr", false,-1, 31,0);
        tracep->declBus(c+8838,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_cmd_next_addr", false,-1, 31,0);
        tracep->declBus(c+523,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmi_reg_rdata_din", false,-1, 31,0);
        tracep->declBus(c+8839,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_state", false,-1, 3,0);
        tracep->declBus(c+524,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_nxtstate", false,-1, 3,0);
        tracep->declBit(c+525,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_state_en", false,-1);
        tracep->declBit(c+10780,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_wren", false,-1);
        tracep->declBit(c+526,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusy_wren", false,-1);
        tracep->declBit(c+8840,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusy_din", false,-1);
        tracep->declBit(c+10781,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusyerror_wren", false,-1);
        tracep->declBit(c+10782,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusyerror_din", false,-1);
        tracep->declBit(c+527,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sberror_wren", false,-1);
        tracep->declBus(c+10783,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sberror_din", false,-1, 2,0);
        tracep->declBit(c+8841,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_unaligned", false,-1);
        tracep->declBit(c+8842,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_illegal_size", false,-1);
        tracep->declBus(c+8843,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_reg_int", false,-1, 19,15);
        tracep->declBit(c+10640,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbdata0_reg_wren0", false,-1);
        tracep->declBit(c+528,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbdata0_reg_wren1", false,-1);
        tracep->declBit(c+10784,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbdata0_reg_wren", false,-1);
        tracep->declBus(c+10785,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbdata0_din", false,-1, 31,0);
        tracep->declBit(c+10641,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbdata1_reg_wren0", false,-1);
        tracep->declBit(c+528,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbdata1_reg_wren1", false,-1);
        tracep->declBit(c+10786,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbdata1_reg_wren", false,-1);
        tracep->declBus(c+10787,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbdata1_din", false,-1, 31,0);
        tracep->declBit(c+10642,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbaddress0_reg_wren0", false,-1);
        tracep->declBit(c+8844,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbaddress0_reg_wren1", false,-1);
        tracep->declBit(c+10788,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbaddress0_reg_wren", false,-1);
        tracep->declBus(c+10789,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbaddress0_reg_din", false,-1, 31,0);
        tracep->declBus(c+8845,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbaddress0_incr", false,-1, 3,0);
        tracep->declBit(c+10790,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbreadonaddr_access", false,-1);
        tracep->declBit(c+10791,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbreadondata_access", false,-1);
        tracep->declBit(c+10640,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbdata0wr_access", false,-1);
        tracep->declBit(c+9922,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_done_in", false,-1);
        tracep->declBit(c+9923,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_data_done_in", false,-1);
        tracep->declBit(c+529,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_done_en", false,-1);
        tracep->declBit(c+530,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_data_done_en", false,-1);
        tracep->declBit(c+8846,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_done", false,-1);
        tracep->declBit(c+8847,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_data_done", false,-1);
        tracep->declBus(c+8827,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg abmem_addr", false,-1, 31,0);
        tracep->declBit(c+8848,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg abmem_addr_in_dccm_region", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg abmem_addr_in_iccm_region", false,-1);
        tracep->declBit(c+8848,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg abmem_addr_in_pic_region", false,-1);
        tracep->declBit(c+8849,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg abmem_addr_core_local", false,-1);
        tracep->declBit(c+8850,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg abmem_addr_external", false,-1);
        tracep->declBit(c+8851,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_cmd_pending", false,-1);
        tracep->declBit(c+9924,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_pending", false,-1);
        tracep->declBit(c+10450,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_arvalid", false,-1);
        tracep->declBit(c+10451,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_awvalid", false,-1);
        tracep->declBit(c+10452,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_wvalid", false,-1);
        tracep->declBit(c+10453,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_read_pend", false,-1);
        tracep->declBit(c+8821,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_write", false,-1);
        tracep->declBus(c+8852,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_size", false,-1, 2,0);
        tracep->declBus(c+8827,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_addr", false,-1, 31,0);
        tracep->declBus(c+8820,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_wdata", false,-1, 31,0);
        tracep->declBit(c+8853,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_cmd_awvalid", false,-1);
        tracep->declBit(c+8854,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_cmd_wvalid", false,-1);
        tracep->declBit(c+8855,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_cmd_arvalid", false,-1);
        tracep->declBit(c+8856,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_read_pend", false,-1);
        tracep->declBus(c+8857,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_cmd_size", false,-1, 2,0);
        tracep->declBus(c+8858,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_cmd_addr", false,-1, 31,0);
        tracep->declQuad(c+8859,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_cmd_wdata", false,-1, 63,0);
        tracep->declBus(c+10439,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_addr", false,-1, 31,0);
        tracep->declQuad(c+10454,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_wrdata", false,-1, 63,0);
        tracep->declBus(c+10441,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_size", false,-1, 2,0);
        tracep->declBit(c+8861,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_awvalid_q", false,-1);
        tracep->declBit(c+8862,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_awready_q", false,-1);
        tracep->declBit(c+8863,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_wvalid_q", false,-1);
        tracep->declBit(c+8864,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_wready_q", false,-1);
        tracep->declBit(c+8865,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_arvalid_q", false,-1);
        tracep->declBit(c+8866,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_arready_q", false,-1);
        tracep->declBit(c+8867,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_bvalid_q", false,-1);
        tracep->declBit(c+8868,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_bready_q", false,-1);
        tracep->declBit(c+8869,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_rvalid_q", false,-1);
        tracep->declBit(c+8870,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_rready_q", false,-1);
        tracep->declBus(c+8871,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_bresp_q", false,-1, 1,0);
        tracep->declBus(c+8872,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_axi_rresp_q", false,-1, 1,0);
        tracep->declQuad(c+531,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_bus_rdata", false,-1, 63,0);
        tracep->declBus(c+8873,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_reg", false,-1, 31,0);
        tracep->declBus(c+8858,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbaddress0_reg", false,-1, 31,0);
        tracep->declBus(c+8874,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbdata0_reg", false,-1, 31,0);
        tracep->declBus(c+8875,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbdata1_reg", false,-1, 31,0);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_dm_rst_l", false,-1);
        tracep->declBit(c+10792,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_free_clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_free_clk", false,-1);
        tracep->declBit(c+10793,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_free_clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_free_clk", false,-1);
        tracep->declBit(c+534,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg bus_clken", false,-1);
        tracep->declBit(c+11085,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg bus_clk", false,-1);
        tracep->declBit(c+10792,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_free_cgc en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_free_cgc clk", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_free_cgc scan_mode", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_free_cgc l1clk", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_free_cgc TE", false,-1);
        tracep->declBit(c+10793,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_free_cgc en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_free_cgc clk", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_free_cgc scan_mode", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_free_cgc l1clk", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_free_cgc TE", false,-1);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusyerror_reg WIDTH", false,-1, 31,0);
        tracep->declBus(c+10782,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusyerror_reg din", false,-1, 0,0);
        tracep->declBit(c+10781,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusyerror_reg en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusyerror_reg clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusyerror_reg rst_l", false,-1);
        tracep->declBus(c+8876,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusyerror_reg dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusyerror_reg dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10794,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusyerror_reg dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusyerror_reg dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusyerror_reg dffs rst_l", false,-1);
        tracep->declBus(c+8876,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusyerror_reg dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusy_reg WIDTH", false,-1, 31,0);
        tracep->declBus(c+8840,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusy_reg din", false,-1, 0,0);
        tracep->declBit(c+526,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusy_reg en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusy_reg clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusy_reg rst_l", false,-1);
        tracep->declBus(c+8877,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusy_reg dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusy_reg dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+1695,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusy_reg dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusy_reg dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusy_reg dffs rst_l", false,-1);
        tracep->declBus(c+8877,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbbusy_reg dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbreadonaddr_reg WIDTH", false,-1, 31,0);
        tracep->declBus(c+10413,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbreadonaddr_reg din", false,-1, 0,0);
        tracep->declBit(c+10780,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbreadonaddr_reg en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbreadonaddr_reg clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbreadonaddr_reg rst_l", false,-1);
        tracep->declBus(c+8878,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbreadonaddr_reg dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbreadonaddr_reg dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10795,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbreadonaddr_reg dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbreadonaddr_reg dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbreadonaddr_reg dffs rst_l", false,-1);
        tracep->declBus(c+8878,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_sbreadonaddr_reg dffs dout", false,-1, 0,0);
        tracep->declBus(c+10953,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_misc_reg WIDTH", false,-1, 31,0);
        tracep->declBus(c+10414,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_misc_reg din", false,-1, 4,0);
        tracep->declBit(c+10780,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_misc_reg en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_misc_reg clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_misc_reg rst_l", false,-1);
        tracep->declBus(c+8843,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_misc_reg dout", false,-1, 4,0);
        tracep->declBus(c+10953,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_misc_reg dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10796,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_misc_reg dffs din", false,-1, 4,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_misc_reg dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_misc_reg dffs rst_l", false,-1);
        tracep->declBus(c+8843,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_misc_reg dffs dout", false,-1, 4,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_error_reg WIDTH", false,-1, 31,0);
        tracep->declBus(c+10783,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_error_reg din", false,-1, 2,0);
        tracep->declBit(c+527,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_error_reg en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_error_reg clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_error_reg rst_l", false,-1);
        tracep->declBus(c+8879,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_error_reg dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_error_reg dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10797,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_error_reg dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_error_reg dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_error_reg dffs rst_l", false,-1);
        tracep->declBus(c+8879,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sbcs_error_reg dffs dout", false,-1, 2,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata0_reg WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata0_reg OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+10785,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata0_reg din", false,-1, 31,0);
        tracep->declBit(c+10784,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata0_reg en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata0_reg clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata0_reg rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata0_reg scan_mode", false,-1);
        tracep->declBus(c+8874,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata0_reg dout", false,-1, 31,0);
        tracep->declBit(c+11086,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata0_reg l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata0_reg genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10785,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata0_reg genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10784,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata0_reg genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata0_reg genblock dff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata0_reg genblock dff rst_l", false,-1);
        tracep->declBus(c+8874,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata0_reg genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata0_reg genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10798,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata0_reg genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata0_reg genblock dff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata0_reg genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+8874,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata0_reg genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata1_reg WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata1_reg OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+10787,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata1_reg din", false,-1, 31,0);
        tracep->declBit(c+10786,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata1_reg en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata1_reg clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata1_reg rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata1_reg scan_mode", false,-1);
        tracep->declBus(c+8875,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata1_reg dout", false,-1, 31,0);
        tracep->declBit(c+11087,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata1_reg l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata1_reg genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10787,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata1_reg genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10786,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata1_reg genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata1_reg genblock dff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata1_reg genblock dff rst_l", false,-1);
        tracep->declBus(c+8875,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata1_reg genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata1_reg genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10799,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata1_reg genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata1_reg genblock dff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata1_reg genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+8875,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbdata1_reg genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbaddress0_reg WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbaddress0_reg OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+10789,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbaddress0_reg din", false,-1, 31,0);
        tracep->declBit(c+10788,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbaddress0_reg en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbaddress0_reg clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbaddress0_reg rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbaddress0_reg scan_mode", false,-1);
        tracep->declBus(c+8858,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbaddress0_reg dout", false,-1, 31,0);
        tracep->declBit(c+11088,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbaddress0_reg l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbaddress0_reg genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10789,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbaddress0_reg genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10788,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbaddress0_reg genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbaddress0_reg genblock dff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbaddress0_reg genblock dff rst_l", false,-1);
        tracep->declBus(c+8858,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbaddress0_reg genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbaddress0_reg genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10800,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbaddress0_reg genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbaddress0_reg genblock dff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbaddress0_reg genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+8858,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_sbaddress0_reg genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrolff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10415,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrolff din", false,-1, 3,0);
        tracep->declBit(c+10638,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrolff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrolff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrolff rst_l", false,-1);
        tracep->declBus(c+8880,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrolff dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrolff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10801,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrolff dffs din", false,-1, 3,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrolff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrolff dffs rst_l", false,-1);
        tracep->declBus(c+8880,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrolff dffs dout", false,-1, 3,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrol_dmactive_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10416,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrol_dmactive_ff din", false,-1, 0,0);
        tracep->declBit(c+10638,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrol_dmactive_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrol_dmactive_ff clk", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrol_dmactive_ff rst_l", false,-1);
        tracep->declBus(c+9108,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrol_dmactive_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrol_dmactive_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10802,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrol_dmactive_ff dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrol_dmactive_ff dffs clk", false,-1);
        tracep->declBit(c+169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrol_dmactive_ff dffs rst_l", false,-1);
        tracep->declBus(c+9108,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrol_dmactive_ff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrol_wrenff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10638,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrol_wrenff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrol_wrenff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrol_wrenff rst_l", false,-1);
        tracep->declBus(c+8834,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcontrol_wrenff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_resumeack_reg WIDTH", false,-1, 31,0);
        tracep->declBus(c+10774,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_resumeack_reg din", false,-1, 0,0);
        tracep->declBit(c+10773,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_resumeack_reg en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_resumeack_reg clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_resumeack_reg rst_l", false,-1);
        tracep->declBus(c+8831,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_resumeack_reg dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_resumeack_reg dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10803,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_resumeack_reg dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_resumeack_reg dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_resumeack_reg dffs rst_l", false,-1);
        tracep->declBus(c+8831,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_resumeack_reg dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_halted_reg WIDTH", false,-1, 31,0);
        tracep->declBus(c+9949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_halted_reg din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_halted_reg clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_halted_reg rst_l", false,-1);
        tracep->declBus(c+8832,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_halted_reg dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_havereset_reg WIDTH", false,-1, 31,0);
        tracep->declBus(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_havereset_reg din", false,-1, 0,0);
        tracep->declBit(c+10775,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_havereset_reg en", false,-1);
        tracep->declBit(c+10776,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_havereset_reg clear", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_havereset_reg clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_havereset_reg rst_l", false,-1);
        tracep->declBus(c+8833,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_havereset_reg dout", false,-1, 0,0);
        tracep->declBus(c+10804,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_havereset_reg din_new", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_havereset_reg dffsc WIDTH", false,-1, 31,0);
        tracep->declBus(c+10804,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_havereset_reg dffsc din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_havereset_reg dffsc clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_havereset_reg dffsc rst_l", false,-1);
        tracep->declBus(c+8833,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmstatus_havereset_reg dffsc dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmabstractcs_busy_reg WIDTH", false,-1, 31,0);
        tracep->declBus(c+9921,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmabstractcs_busy_reg din", false,-1, 0,0);
        tracep->declBit(c+520,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmabstractcs_busy_reg en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmabstractcs_busy_reg clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmabstractcs_busy_reg rst_l", false,-1);
        tracep->declBus(c+8881,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmabstractcs_busy_reg dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmabstractcs_busy_reg dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10805,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmabstractcs_busy_reg dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmabstractcs_busy_reg dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmabstractcs_busy_reg dffs rst_l", false,-1);
        tracep->declBus(c+8881,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmabstractcs_busy_reg dffs dout", false,-1, 0,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmabstractcs_error_reg WIDTH", false,-1, 31,0);
        tracep->declBus(c+10767,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmabstractcs_error_reg din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmabstractcs_error_reg clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmabstractcs_error_reg rst_l", false,-1);
        tracep->declBus(c+8882,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmabstractcs_error_reg dout", false,-1, 2,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_abstractauto_reg WIDTH", false,-1, 31,0);
        tracep->declBus(c+10417,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_abstractauto_reg din", false,-1, 1,0);
        tracep->declBit(c+10772,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_abstractauto_reg en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_abstractauto_reg clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_abstractauto_reg rst_l", false,-1);
        tracep->declBus(c+8830,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_abstractauto_reg dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_abstractauto_reg dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10806,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_abstractauto_reg dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_abstractauto_reg dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_abstractauto_reg dffs rst_l", false,-1);
        tracep->declBus(c+8830,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_abstractauto_reg dffs dout", false,-1, 1,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg execute_commandff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10778,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg execute_commandff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg execute_commandff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg execute_commandff rst_l", false,-1);
        tracep->declBus(c+8835,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg execute_commandff dout", false,-1, 0,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_reg WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_reg OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+10727,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_reg din", false,-1, 15,0);
        tracep->declBit(c+10639,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_reg en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_reg clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_reg rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_reg scan_mode", false,-1);
        tracep->declBus(c+8883,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_reg dout", false,-1, 15,0);
        tracep->declBit(c+11089,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_reg l1clk", false,-1);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_reg genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10727,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_reg genblock dff din", false,-1, 15,0);
        tracep->declBit(c+10639,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_reg genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_reg genblock dff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_reg genblock dff rst_l", false,-1);
        tracep->declBus(c+8883,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_reg genblock dff dout", false,-1, 15,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_reg genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10807,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_reg genblock dff dffs din", false,-1, 15,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_reg genblock dff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_reg genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+8883,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_reg genblock dff dffs dout", false,-1, 15,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_regno_reg WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_regno_reg OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+10728,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_regno_reg din", false,-1, 15,0);
        tracep->declBit(c+10779,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_regno_reg en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_regno_reg clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_regno_reg rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_regno_reg scan_mode", false,-1);
        tracep->declBus(c+8884,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_regno_reg dout", false,-1, 15,0);
        tracep->declBit(c+11090,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_regno_reg l1clk", false,-1);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_regno_reg genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10728,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_regno_reg genblock dff din", false,-1, 15,0);
        tracep->declBit(c+10779,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_regno_reg genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_regno_reg genblock dff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_regno_reg genblock dff rst_l", false,-1);
        tracep->declBus(c+8884,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_regno_reg genblock dff dout", false,-1, 15,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_regno_reg genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10808,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_regno_reg genblock dff dffs din", false,-1, 15,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_regno_reg genblock dff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_regno_reg genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+8884,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmcommand_regno_reg genblock dff dffs dout", false,-1, 15,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data0_reg WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data0_reg OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+10761,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data0_reg din", false,-1, 31,0);
        tracep->declBit(c+10762,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data0_reg en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data0_reg clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data0_reg rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data0_reg scan_mode", false,-1);
        tracep->declBus(c+8820,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data0_reg dout", false,-1, 31,0);
        tracep->declBit(c+11091,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data0_reg l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data0_reg genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10761,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data0_reg genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10762,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data0_reg genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data0_reg genblock dff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data0_reg genblock dff rst_l", false,-1);
        tracep->declBus(c+8820,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data0_reg genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data0_reg genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10809,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data0_reg genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data0_reg genblock dff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data0_reg genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+8820,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data0_reg genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data1_reg WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data1_reg OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+10764,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data1_reg din", false,-1, 31,0);
        tracep->declBit(c+10765,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data1_reg en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data1_reg clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data1_reg rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data1_reg scan_mode", false,-1);
        tracep->declBus(c+8827,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data1_reg dout", false,-1, 31,0);
        tracep->declBit(c+11092,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data1_reg l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data1_reg genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10764,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data1_reg genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10765,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data1_reg genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data1_reg genblock dff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data1_reg genblock dff rst_l", false,-1);
        tracep->declBus(c+8827,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data1_reg genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data1_reg genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10810,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data1_reg genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data1_reg genblock dff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data1_reg genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+8827,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_data1_reg genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_doneff WIDTH", false,-1, 31,0);
        tracep->declBus(c+9922,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_doneff din", false,-1, 0,0);
        tracep->declBit(c+529,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_doneff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_doneff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_doneff rst_l", false,-1);
        tracep->declBus(c+8846,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_doneff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_doneff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10811,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_doneff dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_doneff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_doneff dffs rst_l", false,-1);
        tracep->declBus(c+8846,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_cmd_doneff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_data_doneff WIDTH", false,-1, 31,0);
        tracep->declBus(c+9923,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_data_doneff din", false,-1, 0,0);
        tracep->declBit(c+530,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_data_doneff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_data_doneff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_data_doneff rst_l", false,-1);
        tracep->declBus(c+8847,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_data_doneff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_data_doneff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10812,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_data_doneff dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_data_doneff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_data_doneff dffs rst_l", false,-1);
        tracep->declBus(c+8847,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_abmem_data_doneff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_state_reg WIDTH", false,-1, 31,0);
        tracep->declBus(c+517,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_state_reg din", false,-1, 3,0);
        tracep->declBit(c+518,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_state_reg en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_state_reg clk", false,-1);
        tracep->declBit(c+535,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_state_reg rst_l", false,-1);
        tracep->declBus(c+9920,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_state_reg dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_state_reg dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10813,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_state_reg dffs din", false,-1, 3,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_state_reg dffs clk", false,-1);
        tracep->declBit(c+535,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_state_reg dffs rst_l", false,-1);
        tracep->declBus(c+9920,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dbg_state_reg dffs dout", false,-1, 3,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmi_rddata_reg WIDTH", false,-1, 31,0);
        tracep->declBus(c+523,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmi_rddata_reg din", false,-1, 31,0);
        tracep->declBit(c+8892,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmi_rddata_reg en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmi_rddata_reg clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmi_rddata_reg rst_l", false,-1);
        tracep->declBus(c+8818,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmi_rddata_reg dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmi_rddata_reg dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10814,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmi_rddata_reg dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmi_rddata_reg dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmi_rddata_reg dffs rst_l", false,-1);
        tracep->declBus(c+8818,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg dmi_rddata_reg dffs dout", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_state_reg WIDTH", false,-1, 31,0);
        tracep->declBus(c+524,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_state_reg din", false,-1, 3,0);
        tracep->declBit(c+525,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_state_reg en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_state_reg clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_state_reg rst_l", false,-1);
        tracep->declBus(c+8839,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_state_reg dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_state_reg dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+1696,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_state_reg dffs din", false,-1, 3,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_state_reg dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_state_reg dffs rst_l", false,-1);
        tracep->declBus(c+8839,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg sb_state_reg dffs dout", false,-1, 3,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bresp_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+195,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bresp_ff din", false,-1, 1,0);
        tracep->declBit(c+11085,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bresp_ff clk", false,-1);
        tracep->declBit(c+534,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bresp_ff clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bresp_ff rawclk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bresp_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bresp_ff scan_mode", false,-1);
        tracep->declBus(c+8871,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bresp_ff dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bresp_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+195,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bresp_ff dffs din", false,-1, 1,0);
        tracep->declBit(c+534,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bresp_ff dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bresp_ff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bresp_ff dffs rst_l", false,-1);
        tracep->declBus(c+8871,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bresp_ff dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bresp_ff dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+1697,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bresp_ff dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bresp_ff dffs dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bresp_ff dffs dffs rst_l", false,-1);
        tracep->declBus(c+8871,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bresp_ff dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rresp_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+201,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rresp_ff din", false,-1, 1,0);
        tracep->declBit(c+11085,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rresp_ff clk", false,-1);
        tracep->declBit(c+534,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rresp_ff clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rresp_ff rawclk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rresp_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rresp_ff scan_mode", false,-1);
        tracep->declBus(c+8872,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rresp_ff dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rresp_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+201,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rresp_ff dffs din", false,-1, 1,0);
        tracep->declBit(c+534,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rresp_ff dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rresp_ff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rresp_ff dffs rst_l", false,-1);
        tracep->declBus(c+8872,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rresp_ff dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rresp_ff dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+1698,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rresp_ff dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rresp_ff dffs dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rresp_ff dffs dffs rst_l", false,-1);
        tracep->declBus(c+8872,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rresp_ff dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awvalid_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10443,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awvalid_ff din", false,-1, 0,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awvalid_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awvalid_ff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awvalid_ff rst_l", false,-1);
        tracep->declBus(c+8861,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awvalid_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awvalid_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10456,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awvalid_ff dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awvalid_ff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awvalid_ff dffs rst_l", false,-1);
        tracep->declBus(c+8861,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awvalid_ff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awready_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+193,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awready_ff din", false,-1, 0,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awready_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awready_ff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awready_ff rst_l", false,-1);
        tracep->declBus(c+8862,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awready_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awready_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+193,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awready_ff dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awready_ff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awready_ff dffs rst_l", false,-1);
        tracep->declBus(c+8862,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_awready_ff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wvalid_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10447,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wvalid_ff din", false,-1, 0,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wvalid_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wvalid_ff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wvalid_ff rst_l", false,-1);
        tracep->declBus(c+8863,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wvalid_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wvalid_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10457,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wvalid_ff dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wvalid_ff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wvalid_ff dffs rst_l", false,-1);
        tracep->declBus(c+8863,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wvalid_ff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wready_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+203,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wready_ff din", false,-1, 0,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wready_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wready_ff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wready_ff rst_l", false,-1);
        tracep->declBus(c+8864,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wready_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wready_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+203,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wready_ff dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wready_ff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wready_ff dffs rst_l", false,-1);
        tracep->declBus(c+8864,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_wready_ff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arvalid_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10442,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arvalid_ff din", false,-1, 0,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arvalid_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arvalid_ff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arvalid_ff rst_l", false,-1);
        tracep->declBus(c+8865,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arvalid_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arvalid_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10458,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arvalid_ff dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arvalid_ff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arvalid_ff dffs rst_l", false,-1);
        tracep->declBus(c+8865,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arvalid_ff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arready_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+192,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arready_ff din", false,-1, 0,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arready_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arready_ff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arready_ff rst_l", false,-1);
        tracep->declBus(c+8866,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arready_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arready_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+192,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arready_ff dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arready_ff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arready_ff dffs rst_l", false,-1);
        tracep->declBus(c+8866,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_arready_ff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bvalid_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+196,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bvalid_ff din", false,-1, 0,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bvalid_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bvalid_ff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bvalid_ff rst_l", false,-1);
        tracep->declBus(c+8867,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bvalid_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bvalid_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+196,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bvalid_ff dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bvalid_ff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bvalid_ff dffs rst_l", false,-1);
        tracep->declBus(c+8867,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bvalid_ff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bready_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bready_ff din", false,-1, 0,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bready_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bready_ff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bready_ff rst_l", false,-1);
        tracep->declBus(c+8868,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bready_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bready_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bready_ff dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bready_ff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bready_ff dffs rst_l", false,-1);
        tracep->declBus(c+8868,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_bready_ff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rvalid_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+202,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rvalid_ff din", false,-1, 0,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rvalid_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rvalid_ff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rvalid_ff rst_l", false,-1);
        tracep->declBus(c+8869,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rvalid_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rvalid_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+202,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rvalid_ff dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rvalid_ff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rvalid_ff dffs rst_l", false,-1);
        tracep->declBus(c+8869,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rvalid_ff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rready_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rready_ff din", false,-1, 0,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rready_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rready_ff clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rready_ff rst_l", false,-1);
        tracep->declBus(c+8870,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rready_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rready_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rready_ff dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rready_ff dffs clk", false,-1);
        tracep->declBit(c+533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rready_ff dffs rst_l", false,-1);
        tracep->declBus(c+8870,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dbg axi_rready_ff dffs dout", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu free_clk", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu active_clk", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu clk", false,-1);
        tracep->declBit(c+2171,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu clk_override", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu rst_l", false,-1);
        tracep->declBit(c+1995,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dec_ib3_valid_d", false,-1);
        tracep->declBit(c+1996,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dec_ib2_valid_d", false,-1);
        tracep->declBit(c+8396,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dec_ib0_valid_eff_d", false,-1);
        tracep->declBit(c+8395,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dec_ib1_valid_eff_d", false,-1);
        tracep->declBit(c+2110,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu exu_i0_br_ret_e4", false,-1);
        tracep->declBit(c+2120,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu exu_i1_br_ret_e4", false,-1);
        tracep->declBit(c+2111,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu exu_i0_br_call_e4", false,-1);
        tracep->declBit(c+2121,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu exu_i1_br_call_e4", false,-1);
        tracep->declBit(c+2018,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu exu_flush_final", false,-1);
        tracep->declBit(c+9934,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dec_tlu_flush_err_wb", false,-1);
        tracep->declBit(c+9933,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dec_tlu_flush_noredir_wb", false,-1);
        tracep->declBit(c+9946,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dec_tlu_dbg_halted", false,-1);
        tracep->declBit(c+2176,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dec_tlu_pmu_fw_halted", false,-1);
        tracep->declBus(c+2020,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu exu_flush_path_final", false,-1, 31,1);
        tracep->declBit(c+2019,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu exu_flush_upper_e2", false,-1);
        tracep->declBus(c+2056,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dec_tlu_mrac_ff", false,-1, 31,0);
        tracep->declBit(c+9935,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dec_tlu_fence_i_wb", false,-1);
        tracep->declBit(c+10643,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dec_tlu_flush_leak_one_wb", false,-1);
        tracep->declBit(c+2164,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dec_tlu_bpred_disable", false,-1);
        tracep->declBit(c+1966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dec_tlu_core_ecc_disable", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_awvalid", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_awready", false,-1);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_awid", false,-1, 2,0);
        tracep->declBus(c+10987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_awaddr", false,-1, 31,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_awregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_awlen", false,-1, 7,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_awsize", false,-1, 2,0);
        tracep->declBus(c+10939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_awburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_awlock", false,-1);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_awcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_awprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_awqos", false,-1, 3,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_wvalid", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_wready", false,-1);
        tracep->declQuad(c+11074,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_wdata", false,-1, 63,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_wstrb", false,-1, 7,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_wlast", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_bvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_bready", false,-1);
        tracep->declBus(c+10939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_bresp", false,-1, 1,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_bid", false,-1, 2,0);
        tracep->declBit(c+1912,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_arvalid", false,-1);
        tracep->declBit(c+173,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_arready", false,-1);
        tracep->declBus(c+1910,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_arid", false,-1, 2,0);
        tracep->declBus(c+1909,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_araddr", false,-1, 31,0);
        tracep->declBus(c+1911,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_arregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_arlen", false,-1, 7,0);
        tracep->declBus(c+10977,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_arsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_arburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_arlock", false,-1);
        tracep->declBus(c+10973,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_arcache", false,-1, 3,0);
        tracep->declBus(c+10975,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_arprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_arqos", false,-1, 3,0);
        tracep->declBit(c+179,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_rvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_rready", false,-1);
        tracep->declBus(c+176,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_rid", false,-1, 2,0);
        tracep->declQuad(c+174,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_rdata", false,-1, 63,0);
        tracep->declBus(c+178,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_rresp", false,-1, 1,0);
        tracep->declBit(c+177,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_axi_rlast", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_bus_clk_en", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dma_iccm_req", false,-1);
        tracep->declBit(c+9937,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dma_iccm_stall_any", false,-1);
        tracep->declBus(c+2127,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dma_mem_addr", false,-1, 31,0);
        tracep->declBus(c+2128,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dma_mem_sz", false,-1, 2,0);
        tracep->declBit(c+2129,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dma_mem_write", false,-1);
        tracep->declQuad(c+2130,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dma_mem_wdata", false,-1, 63,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu iccm_dma_ecc_error", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu iccm_dma_rvalid", false,-1);
        tracep->declQuad(c+11074,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu iccm_dma_rdata", false,-1, 63,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu iccm_ready", false,-1);
        tracep->declBus(c+1967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_pmu_instr_aligned", false,-1, 1,0);
        tracep->declBit(c+1968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_pmu_align_stall", false,-1);
        tracep->declBit(c+9948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_pmu_fetch_stall", false,-1);
        tracep->declBus(c+1946,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_rw_addr", false,-1, 31,2);
        tracep->declBus(c+1947,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_wr_en", false,-1, 3,0);
        tracep->declBit(c+9931,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_rd_en", false,-1);
        tracep->declArray(c+1954,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_wr_data", false,-1, 67,0);
        tracep->declArray(c+10729,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_rd_data", false,-1, 135,0);
        tracep->declBus(c+10756,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ictag_debug_rd_data", false,-1, 20,0);
        tracep->declQuad(c+1957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_debug_wr_data", false,-1, 33,0);
        tracep->declQuad(c+1969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_ic_debug_rd_data", false,-1, 33,0);
        tracep->declArray(c+1959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_premux_data", false,-1, 127,0);
        tracep->declBit(c+1963,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_sel_premux_data", false,-1);
        tracep->declBus(c+1949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_debug_addr", false,-1, 15,2);
        tracep->declBit(c+1950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_debug_rd_en", false,-1);
        tracep->declBit(c+1951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_debug_wr_en", false,-1);
        tracep->declBit(c+1952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_debug_tag_array", false,-1);
        tracep->declBus(c+1953,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_debug_way", false,-1, 3,0);
        tracep->declBus(c+1948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_tag_valid", false,-1, 3,0);
        tracep->declBus(c+10687,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_rd_hit", false,-1, 3,0);
        tracep->declBit(c+10755,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_tag_perr", false,-1);
        tracep->declBit(c+2188,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_pmu_ic_miss", false,-1);
        tracep->declBit(c+2189,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_pmu_ic_hit", false,-1);
        tracep->declBit(c+2190,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_pmu_bus_error", false,-1);
        tracep->declBit(c+2191,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_pmu_bus_busy", false,-1);
        tracep->declBit(c+2192,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_pmu_bus_trxn", false,-1);
        tracep->declBit(c+2010,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_i0_valid", false,-1);
        tracep->declBit(c+2011,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_i1_valid", false,-1);
        tracep->declBit(c+2139,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_i0_icaf", false,-1);
        tracep->declBit(c+2140,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_i1_icaf", false,-1);
        tracep->declBit(c+2141,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_i0_icaf_second", false,-1);
        tracep->declBit(c+2142,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_i1_icaf_second", false,-1);
        tracep->declBit(c+2143,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_i0_perr", false,-1);
        tracep->declBit(c+2144,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_i1_perr", false,-1);
        tracep->declBit(c+2145,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_i0_sbecc", false,-1);
        tracep->declBit(c+2146,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_i1_sbecc", false,-1);
        tracep->declBit(c+2147,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_i0_dbecc", false,-1);
        tracep->declBit(c+2148,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_i1_dbecc", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu iccm_dma_sb_error", false,-1);
        tracep->declBus(c+2012,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_i0_instr", false,-1, 31,0);
        tracep->declBus(c+2013,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_i1_instr", false,-1, 31,0);
        tracep->declBus(c+2014,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_i0_pc", false,-1, 31,1);
        tracep->declBus(c+2015,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_i1_pc", false,-1, 31,1);
        tracep->declBit(c+2057,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_i0_pc4", false,-1);
        tracep->declBit(c+2058,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_i1_pc4", false,-1);
        tracep->declBus(c+2067,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_illegal_inst", false,-1, 15,0);
        tracep->declBit(c+2009,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_miss_state_idle", false,-1);
        tracep->declArray(c+2149,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu i0_brp", false,-1, 67,0);
        tracep->declArray(c+2152,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu i1_brp", false,-1, 67,0);
        tracep->declArray(c+2099,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu exu_mp_pkt", false,-1, 73,0);
        tracep->declBus(c+2102,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu exu_mp_eghr", false,-1, 4,0);
        tracep->declBus(c+2097,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dec_tlu_br0_wb_pkt", false,-1, 15,0);
        tracep->declBus(c+2098,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dec_tlu_br1_wb_pkt", false,-1, 15,0);
        tracep->declBit(c+2050,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dec_tlu_flush_lower_wb", false,-1);
        tracep->declBus(c+2007,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu exu_rets_e1_pkt", false,-1, 5,0);
        tracep->declBus(c+2008,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu exu_rets_e4_pkt", false,-1, 5,0);
        tracep->declBus(c+2195,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_i0_cinst", false,-1, 15,0);
        tracep->declBus(c+2196,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_i1_cinst", false,-1, 15,0);
        tracep->declQuad(c+1972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu dec_tlu_ic_diag_pkt", false,-1, 52,0);
        tracep->declBit(c+1971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_ic_debug_rd_data_valid", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu scan_mode", false,-1);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu TAGWIDTH", false,-1, 31,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu IDWIDTH", false,-1, 31,0);
        tracep->declBit(c+2211,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_fb_consume1", false,-1);
        tracep->declBit(c+2212,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_fb_consume2", false,-1);
        tracep->declBus(c+2213,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc_fetch_addr_f2", false,-1, 31,1);
        tracep->declBit(c+2214,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc_fetch_uncacheable_f1", false,-1);
        tracep->declBus(c+10688,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_fetch_val", false,-1, 7,0);
        tracep->declBus(c+2213,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_fetch_pc", false,-1, 31,1);
        tracep->declBus(c+2215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc_fetch_addr_f1", false,-1, 31,1);
        tracep->declBit(c+1963,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_crit_wd_rdy", false,-1);
        tracep->declBit(c+2216,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_write_stall", false,-1);
        tracep->declBit(c+7555,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_dma_active", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc_dma_access_ok", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc_iccm_access_f1", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc_region_acc_fault_f1", false,-1);
        tracep->declBus(c+2217,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_access_fault_f2", false,-1, 7,0);
        tracep->declBit(c+2218,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_ic_mb_empty", false,-1);
        tracep->declBit(c+10689,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_hit_f2", false,-1);
        tracep->declBus(c+2219,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_bp_way_f2", false,-1, 7,0);
        tracep->declBit(c+2220,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_bp_kill_next_f2", false,-1);
        tracep->declBus(c+2221,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_bp_btb_target_f2", false,-1, 31,1);
        tracep->declBus(c+2222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_bp_inst_mask_f2", false,-1, 7,1);
        tracep->declBus(c+2223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_bp_hist1_f2", false,-1, 7,0);
        tracep->declBus(c+2224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_bp_hist0_f2", false,-1, 7,0);
        tracep->declBus(c+2225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_bp_poffset_f2", false,-1, 11,0);
        tracep->declBus(c+2226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_bp_ret_f2", false,-1, 7,0);
        tracep->declBus(c+2227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_bp_pc4_f2", false,-1, 7,0);
        tracep->declBus(c+2228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_bp_valid_f2", false,-1, 7,0);
        tracep->declBus(c+2229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_bp_fghr_f2", false,-1, 4,0);
        tracep->declBus(c+10688,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_fetch_val_f2", false,-1, 7,0);
        tracep->declArray(c+10734,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_data_f2", false,-1, 127,0);
        tracep->declArray(c+10734,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_fetch_data", false,-1, 127,0);
        tracep->declBit(c+2230,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc_fetch_req_f1_raw", false,-1);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc_fetch_req_f1", false,-1);
        tracep->declBit(c+2231,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc_fetch_req_f2", false,-1);
        tracep->declBit(c+10815,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_rd_parity_final_err", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu iccm_rd_ecc_single_err", false,-1);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu iccm_rd_ecc_double_err", false,-1, 7,0);
        tracep->declBus(c+10738,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ic_error_f2", false,-1, 7,0);
        tracep->declBit(c+2232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_icache_fetch_f2", false,-1);
        tracep->declBus(c+2233,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_icache_error_index", false,-1, 16,2);
        tracep->declBit(c+2234,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_icache_error_val", false,-1);
        tracep->declBit(c+2235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifu_icache_sb_error_val", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc clk", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc free_clk", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc active_clk", false,-1);
        tracep->declBit(c+2171,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc clk_override", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc scan_mode", false,-1);
        tracep->declBit(c+10689,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ic_hit_f2", false,-1);
        tracep->declBit(c+1963,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ic_crit_wd_rdy", false,-1);
        tracep->declBit(c+2218,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifu_ic_mb_empty", false,-1);
        tracep->declBit(c+2211,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifu_fb_consume1", false,-1);
        tracep->declBit(c+2212,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifu_fb_consume2", false,-1);
        tracep->declBit(c+9933,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc dec_tlu_flush_noredir_wb", false,-1);
        tracep->declBit(c+9946,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc dec_tlu_dbg_halted", false,-1);
        tracep->declBit(c+2176,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc dec_tlu_pmu_fw_halted", false,-1);
        tracep->declBit(c+2018,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc exu_flush_final", false,-1);
        tracep->declBus(c+2020,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc exu_flush_path_final", false,-1, 31,1);
        tracep->declBit(c+2220,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifu_bp_kill_next_f2", false,-1);
        tracep->declBus(c+2221,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifu_bp_btb_target_f2", false,-1, 31,1);
        tracep->declBit(c+7555,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ic_dma_active", false,-1);
        tracep->declBit(c+2216,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ic_write_stall", false,-1);
        tracep->declBit(c+9937,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc dma_iccm_stall_any", false,-1);
        tracep->declBus(c+2056,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc dec_tlu_mrac_ff", false,-1, 31,0);
        tracep->declBit(c+2214,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifc_fetch_uncacheable_f1", false,-1);
        tracep->declBus(c+2215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifc_fetch_addr_f1", false,-1, 31,1);
        tracep->declBus(c+2213,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifc_fetch_addr_f2", false,-1, 31,1);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifc_fetch_req_f1", false,-1);
        tracep->declBit(c+2230,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifc_fetch_req_f1_raw", false,-1);
        tracep->declBit(c+2231,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifc_fetch_req_f2", false,-1);
        tracep->declBit(c+9948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifu_pmu_fetch_stall", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifc_iccm_access_f1", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifc_region_acc_fault_f1", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifc_dma_access_ok", false,-1);
        tracep->declBus(c+9951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fetch_addr_bf", false,-1, 31,1);
        tracep->declBus(c+2236,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc miss_addr", false,-1, 31,1);
        tracep->declBus(c+2237,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifc_fetch_addr_f1_raw", false,-1, 31,1);
        tracep->declBus(c+2238,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fetch_addr_next", false,-1, 31,1);
        tracep->declBus(c+8386,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc miss_addr_ns", false,-1, 31,1);
        tracep->declBus(c+2239,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc cacheable_select", false,-1, 4,0);
        tracep->declBus(c+2240,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fb_write_f1", false,-1, 3,0);
        tracep->declBus(c+10690,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fb_write_ns", false,-1, 3,0);
        tracep->declBit(c+8758,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifc_fetch_req_bf", false,-1);
        tracep->declBit(c+2241,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc overflow_nc", false,-1);
        tracep->declBit(c+10691,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fb_full_f1_ns", false,-1);
        tracep->declBit(c+2242,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fb_full_f1", false,-1);
        tracep->declBit(c+10692,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fb_right", false,-1);
        tracep->declBit(c+10693,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fb_right2", false,-1);
        tracep->declBit(c+10694,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fb_right3", false,-1);
        tracep->declBit(c+10695,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fb_left", false,-1);
        tracep->declBit(c+2243,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc wfm", false,-1);
        tracep->declBit(c+10696,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fetch_ns", false,-1);
        tracep->declBit(c+2244,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc idle", false,-1);
        tracep->declBit(c+10816,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fetch_req_f2_ns", false,-1);
        tracep->declBit(c+8387,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc missff_en", false,-1);
        tracep->declBit(c+2245,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fetch_crit_word", false,-1);
        tracep->declBit(c+2246,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ic_crit_wd_rdy_d1", false,-1);
        tracep->declBit(c+2247,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fetch_crit_word_d1", false,-1);
        tracep->declBit(c+2248,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fetch_crit_word_d2", false,-1);
        tracep->declBit(c+2249,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc reset_delayed", false,-1);
        tracep->declBit(c+2250,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc reset_detect", false,-1);
        tracep->declBit(c+2251,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc reset_detected", false,-1);
        tracep->declBit(c+7556,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc sel_last_addr_bf", false,-1);
        tracep->declBit(c+7557,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc sel_miss_addr_bf", false,-1);
        tracep->declBit(c+7558,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc sel_btb_addr_bf", false,-1);
        tracep->declBit(c+9952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc sel_next_addr_bf", false,-1);
        tracep->declBit(c+10697,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc miss_f2", false,-1);
        tracep->declBit(c+2252,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc miss_a", false,-1);
        tracep->declBit(c+2018,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc flush_fb", false,-1);
        tracep->declBit(c+2253,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc dma_iccm_stall_any_f", false,-1);
        tracep->declBit(c+2254,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc dec_tlu_halted_f", false,-1);
        tracep->declBit(c+8388,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc mb_empty_mod", false,-1);
        tracep->declBit(c+9953,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc goto_idle", false,-1);
        tracep->declBit(c+7559,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc leave_idle", false,-1);
        tracep->declBit(c+2255,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ic_crit_wd_rdy_mod", false,-1);
        tracep->declBit(c+9954,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc miss_sel_flush", false,-1);
        tracep->declBit(c+10698,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc miss_sel_f2", false,-1);
        tracep->declBit(c+10699,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc miss_sel_f1", false,-1);
        tracep->declBit(c+10817,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc miss_sel_bf", false,-1);
        tracep->declBit(c+8758,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fetch_bf_en", false,-1);
        tracep->declBit(c+2256,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifc_fetch_req_f2_raw", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifc_f2_clk", false,-1);
        tracep->declBus(c+2257,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc state", false,-1, 1,0);
        tracep->declBus(c+10700,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc next_state", false,-1, 1,0);
        tracep->declBit(c+9955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc dma_stall", false,-1);
        tracep->declBus(c+2258,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc exu_flush_path_final_ext", false,-1, 31,0);
        tracep->declBus(c+2259,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc miss_addr_ext", false,-1, 31,0);
        tracep->declBus(c+2260,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifu_bp_btb_target_f2_ext", false,-1, 31,0);
        tracep->declBus(c+2261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifc_fetch_addr_f1_ext", false,-1, 31,0);
        tracep->declBus(c+2262,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fetch_addr_next_ext", false,-1, 31,0);
        tracep->declBus(c+9956,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fetch_addr_bf_ext", false,-1, 31,0);
        tracep->declBus(c+2263,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifc_fetch_addr_f1_raw_ext", false,-1, 31,0);
        tracep->declBit(c+7560,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifu_fa2_cgc en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifu_fa2_cgc clk", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifu_fa2_cgc scan_mode", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifu_fa2_cgc l1clk", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ifu_fa2_cgc TE", false,-1);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc reset_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2264,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc reset_ff din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc reset_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc reset_ff rst_l", false,-1);
        tracep->declBus(c+2265,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc reset_ff dout", false,-1, 1,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ran_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8389,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ran_ff din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ran_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ran_ff rst_l", false,-1);
        tracep->declBus(c+2266,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc ran_ff dout", false,-1, 2,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddmiss_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddmiss_ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+8386,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddmiss_ff din", false,-1, 30,0);
        tracep->declBit(c+8387,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddmiss_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddmiss_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddmiss_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddmiss_ff scan_mode", false,-1);
        tracep->declBus(c+2236,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddmiss_ff dout", false,-1, 30,0);
        tracep->declBit(c+11094,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddmiss_ff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddmiss_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8386,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddmiss_ff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+8387,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddmiss_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddmiss_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddmiss_ff genblock dff rst_l", false,-1);
        tracep->declBus(c+2236,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddmiss_ff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddmiss_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8390,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddmiss_ff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddmiss_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddmiss_ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2236,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddmiss_ff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fsm_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10701,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fsm_ff din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fsm_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fsm_ff rst_l", false,-1);
        tracep->declBus(c+2257,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fsm_ff dout", false,-1, 1,0);
        tracep->declBus(c+10953,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fbwrite_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10702,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fbwrite_ff din", false,-1, 4,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fbwrite_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fbwrite_ff rst_l", false,-1);
        tracep->declBus(c+2267,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc fbwrite_ff dout", false,-1, 4,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc req_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8391,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc req_ff din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc req_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc req_ff rst_l", false,-1);
        tracep->declBus(c+2268,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc req_ff dout", false,-1, 1,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf1_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf1_ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+9957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf1_ff din", false,-1, 30,0);
        tracep->declBit(c+8758,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf1_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf1_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf1_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf1_ff scan_mode", false,-1);
        tracep->declBus(c+2237,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf1_ff dout", false,-1, 30,0);
        tracep->declBit(c+11095,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf1_ff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf1_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+9957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf1_ff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+8758,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf1_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf1_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf1_ff genblock dff rst_l", false,-1);
        tracep->declBus(c+2237,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf1_ff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf1_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8392,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf1_ff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf1_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf1_ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2237,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf1_ff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf2_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf2_ff din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf2_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf2_ff rst_l", false,-1);
        tracep->declBus(c+2213,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc faddrf2_ff dout", false,-1, 30,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc iccrit_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2269,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc iccrit_ff din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc iccrit_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc iccrit_ff rst_l", false,-1);
        tracep->declBus(c+2270,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu ifc iccrit_ff dout", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp clk", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp active_clk", false,-1);
        tracep->declBit(c+2171,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp clk_override", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rst_l", false,-1);
        tracep->declBit(c+10689,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp ic_hit_f2", false,-1);
        tracep->declBus(c+2215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp ifc_fetch_addr_f1", false,-1, 31,1);
        tracep->declBus(c+2213,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp ifc_fetch_addr_f2", false,-1, 31,1);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp ifc_fetch_req_f1", false,-1);
        tracep->declBit(c+2231,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp ifc_fetch_req_f2", false,-1);
        tracep->declBus(c+2097,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_br0_wb_pkt", false,-1, 15,0);
        tracep->declBus(c+2098,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_br1_wb_pkt", false,-1, 15,0);
        tracep->declBit(c+2050,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_flush_lower_wb", false,-1);
        tracep->declBit(c+10643,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_flush_leak_one_wb", false,-1);
        tracep->declBit(c+2164,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_bpred_disable", false,-1);
        tracep->declBit(c+2110,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_i0_br_ret_e4", false,-1);
        tracep->declBit(c+2120,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_i1_br_ret_e4", false,-1);
        tracep->declBit(c+2111,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_i0_br_call_e4", false,-1);
        tracep->declBit(c+2121,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_i1_br_call_e4", false,-1);
        tracep->declArray(c+2099,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_mp_pkt", false,-1, 73,0);
        tracep->declBus(c+2007,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_rets_e1_pkt", false,-1, 5,0);
        tracep->declBus(c+2008,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_rets_e4_pkt", false,-1, 5,0);
        tracep->declBus(c+2102,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_mp_eghr", false,-1, 4,0);
        tracep->declBit(c+2018,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_flush_final", false,-1);
        tracep->declBit(c+2019,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_flush_upper_e2", false,-1);
        tracep->declBit(c+2220,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp ifu_bp_kill_next_f2", false,-1);
        tracep->declBus(c+2221,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp ifu_bp_btb_target_f2", false,-1, 31,1);
        tracep->declBus(c+2222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp ifu_bp_inst_mask_f2", false,-1, 7,1);
        tracep->declBus(c+2229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp ifu_bp_fghr_f2", false,-1, 4,0);
        tracep->declBus(c+2219,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp ifu_bp_way_f2", false,-1, 7,0);
        tracep->declBus(c+2226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp ifu_bp_ret_f2", false,-1, 7,0);
        tracep->declBus(c+2223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp ifu_bp_hist1_f2", false,-1, 7,0);
        tracep->declBus(c+2224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp ifu_bp_hist0_f2", false,-1, 7,0);
        tracep->declBus(c+2225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp ifu_bp_poffset_f2", false,-1, 11,0);
        tracep->declBus(c+2227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp ifu_bp_pc4_f2", false,-1, 7,0);
        tracep->declBus(c+2228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp ifu_bp_valid_f2", false,-1, 7,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp scan_mode", false,-1);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp PC4", false,-1, 31,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BOFF", false,-1, 31,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp CALL", false,-1, 31,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp RET", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BV", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp LRU_SIZE", false,-1, 31,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp NUM_BHT_LOOP", false,-1, 31,0);
        tracep->declBus(c+10943,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp NUM_BHT_LOOP_INNER_HI", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp NUM_BHT_LOOP_OUTER_LO", false,-1, 31,0);
        tracep->declBus(c+11083,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BHT_NO_ADDR_MATCH", false,-1, 0,0);
        tracep->declBit(c+2271,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_mp_valid_write", false,-1);
        tracep->declBit(c+2272,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_mp_ataken", false,-1);
        tracep->declBit(c+2273,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_mp_valid", false,-1);
        tracep->declBit(c+2274,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_mp_boffset", false,-1);
        tracep->declBit(c+2275,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_mp_pc4", false,-1);
        tracep->declBit(c+2276,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_mp_call", false,-1);
        tracep->declBit(c+2277,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_mp_ret", false,-1);
        tracep->declBit(c+2278,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_mp_ja", false,-1);
        tracep->declBus(c+2279,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_mp_hist", false,-1, 1,0);
        tracep->declBus(c+2280,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_mp_tgt", false,-1, 11,0);
        tracep->declBus(c+2281,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_mp_addr", false,-1, 5,4);
        tracep->declBus(c+2282,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_mp_bank", false,-1, 1,0);
        tracep->declBus(c+2283,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_mp_btag", false,-1, 8,0);
        tracep->declBus(c+2284,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_mp_fghr", false,-1, 4,0);
        tracep->declBit(c+2285,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_br0_v_wb", false,-1);
        tracep->declBus(c+2286,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_br0_hist_wb", false,-1, 1,0);
        tracep->declBus(c+2287,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_br0_addr_wb", false,-1, 5,4);
        tracep->declBus(c+2288,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_br0_bank_wb", false,-1, 1,0);
        tracep->declBit(c+2289,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_br0_error_wb", false,-1);
        tracep->declBit(c+2290,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_br0_start_error_wb", false,-1);
        tracep->declBus(c+2291,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_br0_fghr_wb", false,-1, 4,0);
        tracep->declBit(c+2292,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_br1_v_wb", false,-1);
        tracep->declBus(c+2293,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_br1_hist_wb", false,-1, 1,0);
        tracep->declBus(c+2294,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_br1_addr_wb", false,-1, 5,4);
        tracep->declBus(c+2295,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_br1_bank_wb", false,-1, 1,0);
        tracep->declBit(c+2296,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_br1_error_wb", false,-1);
        tracep->declBit(c+2297,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_br1_start_error_wb", false,-1);
        tracep->declBus(c+2298,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_br1_fghr_wb", false,-1, 4,0);
        tracep->declBus(c+2299,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp use_mp_way", false,-1, 3,0);
        tracep->declArray(c+2300,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rets_out", false,-1, 123,0);
        tracep->declArray(c+2304,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rets_in", false,-1, 123,0);
        tracep->declArray(c+11096,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp e1_rets_out", false,-1, 123,0);
        tracep->declArray(c+11100,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp e1_rets_in", false,-1, 123,0);
        tracep->declArray(c+11104,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp e4_rets_out", false,-1, 123,0);
        tracep->declArray(c+11108,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp e4_rets_in", false,-1, 123,0);
        tracep->declBus(c+2308,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rsenable", false,-1, 3,0);
        tracep->declBus(c+2225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_rd_tgt_f2", false,-1, 11,0);
        tracep->declBit(c+2309,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_rd_pc4_f2", false,-1);
        tracep->declBit(c+2310,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_rd_boffset_f2", false,-1);
        tracep->declBit(c+2311,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_rd_call_f2", false,-1);
        tracep->declBit(c+2312,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_rd_ret_f2", false,-1);
        tracep->declBus(c+2313,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bp_total_branch_offset_f2", false,-1, 3,1);
        tracep->declBus(c+2314,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bp_btb_target_adder_f2", false,-1, 31,1);
        tracep->declBus(c+2315,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bp_rs_call_target_f2", false,-1, 31,1);
        tracep->declBit(c+2316,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rs_push", false,-1);
        tracep->declBit(c+2317,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rs_pop", false,-1);
        tracep->declBit(c+2318,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rs_hold", false,-1);
        tracep->declBus(c+2319,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_rd_addr_f1", false,-1, 5,4);
        tracep->declBus(c+2320,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_wr_addr", false,-1, 5,4);
        tracep->declBus(c+2321,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_rd_addr_f2", false,-1, 5,4);
        tracep->declBus(c+2283,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_wr_tag", false,-1, 8,0);
        tracep->declBus(c+2322,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp fetch_rd_tag_f1", false,-1, 8,0);
        tracep->declBus(c+2323,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp fetch_rd_tag_f2", false,-1, 8,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_wr_data", false,-1, 25,0);
        tracep->declBus(c+2325,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_wr_en_way0", false,-1, 3,0);
        tracep->declBus(c+2326,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_wr_en_way1", false,-1, 3,0);
        tracep->declBit(c+2327,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_error_wb", false,-1);
        tracep->declBit(c+2328,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_all_banks_error_wb", false,-1);
        tracep->declBit(c+2329,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_valid", false,-1);
        tracep->declBit(c+2330,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_br0_middle_wb", false,-1);
        tracep->declBit(c+2331,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_br1_middle_wb", false,-1);
        tracep->declBus(c+2332,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_error_addr_wb", false,-1, 5,4);
        tracep->declBus(c+2333,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_error_bank_wb", false,-1, 1,0);
        tracep->declBit(c+2334,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp branch_error_collision_f1", false,-1);
        tracep->declBit(c+7561,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp fetch_mp_collision_f1", false,-1);
        tracep->declBit(c+2335,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp fetch_mp_collision_f2", false,-1);
        tracep->declBus(c+2336,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp fgmask_f2", false,-1, 6,0);
        tracep->declBus(c+2337,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp branch_error_bank_conflict_f1", false,-1, 3,0);
        tracep->declBus(c+2338,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp branch_error_bank_conflict_f2", false,-1, 3,0);
        tracep->declBus(c+2339,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp merged_ghr", false,-1, 4,0);
        tracep->declBus(c+2340,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp fghr_ns", false,-1, 4,0);
        tracep->declBus(c+2229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp fghr", false,-1, 4,0);
        tracep->declBus(c+2341,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp num_valids", false,-1, 3,0);
        tracep->declBus(c+2342,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_b0_f", false,-1, 3,0);
        tracep->declBus(c+2343,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_b0_hold", false,-1, 3,0);
        tracep->declBus(c+2344,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_b0_ns", false,-1, 3,0);
        tracep->declBus(c+2345,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_b1_f", false,-1, 3,0);
        tracep->declBus(c+2346,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_b1_hold", false,-1, 3,0);
        tracep->declBus(c+2347,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_b1_ns", false,-1, 3,0);
        tracep->declBus(c+2348,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_b2_f", false,-1, 3,0);
        tracep->declBus(c+2349,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_b2_hold", false,-1, 3,0);
        tracep->declBus(c+2350,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_b2_ns", false,-1, 3,0);
        tracep->declBus(c+2351,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_b3_f", false,-1, 3,0);
        tracep->declBus(c+2352,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_b3_hold", false,-1, 3,0);
        tracep->declBus(c+2353,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_b3_ns", false,-1, 3,0);
        tracep->declBus(c+2354,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp fetch_wrindex_dec", false,-1, 3,0);
        tracep->declBus(c+2355,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp fetch_wrlru_b0", false,-1, 3,0);
        tracep->declBus(c+2356,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp fetch_wrlru_b1", false,-1, 3,0);
        tracep->declBus(c+2357,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp fetch_wrlru_b2", false,-1, 3,0);
        tracep->declBus(c+2358,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp fetch_wrlru_b3", false,-1, 3,0);
        tracep->declBus(c+2359,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp mp_wrindex_dec", false,-1, 3,0);
        tracep->declBus(c+2360,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp mp_wrlru_b0", false,-1, 3,0);
        tracep->declBus(c+2361,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp mp_wrlru_b1", false,-1, 3,0);
        tracep->declBus(c+2362,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp mp_wrlru_b2", false,-1, 3,0);
        tracep->declBus(c+2363,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp mp_wrlru_b3", false,-1, 3,0);
        tracep->declBus(c+2364,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_rd_f2", false,-1, 3,0);
        tracep->declBus(c+2365,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp mp_bank_decoded", false,-1, 3,0);
        tracep->declBus(c+2366,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp mp_bank_decoded_f", false,-1, 3,0);
        tracep->declBus(c+2367,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp lru_update_valid_f2", false,-1, 3,0);
        tracep->declBus(c+2368,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp tag_match_way0_f2", false,-1, 3,0);
        tracep->declBus(c+2369,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp tag_match_way1_f2", false,-1, 3,0);
        tracep->declBus(c+2219,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp way_raw", false,-1, 7,0);
        tracep->declBus(c+2370,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_dir_f2", false,-1, 7,0);
        tracep->declBus(c+2371,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_sel_f2", false,-1, 7,0);
        tracep->declBus(c+2372,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp wayhit_f2", false,-1, 7,0);
        tracep->declBus(c+2373,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_sel_mask_f2", false,-1, 7,0);
        tracep->declBus(c+2372,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_valid_f2", false,-1, 7,0);
        tracep->declBus(c+2374,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_force_taken_f2", false,-1, 7,0);
        tracep->declBit(c+8748,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp leak_one_f1", false,-1);
        tracep->declBit(c+2375,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp leak_one_f2", false,-1);
        tracep->declBit(c+2376,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp ifc_fetch_req_f2_raw", false,-1);
        tracep->declArray(c+2377,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_rd_data_way0_out", false,-1, 103,0);
        tracep->declArray(c+2381,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_rd_data_way0_out", false,-1, 103,0);
        tracep->declArray(c+2385,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_rd_data_way0_out", false,-1, 103,0);
        tracep->declArray(c+2389,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_rd_data_way0_out", false,-1, 103,0);
        tracep->declArray(c+2393,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_rd_data_way1_out", false,-1, 103,0);
        tracep->declArray(c+2397,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_rd_data_way1_out", false,-1, 103,0);
        tracep->declArray(c+2401,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_rd_data_way1_out", false,-1, 103,0);
        tracep->declArray(c+2405,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_rd_data_way1_out", false,-1, 103,0);
        tracep->declBus(c+2409,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_rd_data_way0_f2_in", false,-1, 25,0);
        tracep->declBus(c+2410,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_rd_data_way0_f2_in", false,-1, 25,0);
        tracep->declBus(c+2411,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_rd_data_way0_f2_in", false,-1, 25,0);
        tracep->declBus(c+2412,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_rd_data_way0_f2_in", false,-1, 25,0);
        tracep->declBus(c+2413,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_rd_data_way1_f2_in", false,-1, 25,0);
        tracep->declBus(c+2414,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_rd_data_way1_f2_in", false,-1, 25,0);
        tracep->declBus(c+2415,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_rd_data_way1_f2_in", false,-1, 25,0);
        tracep->declBus(c+2416,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_rd_data_way1_f2_in", false,-1, 25,0);
        tracep->declBus(c+2417,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_rd_data_way0_f2", false,-1, 25,0);
        tracep->declBus(c+2418,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_rd_data_way0_f2", false,-1, 25,0);
        tracep->declBus(c+2419,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_rd_data_way0_f2", false,-1, 25,0);
        tracep->declBus(c+2420,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_rd_data_way0_f2", false,-1, 25,0);
        tracep->declBus(c+2421,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_rd_data_way1_f2", false,-1, 25,0);
        tracep->declBus(c+2422,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_rd_data_way1_f2", false,-1, 25,0);
        tracep->declBus(c+2423,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_rd_data_way1_f2", false,-1, 25,0);
        tracep->declBus(c+2424,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_rd_data_way1_f2", false,-1, 25,0);
        tracep->declBit(c+2425,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp final_h", false,-1);
        tracep->declBit(c+2426,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_fg_crossing_f2", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rs_correct", false,-1);
        tracep->declBit(c+2427,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp middle_of_bank", false,-1);
        tracep->declBit(c+2428,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_mp_way", false,-1);
        tracep->declBit(c+2429,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_mp_way_f", false,-1);
        tracep->declBit(c+2430,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_br0_way_wb", false,-1);
        tracep->declBit(c+2431,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_br1_way_wb", false,-1);
        tracep->declBit(c+2432,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_way_wb", false,-1);
        tracep->declBit(c+2433,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp dec_tlu_way_wb_f", false,-1);
        tracep->declBus(c+2434,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0e_rd_data_f2", false,-1, 25,0);
        tracep->declBus(c+2435,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1e_rd_data_f2", false,-1, 25,0);
        tracep->declBus(c+2436,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2e_rd_data_f2", false,-1, 25,0);
        tracep->declBus(c+2437,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3e_rd_data_f2", false,-1, 25,0);
        tracep->declBus(c+2438,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0o_rd_data_f2", false,-1, 25,0);
        tracep->declBus(c+2439,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1o_rd_data_f2", false,-1, 25,0);
        tracep->declBus(c+2440,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2o_rd_data_f2", false,-1, 25,0);
        tracep->declBus(c+2441,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3o_rd_data_f2", false,-1, 25,0);
        tracep->declBus(c+2442,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp tag_match_way0_expanded_f2", false,-1, 7,0);
        tracep->declBus(c+2443,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp tag_match_way1_expanded_f2", false,-1, 7,0);
        tracep->declBus(c+2444,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_bank0_rd_data_f2", false,-1, 1,0);
        tracep->declBus(c+2445,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_bank1_rd_data_f2", false,-1, 1,0);
        tracep->declBus(c+2446,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_bank2_rd_data_f2", false,-1, 1,0);
        tracep->declBus(c+2447,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_bank3_rd_data_f2", false,-1, 1,0);
        tracep->declBus(c+2448,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_bank4_rd_data_f2", false,-1, 1,0);
        tracep->declBus(c+2449,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_bank5_rd_data_f2", false,-1, 1,0);
        tracep->declBus(c+2450,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_bank6_rd_data_f2", false,-1, 1,0);
        tracep->declBus(c+2451,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_bank7_rd_data_f2", false,-1, 1,0);
        tracep->declBus(c+2452,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_vmask_raw_f2", false,-1, 7,0);
        tracep->declBus(c+2453,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_vmask_f2", false,-1, 7,1);
        tracep->declBus(c+2454,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_sel_data_f2", false,-1, 16,1);
        tracep->declBus(c+2455,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bp_valid_f2", false,-1, 7,0);
        tracep->declBus(c+2456,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bp_hist1_f2", false,-1, 7,0);
        tracep->declBit(c+2457,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp minus1", false,-1);
        tracep->declBit(c+2458,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp plus1", false,-1);
        tracep->declBus(c+2224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp hist0_raw", false,-1, 7,0);
        tracep->declBus(c+2223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp hist1_raw", false,-1, 7,0);
        tracep->declBus(c+2227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp pc4_raw", false,-1, 7,0);
        tracep->declBus(c+2226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp pret_raw", false,-1, 7,0);
        tracep->declBus(c+2284,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp exu_flush_ghr", false,-1, 4,0);
        tracep->declBus(c+2459,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_sel_f2_enc", false,-1, 2,0);
        tracep->declBus(c+2460,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_sel_f2_enc_shift", false,-1, 2,0);
        tracep->declBus(c+2461,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp adder_pc_in_f2", false,-1, 31,4);
        tracep->declBus(c+2462,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp ifc_fetch_adder_prior", false,-1, 31,4);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rs_overpop_correct", false,-1);
        tracep->declBit(c+11112,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rsoverpop_valid_ns", false,-1);
        tracep->declBit(c+11113,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rsoverpop_valid_f", false,-1);
        tracep->declBus(c+11114,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rsoverpop_ns", false,-1, 31,1);
        tracep->declBus(c+10942,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rsoverpop_f", false,-1, 31,1);
        tracep->declBit(c+11115,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rsunderpop_valid_ns", false,-1);
        tracep->declBit(c+11116,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rsunderpop_valid_f", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rs_underpop_correct", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp e4_rs_correct", false,-1);
        tracep->declBus(c+2279,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_wr_data0", false,-1, 1,0);
        tracep->declBus(c+2293,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_wr_data1", false,-1, 1,0);
        tracep->declBus(c+2286,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_wr_data2", false,-1, 1,0);
        tracep->declBus(c+2463,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_wr_en0", false,-1, 7,0);
        tracep->declBus(c+2464,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_wr_en1", false,-1, 7,0);
        tracep->declBus(c+2465,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_wr_en2", false,-1, 7,0);
        tracep->declBus(c+2466,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_rd_addr_f1", false,-1, 7,4);
        tracep->declBus(c+2467,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_wr_addr0", false,-1, 7,4);
        tracep->declBus(c+2468,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_wr_addr1", false,-1, 7,4);
        tracep->declBus(c+2469,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_wr_addr2", false,-1, 7,4);
        tracep->declBus(c+2470,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp mp_hashed", false,-1, 7,4);
        tracep->declBus(c+2471,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp br0_hashed_wb", false,-1, 7,4);
        tracep->declBus(c+2472,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp br1_hashed_wb", false,-1, 7,4);
        tracep->declBus(c+2473,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_rd_addr_hashed_f1", false,-1, 7,4);
        tracep->declArray(c+2474,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_bank_wr_data", false,-1, 255,0);
        tracep->declArray(c+2482,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_bank_rd_data_out", false,-1, 255,0);
        tracep->declBus(c+2490,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_bank0_rd_data_f2_in", false,-1, 1,0);
        tracep->declBus(c+2491,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_bank1_rd_data_f2_in", false,-1, 1,0);
        tracep->declBus(c+2492,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_bank2_rd_data_f2_in", false,-1, 1,0);
        tracep->declBus(c+2493,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_bank3_rd_data_f2_in", false,-1, 1,0);
        tracep->declBus(c+2494,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_bank4_rd_data_f2_in", false,-1, 1,0);
        tracep->declBus(c+2495,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_bank5_rd_data_f2_in", false,-1, 1,0);
        tracep->declBus(c+2496,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_bank6_rd_data_f2_in", false,-1, 1,0);
        tracep->declBus(c+2497,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_bank7_rd_data_f2_in", false,-1, 1,0);
        tracep->declBus(c+2498,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_bank_clken", false,-1, 7,0);
        tracep->declBus(c+65,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_bank_clk", false,-1, 7,0);
        tracep->declArray(c+2499,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_bank_sel", false,-1, 127,0);
        tracep->declBus(c+11117,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_rd_mux unnamedblk1 j", false,-1, 31,0);
        tracep->declBus(c+11118,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BHT_rd_mux unnamedblk2 j", false,-1, 31,0);
        tracep->declBus(c+2215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp f1hash pc", false,-1, 31,1);
        tracep->declBus(c+2319,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp f1hash hash", false,-1, 5,4);
        tracep->declBus(c+2213,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp f2hash pc", false,-1, 31,1);
        tracep->declBus(c+2321,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp f2hash hash", false,-1, 5,4);
        tracep->declBus(c+10960,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp coll_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8376,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp coll_ff din", false,-1, 12,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp coll_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp coll_ff rst_l", false,-1);
        tracep->declBus(c+2503,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp coll_ff dout", false,-1, 12,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2504,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_ff din", false,-1, 15,0);
        tracep->declBit(c+2505,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_ff scan_mode", false,-1);
        tracep->declBus(c+2506,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_ff dout", false,-1, 15,0);
        tracep->declBit(c+11119,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_ff l1clk", false,-1);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2504,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_ff genblock dff din", false,-1, 15,0);
        tracep->declBit(c+2505,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_ff genblock dff rst_l", false,-1);
        tracep->declBus(c+2506,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_ff genblock dff dout", false,-1, 15,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2507,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_ff genblock dff dffs din", false,-1, 15,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2506,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_lru_ff genblock dff dffs dout", false,-1, 15,0);
        tracep->declBus(c+10953,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp fetchghr WIDTH", false,-1, 31,0);
        tracep->declBus(c+2340,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp fetchghr din", false,-1, 4,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp fetchghr clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp fetchghr rst_l", false,-1);
        tracep->declBus(c+2229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp fetchghr dout", false,-1, 4,0);
        tracep->declBus(c+11120,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp faddrf2_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp faddrf2_ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2508,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp faddrf2_ff din", false,-1, 27,0);
        tracep->declBit(c+8759,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp faddrf2_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp faddrf2_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp faddrf2_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp faddrf2_ff scan_mode", false,-1);
        tracep->declBus(c+2462,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp faddrf2_ff dout", false,-1, 27,0);
        tracep->declBit(c+11121,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp faddrf2_ff l1clk", false,-1);
        tracep->declBus(c+11120,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp faddrf2_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2508,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp faddrf2_ff genblock dff din", false,-1, 27,0);
        tracep->declBit(c+8759,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp faddrf2_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp faddrf2_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp faddrf2_ff genblock dff rst_l", false,-1);
        tracep->declBus(c+2462,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp faddrf2_ff genblock dff dout", false,-1, 27,0);
        tracep->declBus(c+11120,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp faddrf2_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8760,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp faddrf2_ff genblock dff dffs din", false,-1, 27,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp faddrf2_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp faddrf2_ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2462,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp faddrf2_ff genblock dff dffs dout", false,-1, 27,0);
        tracep->declBus(c+2509,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp predtgt_addr pc", false,-1, 31,1);
        tracep->declBus(c+2225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp predtgt_addr offset", false,-1, 12,1);
        tracep->declBus(c+2314,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp predtgt_addr dout", false,-1, 31,1);
        tracep->declBit(c+2510,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp predtgt_addr cout", false,-1);
        tracep->declBit(c+2511,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp predtgt_addr sign", false,-1);
        tracep->declBus(c+2512,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp predtgt_addr pc_inc", false,-1, 31,13);
        tracep->declBus(c+2513,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp predtgt_addr pc_dec", false,-1, 31,13);
        tracep->declBus(c+2514,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rs_addr pc", false,-1, 31,1);
        tracep->declBus(c+2515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rs_addr offset", false,-1, 12,1);
        tracep->declBus(c+2315,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rs_addr dout", false,-1, 31,1);
        tracep->declBit(c+2516,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rs_addr cout", false,-1);
        tracep->declBit(c+2517,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rs_addr sign", false,-1);
        tracep->declBus(c+2518,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rs_addr pc_inc", false,-1, 31,13);
        tracep->declBus(c+2519,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rs_addr pc_dec", false,-1, 31,13);
        tracep->declBus(c+2520,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rdtagf1 pc", false,-1, 31,1);
        tracep->declBus(c+2322,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rdtagf1 hash", false,-1, 8,0);
        tracep->declBus(c+10956,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rdtagf WIDTH", false,-1, 31,0);
        tracep->declBus(c+2322,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rdtagf din", false,-1, 8,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rdtagf clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rdtagf rst_l", false,-1);
        tracep->declBus(c+2323,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp rdtagf dout", false,-1, 8,0);
        tracep->declBus(c+2281,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp mpghrhs hashin", false,-1, 5,4);
        tracep->declBus(c+2102,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp mpghrhs ghr", false,-1, 4,0);
        tracep->declBus(c+2470,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp mpghrhs hash", false,-1, 7,4);
        tracep->declBus(c+2287,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp br0ghrhs hashin", false,-1, 5,4);
        tracep->declBus(c+2291,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp br0ghrhs ghr", false,-1, 4,0);
        tracep->declBus(c+2471,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp br0ghrhs hash", false,-1, 7,4);
        tracep->declBus(c+2294,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp br1ghrhs hashin", false,-1, 5,4);
        tracep->declBus(c+2298,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp br1ghrhs ghr", false,-1, 4,0);
        tracep->declBus(c+2472,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp br1ghrhs hash", false,-1, 7,4);
        tracep->declBus(c+2319,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp fghrhs hashin", false,-1, 5,4);
        tracep->declBus(c+2340,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp fghrhs ghr", false,-1, 4,0);
        tracep->declBus(c+2473,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp fghrhs hash", false,-1, 7,4);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way0_data_out WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way0_data_out OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2409,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way0_data_out din", false,-1, 25,0);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way0_data_out en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way0_data_out clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way0_data_out rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way0_data_out scan_mode", false,-1);
        tracep->declBus(c+2417,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way0_data_out dout", false,-1, 25,0);
        tracep->declBit(c+11123,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way0_data_out l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way0_data_out genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2409,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way0_data_out genblock dff din", false,-1, 25,0);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way0_data_out genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way0_data_out genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way0_data_out genblock dff rst_l", false,-1);
        tracep->declBus(c+2417,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way0_data_out genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way0_data_out genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7562,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way0_data_out genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way0_data_out genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way0_data_out genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2417,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way0_data_out genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way0_data_out WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way0_data_out OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2410,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way0_data_out din", false,-1, 25,0);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way0_data_out en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way0_data_out clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way0_data_out rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way0_data_out scan_mode", false,-1);
        tracep->declBus(c+2418,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way0_data_out dout", false,-1, 25,0);
        tracep->declBit(c+11124,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way0_data_out l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way0_data_out genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2410,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way0_data_out genblock dff din", false,-1, 25,0);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way0_data_out genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way0_data_out genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way0_data_out genblock dff rst_l", false,-1);
        tracep->declBus(c+2418,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way0_data_out genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way0_data_out genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7563,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way0_data_out genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way0_data_out genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way0_data_out genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2418,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way0_data_out genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way0_data_out WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way0_data_out OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2411,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way0_data_out din", false,-1, 25,0);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way0_data_out en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way0_data_out clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way0_data_out rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way0_data_out scan_mode", false,-1);
        tracep->declBus(c+2419,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way0_data_out dout", false,-1, 25,0);
        tracep->declBit(c+11125,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way0_data_out l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way0_data_out genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2411,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way0_data_out genblock dff din", false,-1, 25,0);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way0_data_out genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way0_data_out genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way0_data_out genblock dff rst_l", false,-1);
        tracep->declBus(c+2419,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way0_data_out genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way0_data_out genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7564,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way0_data_out genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way0_data_out genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way0_data_out genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2419,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way0_data_out genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way0_data_out WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way0_data_out OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2412,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way0_data_out din", false,-1, 25,0);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way0_data_out en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way0_data_out clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way0_data_out rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way0_data_out scan_mode", false,-1);
        tracep->declBus(c+2420,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way0_data_out dout", false,-1, 25,0);
        tracep->declBit(c+11126,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way0_data_out l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way0_data_out genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2412,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way0_data_out genblock dff din", false,-1, 25,0);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way0_data_out genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way0_data_out genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way0_data_out genblock dff rst_l", false,-1);
        tracep->declBus(c+2420,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way0_data_out genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way0_data_out genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7565,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way0_data_out genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way0_data_out genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way0_data_out genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2420,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way0_data_out genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way1_data_out WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way1_data_out OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2413,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way1_data_out din", false,-1, 25,0);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way1_data_out en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way1_data_out clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way1_data_out rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way1_data_out scan_mode", false,-1);
        tracep->declBus(c+2421,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way1_data_out dout", false,-1, 25,0);
        tracep->declBit(c+11127,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way1_data_out l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way1_data_out genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2413,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way1_data_out genblock dff din", false,-1, 25,0);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way1_data_out genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way1_data_out genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way1_data_out genblock dff rst_l", false,-1);
        tracep->declBus(c+2421,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way1_data_out genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way1_data_out genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7566,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way1_data_out genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way1_data_out genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way1_data_out genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2421,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank0_way1_data_out genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way1_data_out WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way1_data_out OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2414,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way1_data_out din", false,-1, 25,0);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way1_data_out en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way1_data_out clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way1_data_out rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way1_data_out scan_mode", false,-1);
        tracep->declBus(c+2422,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way1_data_out dout", false,-1, 25,0);
        tracep->declBit(c+11128,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way1_data_out l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way1_data_out genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2414,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way1_data_out genblock dff din", false,-1, 25,0);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way1_data_out genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way1_data_out genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way1_data_out genblock dff rst_l", false,-1);
        tracep->declBus(c+2422,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way1_data_out genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way1_data_out genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7567,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way1_data_out genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way1_data_out genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way1_data_out genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2422,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank1_way1_data_out genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way1_data_out WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way1_data_out OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2415,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way1_data_out din", false,-1, 25,0);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way1_data_out en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way1_data_out clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way1_data_out rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way1_data_out scan_mode", false,-1);
        tracep->declBus(c+2423,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way1_data_out dout", false,-1, 25,0);
        tracep->declBit(c+11129,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way1_data_out l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way1_data_out genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2415,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way1_data_out genblock dff din", false,-1, 25,0);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way1_data_out genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way1_data_out genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way1_data_out genblock dff rst_l", false,-1);
        tracep->declBus(c+2423,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way1_data_out genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way1_data_out genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7568,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way1_data_out genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way1_data_out genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way1_data_out genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2423,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank2_way1_data_out genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way1_data_out WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way1_data_out OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2416,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way1_data_out din", false,-1, 25,0);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way1_data_out en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way1_data_out clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way1_data_out rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way1_data_out scan_mode", false,-1);
        tracep->declBus(c+2424,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way1_data_out dout", false,-1, 25,0);
        tracep->declBit(c+11130,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way1_data_out l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way1_data_out genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2416,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way1_data_out genblock dff din", false,-1, 25,0);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way1_data_out genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way1_data_out genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way1_data_out genblock dff rst_l", false,-1);
        tracep->declBus(c+2424,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way1_data_out genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way1_data_out genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7569,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way1_data_out genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way1_data_out genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way1_data_out genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2424,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp btb_bank3_way1_data_out genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_dataoutf WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_dataoutf OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2521,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_dataoutf din", false,-1, 15,0);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_dataoutf en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_dataoutf clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_dataoutf rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_dataoutf scan_mode", false,-1);
        tracep->declBus(c+2522,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_dataoutf dout", false,-1, 15,0);
        tracep->declBit(c+11131,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_dataoutf l1clk", false,-1);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_dataoutf genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2521,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_dataoutf genblock dff din", false,-1, 15,0);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_dataoutf genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_dataoutf genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_dataoutf genblock dff rst_l", false,-1);
        tracep->declBus(c+2522,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_dataoutf genblock dff dout", false,-1, 15,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_dataoutf genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7570,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_dataoutf genblock dff dffs din", false,-1, 15,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_dataoutf genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_dataoutf genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2522,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp bht_dataoutf genblock dff dffs dout", false,-1, 15,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[0] rets_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[0] rets_ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2523,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[0] rets_ff din", false,-1, 30,0);
        tracep->declBit(c+2524,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[0] rets_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[0] rets_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[0] rets_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[0] rets_ff scan_mode", false,-1);
        tracep->declBus(c+2525,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[0] rets_ff dout", false,-1, 30,0);
        tracep->declBit(c+11132,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[0] rets_ff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[0] rets_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2523,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[0] rets_ff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+2524,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[0] rets_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[0] rets_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[0] rets_ff genblock dff rst_l", false,-1);
        tracep->declBus(c+2525,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[0] rets_ff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[0] rets_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2526,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[0] rets_ff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[0] rets_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[0] rets_ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2525,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[0] rets_ff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[1] rets_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[1] rets_ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2527,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[1] rets_ff din", false,-1, 30,0);
        tracep->declBit(c+2528,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[1] rets_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[1] rets_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[1] rets_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[1] rets_ff scan_mode", false,-1);
        tracep->declBus(c+2529,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[1] rets_ff dout", false,-1, 30,0);
        tracep->declBit(c+11133,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[1] rets_ff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[1] rets_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2527,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[1] rets_ff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+2528,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[1] rets_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[1] rets_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[1] rets_ff genblock dff rst_l", false,-1);
        tracep->declBus(c+2529,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[1] rets_ff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[1] rets_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2530,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[1] rets_ff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[1] rets_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[1] rets_ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2529,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[1] rets_ff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[2] rets_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[2] rets_ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2531,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[2] rets_ff din", false,-1, 30,0);
        tracep->declBit(c+2532,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[2] rets_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[2] rets_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[2] rets_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[2] rets_ff scan_mode", false,-1);
        tracep->declBus(c+2533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[2] rets_ff dout", false,-1, 30,0);
        tracep->declBit(c+11134,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[2] rets_ff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[2] rets_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2531,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[2] rets_ff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+2532,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[2] rets_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[2] rets_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[2] rets_ff genblock dff rst_l", false,-1);
        tracep->declBus(c+2533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[2] rets_ff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[2] rets_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2534,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[2] rets_ff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[2] rets_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[2] rets_ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[2] rets_ff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[3] rets_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[3] rets_ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2535,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[3] rets_ff din", false,-1, 30,0);
        tracep->declBit(c+2536,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[3] rets_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[3] rets_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[3] rets_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[3] rets_ff scan_mode", false,-1);
        tracep->declBus(c+2537,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[3] rets_ff dout", false,-1, 30,0);
        tracep->declBit(c+11135,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[3] rets_ff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[3] rets_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2535,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[3] rets_ff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+2536,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[3] rets_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[3] rets_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[3] rets_ff genblock dff rst_l", false,-1);
        tracep->declBus(c+2537,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[3] rets_ff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[3] rets_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2538,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[3] rets_ff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[3] rets_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[3] rets_ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2537,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp retstack[3] rets_ff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way0 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way0 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way0 din", false,-1, 25,0);
        tracep->declBit(c+2539,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way0 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way0 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way0 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way0 scan_mode", false,-1);
        tracep->declBus(c+2540,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way0 dout", false,-1, 25,0);
        tracep->declBit(c+11136,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way0 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way0 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way0 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2539,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way0 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way0 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way0 genblock dff rst_l", false,-1);
        tracep->declBus(c+2540,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way0 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way0 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2541,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way0 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way0 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way0 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2540,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way0 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way0 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way0 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way0 din", false,-1, 25,0);
        tracep->declBit(c+2542,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way0 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way0 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way0 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way0 scan_mode", false,-1);
        tracep->declBus(c+2543,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way0 dout", false,-1, 25,0);
        tracep->declBit(c+11137,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way0 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way0 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way0 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2542,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way0 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way0 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way0 genblock dff rst_l", false,-1);
        tracep->declBus(c+2543,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way0 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way0 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2544,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way0 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way0 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way0 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2543,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way0 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way0 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way0 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way0 din", false,-1, 25,0);
        tracep->declBit(c+2545,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way0 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way0 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way0 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way0 scan_mode", false,-1);
        tracep->declBus(c+2546,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way0 dout", false,-1, 25,0);
        tracep->declBit(c+11138,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way0 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way0 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way0 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2545,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way0 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way0 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way0 genblock dff rst_l", false,-1);
        tracep->declBus(c+2546,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way0 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way0 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2547,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way0 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way0 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way0 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2546,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way0 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way0 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way0 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way0 din", false,-1, 25,0);
        tracep->declBit(c+2548,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way0 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way0 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way0 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way0 scan_mode", false,-1);
        tracep->declBus(c+2549,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way0 dout", false,-1, 25,0);
        tracep->declBit(c+11139,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way0 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way0 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way0 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2548,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way0 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way0 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way0 genblock dff rst_l", false,-1);
        tracep->declBus(c+2549,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way0 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way0 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2550,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way0 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way0 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way0 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2549,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way0 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way1 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way1 din", false,-1, 25,0);
        tracep->declBit(c+2551,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way1 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way1 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way1 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way1 scan_mode", false,-1);
        tracep->declBus(c+2552,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way1 dout", false,-1, 25,0);
        tracep->declBit(c+11140,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way1 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way1 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way1 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2551,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way1 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way1 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way1 genblock dff rst_l", false,-1);
        tracep->declBus(c+2552,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way1 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way1 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2553,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way1 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way1 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way1 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2552,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank0_way1 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way1 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way1 din", false,-1, 25,0);
        tracep->declBit(c+2554,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way1 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way1 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way1 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way1 scan_mode", false,-1);
        tracep->declBus(c+2555,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way1 dout", false,-1, 25,0);
        tracep->declBit(c+11141,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way1 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way1 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way1 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2554,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way1 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way1 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way1 genblock dff rst_l", false,-1);
        tracep->declBus(c+2555,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way1 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way1 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2556,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way1 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way1 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way1 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2555,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank1_way1 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way1 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way1 din", false,-1, 25,0);
        tracep->declBit(c+2557,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way1 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way1 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way1 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way1 scan_mode", false,-1);
        tracep->declBus(c+2558,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way1 dout", false,-1, 25,0);
        tracep->declBit(c+11142,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way1 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way1 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way1 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2557,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way1 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way1 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way1 genblock dff rst_l", false,-1);
        tracep->declBus(c+2558,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way1 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way1 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2559,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way1 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way1 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way1 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2558,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank2_way1 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way1 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way1 din", false,-1, 25,0);
        tracep->declBit(c+2560,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way1 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way1 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way1 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way1 scan_mode", false,-1);
        tracep->declBus(c+2561,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way1 dout", false,-1, 25,0);
        tracep->declBit(c+11143,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way1 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way1 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way1 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2560,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way1 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way1 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way1 genblock dff rst_l", false,-1);
        tracep->declBus(c+2561,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way1 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way1 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2562,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way1 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way1 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way1 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2561,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[0] btb_bank3_way1 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way0 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way0 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way0 din", false,-1, 25,0);
        tracep->declBit(c+2563,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way0 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way0 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way0 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way0 scan_mode", false,-1);
        tracep->declBus(c+2564,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way0 dout", false,-1, 25,0);
        tracep->declBit(c+11144,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way0 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way0 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way0 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2563,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way0 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way0 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way0 genblock dff rst_l", false,-1);
        tracep->declBus(c+2564,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way0 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way0 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2565,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way0 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way0 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way0 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2564,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way0 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way0 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way0 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way0 din", false,-1, 25,0);
        tracep->declBit(c+2566,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way0 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way0 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way0 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way0 scan_mode", false,-1);
        tracep->declBus(c+2567,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way0 dout", false,-1, 25,0);
        tracep->declBit(c+11145,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way0 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way0 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way0 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2566,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way0 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way0 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way0 genblock dff rst_l", false,-1);
        tracep->declBus(c+2567,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way0 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way0 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2568,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way0 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way0 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way0 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2567,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way0 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way0 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way0 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way0 din", false,-1, 25,0);
        tracep->declBit(c+2569,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way0 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way0 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way0 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way0 scan_mode", false,-1);
        tracep->declBus(c+2570,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way0 dout", false,-1, 25,0);
        tracep->declBit(c+11146,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way0 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way0 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way0 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2569,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way0 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way0 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way0 genblock dff rst_l", false,-1);
        tracep->declBus(c+2570,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way0 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way0 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2571,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way0 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way0 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way0 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2570,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way0 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way0 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way0 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way0 din", false,-1, 25,0);
        tracep->declBit(c+2572,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way0 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way0 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way0 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way0 scan_mode", false,-1);
        tracep->declBus(c+2573,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way0 dout", false,-1, 25,0);
        tracep->declBit(c+11147,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way0 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way0 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way0 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2572,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way0 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way0 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way0 genblock dff rst_l", false,-1);
        tracep->declBus(c+2573,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way0 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way0 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way0 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way0 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way0 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2573,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way0 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way1 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way1 din", false,-1, 25,0);
        tracep->declBit(c+2575,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way1 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way1 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way1 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way1 scan_mode", false,-1);
        tracep->declBus(c+2576,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way1 dout", false,-1, 25,0);
        tracep->declBit(c+11148,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way1 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way1 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way1 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2575,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way1 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way1 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way1 genblock dff rst_l", false,-1);
        tracep->declBus(c+2576,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way1 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way1 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2577,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way1 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way1 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way1 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2576,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank0_way1 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way1 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way1 din", false,-1, 25,0);
        tracep->declBit(c+2578,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way1 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way1 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way1 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way1 scan_mode", false,-1);
        tracep->declBus(c+2579,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way1 dout", false,-1, 25,0);
        tracep->declBit(c+11149,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way1 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way1 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way1 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2578,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way1 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way1 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way1 genblock dff rst_l", false,-1);
        tracep->declBus(c+2579,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way1 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way1 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2580,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way1 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way1 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way1 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2579,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank1_way1 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way1 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way1 din", false,-1, 25,0);
        tracep->declBit(c+2581,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way1 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way1 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way1 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way1 scan_mode", false,-1);
        tracep->declBus(c+2582,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way1 dout", false,-1, 25,0);
        tracep->declBit(c+11150,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way1 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way1 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way1 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2581,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way1 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way1 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way1 genblock dff rst_l", false,-1);
        tracep->declBus(c+2582,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way1 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way1 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2583,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way1 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way1 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way1 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2582,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank2_way1 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way1 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way1 din", false,-1, 25,0);
        tracep->declBit(c+2584,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way1 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way1 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way1 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way1 scan_mode", false,-1);
        tracep->declBus(c+2585,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way1 dout", false,-1, 25,0);
        tracep->declBit(c+11151,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way1 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way1 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way1 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2584,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way1 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way1 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way1 genblock dff rst_l", false,-1);
        tracep->declBus(c+2585,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way1 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way1 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2586,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way1 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way1 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way1 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2585,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[1] btb_bank3_way1 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way0 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way0 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way0 din", false,-1, 25,0);
        tracep->declBit(c+2587,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way0 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way0 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way0 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way0 scan_mode", false,-1);
        tracep->declBus(c+2588,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way0 dout", false,-1, 25,0);
        tracep->declBit(c+11152,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way0 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way0 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way0 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2587,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way0 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way0 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way0 genblock dff rst_l", false,-1);
        tracep->declBus(c+2588,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way0 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way0 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2589,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way0 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way0 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way0 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2588,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way0 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way0 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way0 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way0 din", false,-1, 25,0);
        tracep->declBit(c+2590,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way0 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way0 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way0 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way0 scan_mode", false,-1);
        tracep->declBus(c+2591,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way0 dout", false,-1, 25,0);
        tracep->declBit(c+11153,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way0 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way0 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way0 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2590,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way0 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way0 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way0 genblock dff rst_l", false,-1);
        tracep->declBus(c+2591,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way0 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way0 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2592,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way0 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way0 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way0 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2591,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way0 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way0 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way0 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way0 din", false,-1, 25,0);
        tracep->declBit(c+2593,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way0 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way0 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way0 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way0 scan_mode", false,-1);
        tracep->declBus(c+2594,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way0 dout", false,-1, 25,0);
        tracep->declBit(c+11154,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way0 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way0 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way0 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2593,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way0 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way0 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way0 genblock dff rst_l", false,-1);
        tracep->declBus(c+2594,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way0 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way0 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2595,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way0 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way0 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way0 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2594,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way0 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way0 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way0 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way0 din", false,-1, 25,0);
        tracep->declBit(c+2596,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way0 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way0 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way0 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way0 scan_mode", false,-1);
        tracep->declBus(c+2597,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way0 dout", false,-1, 25,0);
        tracep->declBit(c+11155,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way0 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way0 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way0 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2596,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way0 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way0 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way0 genblock dff rst_l", false,-1);
        tracep->declBus(c+2597,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way0 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way0 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2598,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way0 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way0 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way0 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2597,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way0 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way1 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way1 din", false,-1, 25,0);
        tracep->declBit(c+2599,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way1 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way1 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way1 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way1 scan_mode", false,-1);
        tracep->declBus(c+2600,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way1 dout", false,-1, 25,0);
        tracep->declBit(c+11156,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way1 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way1 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way1 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2599,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way1 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way1 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way1 genblock dff rst_l", false,-1);
        tracep->declBus(c+2600,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way1 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way1 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2601,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way1 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way1 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way1 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2600,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank0_way1 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way1 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way1 din", false,-1, 25,0);
        tracep->declBit(c+2602,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way1 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way1 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way1 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way1 scan_mode", false,-1);
        tracep->declBus(c+2603,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way1 dout", false,-1, 25,0);
        tracep->declBit(c+11157,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way1 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way1 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way1 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2602,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way1 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way1 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way1 genblock dff rst_l", false,-1);
        tracep->declBus(c+2603,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way1 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way1 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2604,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way1 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way1 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way1 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2603,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank1_way1 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way1 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way1 din", false,-1, 25,0);
        tracep->declBit(c+2605,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way1 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way1 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way1 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way1 scan_mode", false,-1);
        tracep->declBus(c+2606,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way1 dout", false,-1, 25,0);
        tracep->declBit(c+11158,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way1 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way1 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way1 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2605,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way1 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way1 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way1 genblock dff rst_l", false,-1);
        tracep->declBus(c+2606,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way1 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way1 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2607,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way1 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way1 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way1 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2606,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank2_way1 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way1 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way1 din", false,-1, 25,0);
        tracep->declBit(c+2608,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way1 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way1 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way1 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way1 scan_mode", false,-1);
        tracep->declBus(c+2609,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way1 dout", false,-1, 25,0);
        tracep->declBit(c+11159,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way1 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way1 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way1 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2608,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way1 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way1 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way1 genblock dff rst_l", false,-1);
        tracep->declBus(c+2609,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way1 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way1 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2610,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way1 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way1 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way1 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2609,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[2] btb_bank3_way1 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way0 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way0 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way0 din", false,-1, 25,0);
        tracep->declBit(c+2611,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way0 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way0 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way0 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way0 scan_mode", false,-1);
        tracep->declBus(c+2612,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way0 dout", false,-1, 25,0);
        tracep->declBit(c+11160,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way0 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way0 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way0 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2611,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way0 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way0 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way0 genblock dff rst_l", false,-1);
        tracep->declBus(c+2612,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way0 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way0 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2613,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way0 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way0 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way0 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2612,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way0 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way0 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way0 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way0 din", false,-1, 25,0);
        tracep->declBit(c+2614,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way0 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way0 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way0 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way0 scan_mode", false,-1);
        tracep->declBus(c+2615,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way0 dout", false,-1, 25,0);
        tracep->declBit(c+11161,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way0 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way0 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way0 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2614,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way0 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way0 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way0 genblock dff rst_l", false,-1);
        tracep->declBus(c+2615,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way0 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way0 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2616,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way0 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way0 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way0 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2615,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way0 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way0 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way0 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way0 din", false,-1, 25,0);
        tracep->declBit(c+2617,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way0 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way0 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way0 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way0 scan_mode", false,-1);
        tracep->declBus(c+2618,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way0 dout", false,-1, 25,0);
        tracep->declBit(c+11162,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way0 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way0 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way0 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2617,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way0 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way0 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way0 genblock dff rst_l", false,-1);
        tracep->declBus(c+2618,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way0 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way0 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2619,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way0 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way0 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way0 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2618,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way0 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way0 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way0 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way0 din", false,-1, 25,0);
        tracep->declBit(c+2620,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way0 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way0 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way0 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way0 scan_mode", false,-1);
        tracep->declBus(c+2621,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way0 dout", false,-1, 25,0);
        tracep->declBit(c+11163,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way0 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way0 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way0 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2620,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way0 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way0 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way0 genblock dff rst_l", false,-1);
        tracep->declBus(c+2621,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way0 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way0 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2622,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way0 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way0 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way0 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2621,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way0 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way1 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way1 din", false,-1, 25,0);
        tracep->declBit(c+2623,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way1 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way1 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way1 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way1 scan_mode", false,-1);
        tracep->declBus(c+2624,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way1 dout", false,-1, 25,0);
        tracep->declBit(c+11164,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way1 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way1 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way1 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2623,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way1 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way1 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way1 genblock dff rst_l", false,-1);
        tracep->declBus(c+2624,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way1 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way1 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2625,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way1 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way1 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way1 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2624,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank0_way1 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way1 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way1 din", false,-1, 25,0);
        tracep->declBit(c+2626,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way1 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way1 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way1 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way1 scan_mode", false,-1);
        tracep->declBus(c+2627,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way1 dout", false,-1, 25,0);
        tracep->declBit(c+11165,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way1 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way1 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way1 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2626,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way1 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way1 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way1 genblock dff rst_l", false,-1);
        tracep->declBus(c+2627,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way1 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way1 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2628,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way1 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way1 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way1 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2627,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank1_way1 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way1 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way1 din", false,-1, 25,0);
        tracep->declBit(c+2629,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way1 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way1 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way1 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way1 scan_mode", false,-1);
        tracep->declBus(c+2630,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way1 dout", false,-1, 25,0);
        tracep->declBit(c+11166,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way1 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way1 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way1 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2629,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way1 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way1 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way1 genblock dff rst_l", false,-1);
        tracep->declBus(c+2630,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way1 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way1 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2631,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way1 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way1 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way1 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2630,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank2_way1 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way1 OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way1 din", false,-1, 25,0);
        tracep->declBit(c+2632,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way1 en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way1 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way1 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way1 scan_mode", false,-1);
        tracep->declBus(c+2633,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way1 dout", false,-1, 25,0);
        tracep->declBit(c+11167,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way1 l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way1 genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way1 genblock dff din", false,-1, 25,0);
        tracep->declBit(c+2632,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way1 genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way1 genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way1 genblock dff rst_l", false,-1);
        tracep->declBus(c+2633,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way1 genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way1 genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2634,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way1 genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way1 genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way1 genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2633,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BTB_FLOPS[3] btb_bank3_way1 genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2635,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2636,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank en", false,-1);
        tracep->declBit(c+66,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank clk", false,-1);
        tracep->declBit(c+2636,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2637,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2635,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2638,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2637,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2639,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2637,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2640,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2641,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank en", false,-1);
        tracep->declBit(c+66,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank clk", false,-1);
        tracep->declBit(c+2641,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2642,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2640,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2643,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2642,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2644,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2642,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2645,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2646,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank en", false,-1);
        tracep->declBit(c+66,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank clk", false,-1);
        tracep->declBit(c+2646,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2647,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2645,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2648,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2647,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2649,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2647,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2650,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2651,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank en", false,-1);
        tracep->declBit(c+66,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank clk", false,-1);
        tracep->declBit(c+2651,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2652,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2650,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2653,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2652,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2654,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2652,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2655,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2656,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank en", false,-1);
        tracep->declBit(c+66,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank clk", false,-1);
        tracep->declBit(c+2656,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2657,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2655,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2658,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2657,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2659,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2657,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2660,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2661,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank en", false,-1);
        tracep->declBit(c+66,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank clk", false,-1);
        tracep->declBit(c+2661,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2662,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2660,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2663,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2662,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2664,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2662,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2665,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2666,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank en", false,-1);
        tracep->declBit(c+66,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank clk", false,-1);
        tracep->declBit(c+2666,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2665,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2668,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2669,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2670,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2671,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank en", false,-1);
        tracep->declBit(c+66,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank clk", false,-1);
        tracep->declBit(c+2671,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2672,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2670,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2673,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2672,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2674,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2672,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2675,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2676,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank en", false,-1);
        tracep->declBit(c+66,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank clk", false,-1);
        tracep->declBit(c+2676,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2677,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2675,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2678,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2677,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2679,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2677,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2680,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2681,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank en", false,-1);
        tracep->declBit(c+66,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank clk", false,-1);
        tracep->declBit(c+2681,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2682,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2680,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2683,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2682,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2684,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2682,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2685,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2686,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank en", false,-1);
        tracep->declBit(c+66,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank clk", false,-1);
        tracep->declBit(c+2686,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2687,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2685,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2688,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2687,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2689,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2687,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2690,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2691,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank en", false,-1);
        tracep->declBit(c+66,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank clk", false,-1);
        tracep->declBit(c+2691,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2692,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2690,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2693,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2692,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2694,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2692,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2695,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2696,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank en", false,-1);
        tracep->declBit(c+66,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank clk", false,-1);
        tracep->declBit(c+2696,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2697,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2695,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2698,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2697,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2699,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2697,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2700,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2701,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank en", false,-1);
        tracep->declBit(c+66,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank clk", false,-1);
        tracep->declBit(c+2701,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2702,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2700,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2703,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2702,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2704,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2702,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2705,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2706,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank en", false,-1);
        tracep->declBit(c+66,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank clk", false,-1);
        tracep->declBit(c+2706,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2707,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2705,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2708,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2707,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2709,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2707,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2710,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2711,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank en", false,-1);
        tracep->declBit(c+66,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank clk", false,-1);
        tracep->declBit(c+2711,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2712,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2710,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2713,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2712,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2714,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2712,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[0] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2715,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2716,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank en", false,-1);
        tracep->declBit(c+67,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank clk", false,-1);
        tracep->declBit(c+2716,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2717,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2715,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2718,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2717,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2719,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2717,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2720,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2721,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank en", false,-1);
        tracep->declBit(c+67,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank clk", false,-1);
        tracep->declBit(c+2721,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2722,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2720,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2723,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2722,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2724,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2722,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2725,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2726,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank en", false,-1);
        tracep->declBit(c+67,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank clk", false,-1);
        tracep->declBit(c+2726,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2727,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2725,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2728,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2727,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2729,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2727,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2730,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2731,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank en", false,-1);
        tracep->declBit(c+67,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank clk", false,-1);
        tracep->declBit(c+2731,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2732,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2730,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2733,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2732,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2734,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2732,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2735,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2736,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank en", false,-1);
        tracep->declBit(c+67,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank clk", false,-1);
        tracep->declBit(c+2736,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2737,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2735,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2738,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2737,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2739,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2737,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2740,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2741,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank en", false,-1);
        tracep->declBit(c+67,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank clk", false,-1);
        tracep->declBit(c+2741,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2742,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2740,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2742,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2744,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2742,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2745,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2746,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank en", false,-1);
        tracep->declBit(c+67,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank clk", false,-1);
        tracep->declBit(c+2746,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2747,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2745,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2748,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2747,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2749,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2747,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2750,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2751,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank en", false,-1);
        tracep->declBit(c+67,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank clk", false,-1);
        tracep->declBit(c+2751,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2752,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2750,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2753,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2752,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2754,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2752,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2755,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2756,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank en", false,-1);
        tracep->declBit(c+67,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank clk", false,-1);
        tracep->declBit(c+2756,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2757,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2755,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2758,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2757,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2759,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2757,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2760,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2761,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank en", false,-1);
        tracep->declBit(c+67,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank clk", false,-1);
        tracep->declBit(c+2761,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2762,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2760,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2763,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2762,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2764,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2762,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2765,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2766,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank en", false,-1);
        tracep->declBit(c+67,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank clk", false,-1);
        tracep->declBit(c+2766,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2767,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2765,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2768,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2767,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2769,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2767,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2770,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2771,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank en", false,-1);
        tracep->declBit(c+67,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank clk", false,-1);
        tracep->declBit(c+2771,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2772,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2770,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2773,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2772,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2774,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2772,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2775,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2776,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank en", false,-1);
        tracep->declBit(c+67,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank clk", false,-1);
        tracep->declBit(c+2776,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2777,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2775,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2778,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2777,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2779,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2777,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2780,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2781,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank en", false,-1);
        tracep->declBit(c+67,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank clk", false,-1);
        tracep->declBit(c+2781,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2782,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2780,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2783,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2782,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2784,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2782,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2785,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2786,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank en", false,-1);
        tracep->declBit(c+67,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank clk", false,-1);
        tracep->declBit(c+2786,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2787,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2785,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2788,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2787,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2789,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2787,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2790,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2791,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank en", false,-1);
        tracep->declBit(c+67,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank clk", false,-1);
        tracep->declBit(c+2791,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2792,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2790,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2793,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2792,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2794,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2792,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[1] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2795,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2796,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank en", false,-1);
        tracep->declBit(c+68,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank clk", false,-1);
        tracep->declBit(c+2796,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2797,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2795,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2798,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2797,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2799,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2797,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2800,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2801,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank en", false,-1);
        tracep->declBit(c+68,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank clk", false,-1);
        tracep->declBit(c+2801,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2802,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2800,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2803,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2802,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2804,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2802,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2805,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2806,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank en", false,-1);
        tracep->declBit(c+68,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank clk", false,-1);
        tracep->declBit(c+2806,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2807,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2805,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2808,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2807,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2809,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2807,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2810,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2811,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank en", false,-1);
        tracep->declBit(c+68,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank clk", false,-1);
        tracep->declBit(c+2811,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2812,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2810,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2813,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2812,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2814,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2812,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2815,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2816,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank en", false,-1);
        tracep->declBit(c+68,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank clk", false,-1);
        tracep->declBit(c+2816,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2817,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2815,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2818,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2817,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2819,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2817,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2820,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2821,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank en", false,-1);
        tracep->declBit(c+68,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank clk", false,-1);
        tracep->declBit(c+2821,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2822,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2820,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2823,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2822,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2824,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2822,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2825,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2826,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank en", false,-1);
        tracep->declBit(c+68,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank clk", false,-1);
        tracep->declBit(c+2826,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2827,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2825,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2828,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2827,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2829,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2827,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2830,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2831,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank en", false,-1);
        tracep->declBit(c+68,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank clk", false,-1);
        tracep->declBit(c+2831,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2832,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2830,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2833,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2832,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2834,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2832,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2835,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2836,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank en", false,-1);
        tracep->declBit(c+68,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank clk", false,-1);
        tracep->declBit(c+2836,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2837,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2835,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2838,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2837,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2839,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2837,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2840,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2841,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank en", false,-1);
        tracep->declBit(c+68,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank clk", false,-1);
        tracep->declBit(c+2841,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2842,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2840,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2843,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2842,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2844,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2842,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2845,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2846,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank en", false,-1);
        tracep->declBit(c+68,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank clk", false,-1);
        tracep->declBit(c+2846,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2847,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2845,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2848,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2847,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2849,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2847,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2850,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2851,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank en", false,-1);
        tracep->declBit(c+68,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank clk", false,-1);
        tracep->declBit(c+2851,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2852,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2850,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2853,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2852,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2854,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2852,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2855,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2856,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank en", false,-1);
        tracep->declBit(c+68,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank clk", false,-1);
        tracep->declBit(c+2856,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2857,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2855,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2858,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2857,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2859,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2857,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2860,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2861,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank en", false,-1);
        tracep->declBit(c+68,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank clk", false,-1);
        tracep->declBit(c+2861,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2862,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2860,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2863,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2862,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2864,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2862,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2865,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2866,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank en", false,-1);
        tracep->declBit(c+68,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank clk", false,-1);
        tracep->declBit(c+2866,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2867,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2865,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2868,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2867,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2869,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2867,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2870,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2871,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank en", false,-1);
        tracep->declBit(c+68,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank clk", false,-1);
        tracep->declBit(c+2871,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2872,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2870,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2873,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2872,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2874,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2872,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[2] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2875,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2876,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank en", false,-1);
        tracep->declBit(c+69,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank clk", false,-1);
        tracep->declBit(c+2876,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2877,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2875,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2878,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2877,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2879,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2877,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2880,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2881,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank en", false,-1);
        tracep->declBit(c+69,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank clk", false,-1);
        tracep->declBit(c+2881,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2882,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2880,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2883,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2882,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2884,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2882,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2885,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2886,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank en", false,-1);
        tracep->declBit(c+69,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank clk", false,-1);
        tracep->declBit(c+2886,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2887,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2885,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2888,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2887,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2889,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2887,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2890,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2891,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank en", false,-1);
        tracep->declBit(c+69,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank clk", false,-1);
        tracep->declBit(c+2891,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2892,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2890,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2893,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2892,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2894,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2892,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2895,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2896,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank en", false,-1);
        tracep->declBit(c+69,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank clk", false,-1);
        tracep->declBit(c+2896,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2897,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2895,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2898,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2897,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2899,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2897,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2900,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2901,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank en", false,-1);
        tracep->declBit(c+69,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank clk", false,-1);
        tracep->declBit(c+2901,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2902,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2900,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2903,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2902,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2904,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2902,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2905,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2906,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank en", false,-1);
        tracep->declBit(c+69,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank clk", false,-1);
        tracep->declBit(c+2906,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2907,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2905,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2908,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2907,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2909,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2907,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2910,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2911,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank en", false,-1);
        tracep->declBit(c+69,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank clk", false,-1);
        tracep->declBit(c+2911,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2912,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2910,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2913,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2912,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2914,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2912,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2915,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2916,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank en", false,-1);
        tracep->declBit(c+69,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank clk", false,-1);
        tracep->declBit(c+2916,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2917,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2915,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2918,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2917,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2919,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2917,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2920,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2921,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank en", false,-1);
        tracep->declBit(c+69,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank clk", false,-1);
        tracep->declBit(c+2921,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2922,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2920,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2923,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2922,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2924,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2922,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2925,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2926,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank en", false,-1);
        tracep->declBit(c+69,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank clk", false,-1);
        tracep->declBit(c+2926,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2927,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2925,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2928,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2927,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2929,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2927,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2930,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2931,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank en", false,-1);
        tracep->declBit(c+69,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank clk", false,-1);
        tracep->declBit(c+2931,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2932,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2930,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2933,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2932,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2934,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2932,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2935,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2936,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank en", false,-1);
        tracep->declBit(c+69,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank clk", false,-1);
        tracep->declBit(c+2936,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2937,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2935,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2938,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2937,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2937,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank en", false,-1);
        tracep->declBit(c+69,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank clk", false,-1);
        tracep->declBit(c+2941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2942,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2943,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2942,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2942,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2945,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2946,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank en", false,-1);
        tracep->declBit(c+69,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank clk", false,-1);
        tracep->declBit(c+2946,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2947,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2945,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2947,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2947,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank en", false,-1);
        tracep->declBit(c+69,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank clk", false,-1);
        tracep->declBit(c+2951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2953,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2954,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[3] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2956,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank en", false,-1);
        tracep->declBit(c+70,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank clk", false,-1);
        tracep->declBit(c+2956,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2958,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2960,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2961,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank en", false,-1);
        tracep->declBit(c+70,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank clk", false,-1);
        tracep->declBit(c+2961,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2962,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2960,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2963,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2962,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2964,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2962,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank en", false,-1);
        tracep->declBit(c+70,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank clk", false,-1);
        tracep->declBit(c+2966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank en", false,-1);
        tracep->declBit(c+70,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank clk", false,-1);
        tracep->declBit(c+2971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2973,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2975,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank en", false,-1);
        tracep->declBit(c+70,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank clk", false,-1);
        tracep->declBit(c+2976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2977,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2975,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2977,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2979,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2977,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2980,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2981,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank en", false,-1);
        tracep->declBit(c+70,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank clk", false,-1);
        tracep->declBit(c+2981,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2982,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2980,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2983,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2982,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2984,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2982,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2985,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2986,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank en", false,-1);
        tracep->declBit(c+70,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank clk", false,-1);
        tracep->declBit(c+2986,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2985,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2988,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2989,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2990,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2991,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank en", false,-1);
        tracep->declBit(c+70,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank clk", false,-1);
        tracep->declBit(c+2991,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2992,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2990,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2993,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2992,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2994,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2992,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+2995,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+2996,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank en", false,-1);
        tracep->declBit(c+70,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank clk", false,-1);
        tracep->declBit(c+2996,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank scan_mode", false,-1);
        tracep->declBus(c+2997,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2995,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+2998,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+2997,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+2999,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+2997,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3000,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3001,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank en", false,-1);
        tracep->declBit(c+70,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank clk", false,-1);
        tracep->declBit(c+3001,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3002,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3000,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3003,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3002,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3004,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3002,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3005,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3006,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank en", false,-1);
        tracep->declBit(c+70,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank clk", false,-1);
        tracep->declBit(c+3006,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3007,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3005,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3008,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3007,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3009,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3007,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3010,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3011,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank en", false,-1);
        tracep->declBit(c+70,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank clk", false,-1);
        tracep->declBit(c+3011,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3012,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3010,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3013,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3012,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3014,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3012,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3015,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3016,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank en", false,-1);
        tracep->declBit(c+70,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank clk", false,-1);
        tracep->declBit(c+3016,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3017,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3015,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3018,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3017,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3019,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3017,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3020,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3021,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank en", false,-1);
        tracep->declBit(c+70,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank clk", false,-1);
        tracep->declBit(c+3021,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3022,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3020,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3023,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3022,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3024,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3022,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3025,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3026,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank en", false,-1);
        tracep->declBit(c+70,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank clk", false,-1);
        tracep->declBit(c+3026,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3027,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3025,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3028,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3027,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3029,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3027,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3030,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3031,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank en", false,-1);
        tracep->declBit(c+70,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank clk", false,-1);
        tracep->declBit(c+3031,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3032,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3030,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3033,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3032,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3034,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3032,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[4] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3035,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3036,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank en", false,-1);
        tracep->declBit(c+71,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank clk", false,-1);
        tracep->declBit(c+3036,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3037,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3035,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3038,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3037,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3039,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3037,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3040,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3041,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank en", false,-1);
        tracep->declBit(c+71,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank clk", false,-1);
        tracep->declBit(c+3041,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3042,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3040,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3043,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3042,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3044,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3042,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3045,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3046,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank en", false,-1);
        tracep->declBit(c+71,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank clk", false,-1);
        tracep->declBit(c+3046,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3045,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3048,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3049,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3050,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3051,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank en", false,-1);
        tracep->declBit(c+71,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank clk", false,-1);
        tracep->declBit(c+3051,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3052,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3050,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3053,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3052,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3054,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3052,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3055,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3056,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank en", false,-1);
        tracep->declBit(c+71,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank clk", false,-1);
        tracep->declBit(c+3056,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3057,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3055,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3058,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3057,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3059,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3057,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3060,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3061,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank en", false,-1);
        tracep->declBit(c+71,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank clk", false,-1);
        tracep->declBit(c+3061,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3062,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3060,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3063,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3062,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3064,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3062,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3065,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3066,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank en", false,-1);
        tracep->declBit(c+71,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank clk", false,-1);
        tracep->declBit(c+3066,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3067,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3065,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3068,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3067,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3069,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3067,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3070,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3071,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank en", false,-1);
        tracep->declBit(c+71,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank clk", false,-1);
        tracep->declBit(c+3071,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3072,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3070,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3073,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3072,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3074,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3072,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3075,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3076,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank en", false,-1);
        tracep->declBit(c+71,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank clk", false,-1);
        tracep->declBit(c+3076,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3077,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3075,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3078,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3077,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3079,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3077,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3081,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank en", false,-1);
        tracep->declBit(c+71,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank clk", false,-1);
        tracep->declBit(c+3081,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3082,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3083,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3082,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3084,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3082,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3085,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3086,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank en", false,-1);
        tracep->declBit(c+71,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank clk", false,-1);
        tracep->declBit(c+3086,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3087,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3085,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3088,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3087,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3089,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3087,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3090,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3091,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank en", false,-1);
        tracep->declBit(c+71,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank clk", false,-1);
        tracep->declBit(c+3091,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3092,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3090,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3092,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3094,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3092,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3095,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3096,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank en", false,-1);
        tracep->declBit(c+71,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank clk", false,-1);
        tracep->declBit(c+3096,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3097,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3095,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3098,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3097,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3099,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3097,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3100,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3101,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank en", false,-1);
        tracep->declBit(c+71,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank clk", false,-1);
        tracep->declBit(c+3101,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3102,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3100,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3103,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3102,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3104,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3102,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3105,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3106,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank en", false,-1);
        tracep->declBit(c+71,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank clk", false,-1);
        tracep->declBit(c+3106,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3107,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3105,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3108,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3107,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3109,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3107,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3110,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3111,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank en", false,-1);
        tracep->declBit(c+71,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank clk", false,-1);
        tracep->declBit(c+3111,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3112,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3110,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3113,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3112,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3114,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3112,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[5] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3115,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3116,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank en", false,-1);
        tracep->declBit(c+72,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank clk", false,-1);
        tracep->declBit(c+3116,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3117,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3115,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3118,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3117,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3119,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3117,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3120,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3121,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank en", false,-1);
        tracep->declBit(c+72,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank clk", false,-1);
        tracep->declBit(c+3121,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3120,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3123,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3124,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3125,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3126,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank en", false,-1);
        tracep->declBit(c+72,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank clk", false,-1);
        tracep->declBit(c+3126,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3127,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3125,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3128,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3127,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3129,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3127,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3130,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3131,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank en", false,-1);
        tracep->declBit(c+72,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank clk", false,-1);
        tracep->declBit(c+3131,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3132,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3130,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3133,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3132,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3134,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3132,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3135,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3136,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank en", false,-1);
        tracep->declBit(c+72,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank clk", false,-1);
        tracep->declBit(c+3136,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3137,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3135,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3138,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3137,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3139,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3137,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3140,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3141,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank en", false,-1);
        tracep->declBit(c+72,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank clk", false,-1);
        tracep->declBit(c+3141,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3142,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3140,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3143,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3142,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3144,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3142,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3145,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3146,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank en", false,-1);
        tracep->declBit(c+72,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank clk", false,-1);
        tracep->declBit(c+3146,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3147,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3145,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3148,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3147,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3149,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3147,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3150,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3151,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank en", false,-1);
        tracep->declBit(c+72,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank clk", false,-1);
        tracep->declBit(c+3151,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3152,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3150,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3153,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3152,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3154,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3152,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3155,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3156,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank en", false,-1);
        tracep->declBit(c+72,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank clk", false,-1);
        tracep->declBit(c+3156,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3157,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3155,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3158,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3157,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3159,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3157,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3160,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3161,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank en", false,-1);
        tracep->declBit(c+72,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank clk", false,-1);
        tracep->declBit(c+3161,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3162,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3160,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3163,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3162,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3164,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3162,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3165,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3166,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank en", false,-1);
        tracep->declBit(c+72,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank clk", false,-1);
        tracep->declBit(c+3166,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3167,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3165,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3168,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3167,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3167,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3170,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3171,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank en", false,-1);
        tracep->declBit(c+72,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank clk", false,-1);
        tracep->declBit(c+3171,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3172,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3170,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3173,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3172,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3174,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3172,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3175,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3176,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank en", false,-1);
        tracep->declBit(c+72,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank clk", false,-1);
        tracep->declBit(c+3176,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3177,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3175,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3178,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3177,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3179,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3177,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3180,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3181,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank en", false,-1);
        tracep->declBit(c+72,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank clk", false,-1);
        tracep->declBit(c+3181,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3182,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3180,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3183,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3182,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3184,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3182,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3185,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3186,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank en", false,-1);
        tracep->declBit(c+72,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank clk", false,-1);
        tracep->declBit(c+3186,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3187,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3185,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3188,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3187,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3189,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3187,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3190,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3191,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank en", false,-1);
        tracep->declBit(c+72,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank clk", false,-1);
        tracep->declBit(c+3191,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3192,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3190,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3193,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3192,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3194,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3192,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[6] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3195,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3196,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank en", false,-1);
        tracep->declBit(c+73,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank clk", false,-1);
        tracep->declBit(c+3196,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3197,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3195,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3198,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3197,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3199,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3197,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[0] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3200,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3201,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank en", false,-1);
        tracep->declBit(c+73,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank clk", false,-1);
        tracep->declBit(c+3201,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3202,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3200,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3203,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3202,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3204,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3202,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[1] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3205,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3206,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank en", false,-1);
        tracep->declBit(c+73,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank clk", false,-1);
        tracep->declBit(c+3206,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3207,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3205,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3208,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3207,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3209,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3207,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[2] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3210,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3211,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank en", false,-1);
        tracep->declBit(c+73,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank clk", false,-1);
        tracep->declBit(c+3211,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3212,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3210,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3213,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3212,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3214,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3212,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[3] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3216,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank en", false,-1);
        tracep->declBit(c+73,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank clk", false,-1);
        tracep->declBit(c+3216,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3217,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3218,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3217,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3219,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3217,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[4] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3220,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3221,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank en", false,-1);
        tracep->declBit(c+73,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank clk", false,-1);
        tracep->declBit(c+3221,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3220,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[5] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank en", false,-1);
        tracep->declBit(c+73,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank clk", false,-1);
        tracep->declBit(c+3226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[6] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3230,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3231,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank en", false,-1);
        tracep->declBit(c+73,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank clk", false,-1);
        tracep->declBit(c+3231,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3230,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3233,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3234,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[7] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3236,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank en", false,-1);
        tracep->declBit(c+73,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank clk", false,-1);
        tracep->declBit(c+3236,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3237,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3238,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3237,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3239,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3237,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[8] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3240,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3241,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank en", false,-1);
        tracep->declBit(c+73,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank clk", false,-1);
        tracep->declBit(c+3241,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3242,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3240,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3243,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3242,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3244,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3242,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[9] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3245,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3246,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank en", false,-1);
        tracep->declBit(c+73,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank clk", false,-1);
        tracep->declBit(c+3246,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3247,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3245,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3248,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3247,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3249,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3247,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[10] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3250,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3251,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank en", false,-1);
        tracep->declBit(c+73,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank clk", false,-1);
        tracep->declBit(c+3251,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3252,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3250,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3253,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3252,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3254,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3252,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[11] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3255,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3256,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank en", false,-1);
        tracep->declBit(c+73,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank clk", false,-1);
        tracep->declBit(c+3256,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3257,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3255,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3258,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3257,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3259,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3257,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[12] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3260,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank en", false,-1);
        tracep->declBit(c+73,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank clk", false,-1);
        tracep->declBit(c+3261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3262,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3260,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3263,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3262,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3264,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3262,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[13] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3265,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3266,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank en", false,-1);
        tracep->declBit(c+73,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank clk", false,-1);
        tracep->declBit(c+3266,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3267,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3265,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3268,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3267,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3269,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3267,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[14] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank WIDTH", false,-1, 31,0);
        tracep->declBus(c+3270,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank din", false,-1, 1,0);
        tracep->declBit(c+3271,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank en", false,-1);
        tracep->declBit(c+73,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank clk", false,-1);
        tracep->declBit(c+3271,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank scan_mode", false,-1);
        tracep->declBus(c+3272,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3270,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs din", false,-1, 1,0);
        tracep->declBit(c+3273,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs rst_l", false,-1);
        tracep->declBus(c+3272,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3274,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs rst_l", false,-1);
        tracep->declBus(c+3272,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu bp BANKS[7] BHT_CLK_GROUP[0] BHT_FLOPS[15] bht_bank dffs dffs dout", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln active_clk", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln iccm_rd_ecc_single_err", false,-1);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln iccm_rd_ecc_double_err", false,-1, 7,0);
        tracep->declBit(c+10815,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ic_rd_parity_final_err", false,-1);
        tracep->declBit(c+2232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_icache_fetch_f2", false,-1);
        tracep->declBus(c+2217,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ic_access_fault_f2", false,-1, 7,0);
        tracep->declBus(c+2229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_bp_fghr_f2", false,-1, 4,0);
        tracep->declBus(c+2221,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_bp_btb_target_f2", false,-1, 31,1);
        tracep->declBus(c+2225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_bp_poffset_f2", false,-1, 11,0);
        tracep->declBus(c+2224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_bp_hist0_f2", false,-1, 7,0);
        tracep->declBus(c+2223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_bp_hist1_f2", false,-1, 7,0);
        tracep->declBus(c+2227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_bp_pc4_f2", false,-1, 7,0);
        tracep->declBus(c+2219,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_bp_way_f2", false,-1, 7,0);
        tracep->declBus(c+2228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_bp_valid_f2", false,-1, 7,0);
        tracep->declBus(c+2226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_bp_ret_f2", false,-1, 7,0);
        tracep->declBit(c+2018,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln exu_flush_final", false,-1);
        tracep->declBit(c+1995,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln dec_ib3_valid_d", false,-1);
        tracep->declBit(c+1996,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln dec_ib2_valid_d", false,-1);
        tracep->declBit(c+8396,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln dec_ib0_valid_eff_d", false,-1);
        tracep->declBit(c+8395,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln dec_ib1_valid_eff_d", false,-1);
        tracep->declArray(c+10734,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_fetch_data", false,-1, 127,0);
        tracep->declBus(c+10738,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ic_error_f2", false,-1, 7,0);
        tracep->declBus(c+10688,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_fetch_val", false,-1, 7,0);
        tracep->declBus(c+2213,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_fetch_pc", false,-1, 31,1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln rst_l", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln clk", false,-1);
        tracep->declBit(c+1966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln dec_tlu_core_ecc_disable", false,-1);
        tracep->declBit(c+2010,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_i0_valid", false,-1);
        tracep->declBit(c+2011,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_i1_valid", false,-1);
        tracep->declBit(c+2139,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_i0_icaf", false,-1);
        tracep->declBit(c+2140,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_i1_icaf", false,-1);
        tracep->declBit(c+2141,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_i0_icaf_second", false,-1);
        tracep->declBit(c+2142,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_i1_icaf_second", false,-1);
        tracep->declBit(c+2143,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_i0_perr", false,-1);
        tracep->declBit(c+2144,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_i1_perr", false,-1);
        tracep->declBit(c+2145,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_i0_sbecc", false,-1);
        tracep->declBit(c+2146,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_i1_sbecc", false,-1);
        tracep->declBit(c+2147,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_i0_dbecc", false,-1);
        tracep->declBit(c+2148,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_i1_dbecc", false,-1);
        tracep->declBus(c+2012,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_i0_instr", false,-1, 31,0);
        tracep->declBus(c+2013,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_i1_instr", false,-1, 31,0);
        tracep->declBus(c+2014,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_i0_pc", false,-1, 31,1);
        tracep->declBus(c+2015,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_i1_pc", false,-1, 31,1);
        tracep->declBit(c+2057,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_i0_pc4", false,-1);
        tracep->declBit(c+2058,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_i1_pc4", false,-1);
        tracep->declBit(c+2211,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_fb_consume1", false,-1);
        tracep->declBit(c+2212,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_fb_consume2", false,-1);
        tracep->declBus(c+2067,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_illegal_inst", false,-1, 15,0);
        tracep->declArray(c+2149,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln i0_brp", false,-1, 67,0);
        tracep->declArray(c+2152,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln i1_brp", false,-1, 67,0);
        tracep->declBus(c+1967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_pmu_instr_aligned", false,-1, 1,0);
        tracep->declBit(c+1968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_pmu_align_stall", false,-1);
        tracep->declBus(c+2233,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_icache_error_index", false,-1, 16,2);
        tracep->declBit(c+2234,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_icache_error_val", false,-1);
        tracep->declBit(c+2235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_icache_sb_error_val", false,-1);
        tracep->declBus(c+2195,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_i0_cinst", false,-1, 15,0);
        tracep->declBus(c+2196,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifu_i1_cinst", false,-1, 15,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln scan_mode", false,-1);
        tracep->declBus(c+10956,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln TOTAL_INT", false,-1, 31,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln DCCM_BITS", false,-1, 31,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln DCCM_BANK_BITS", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln DCCM_NUM_BANKS", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln DCCM_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11077,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln DCCM_FDATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln DCCM_BYTE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10943,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln DCCM_ECC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln LSU_RDBUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln DMA_BUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln LSU_STBUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln LSU_SB_BITS", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln DEC_INSTBUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+11078,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ICCM_SIZE", false,-1, 31,0);
        tracep->declBus(c+11079,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ICCM_BITS", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ICCM_NUM_BANKS", false,-1, 31,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ICCM_BANK_BITS", false,-1, 31,0);
        tracep->declBus(c+10961,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ICCM_INDEX_BITS", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ICCM_BANK_HI", false,-1, 31,0);
        tracep->declBus(c+10959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ICACHE_TAG_HIGH", false,-1, 31,0);
        tracep->declBus(c+10954,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ICACHE_TAG_LOW", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ICACHE_IC_DEPTH", false,-1, 31,0);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ICACHE_TAG_DEPTH", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln LSU_BUS_TAG", false,-1, 31,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln DMA_BUS_TAG", false,-1, 31,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln SB_BUS_TAG", false,-1, 31,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln IFU_BUS_TAG", false,-1, 31,0);
        tracep->declBit(c+10703,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifvalid", false,-1);
        tracep->declBit(c+3275,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln shift_f1_f0", false,-1);
        tracep->declBit(c+3276,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln shift_f2_f0", false,-1);
        tracep->declBit(c+3277,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln shift_f2_f1", false,-1);
        tracep->declBit(c+10704,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln fetch_to_f0", false,-1);
        tracep->declBit(c+10705,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln fetch_to_f1", false,-1);
        tracep->declBit(c+10706,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln fetch_to_f2", false,-1);
        tracep->declBus(c+8761,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2val_in", false,-1, 7,0);
        tracep->declBus(c+3278,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2val", false,-1, 7,0);
        tracep->declBus(c+8762,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1val_in", false,-1, 7,0);
        tracep->declBus(c+3279,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1val", false,-1, 7,0);
        tracep->declBus(c+8763,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0val_in", false,-1, 7,0);
        tracep->declBus(c+3280,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0val", false,-1, 7,0);
        tracep->declBus(c+3281,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln sf1val", false,-1, 7,0);
        tracep->declBus(c+3282,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln sf0val", false,-1, 7,0);
        tracep->declBus(c+2213,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pc_in", false,-1, 31,1);
        tracep->declBus(c+3283,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pc", false,-1, 31,1);
        tracep->declBus(c+8764,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pc_in", false,-1, 31,1);
        tracep->declBus(c+3284,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pc", false,-1, 31,1);
        tracep->declBus(c+8765,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pc_in", false,-1, 31,1);
        tracep->declBus(c+2014,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pc", false,-1, 31,1);
        tracep->declBus(c+3285,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln sf1pc", false,-1, 31,1);
        tracep->declBus(c+3286,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln sf0pc", false,-1, 31,1);
        tracep->declQuad(c+3287,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln aligndata", false,-1, 63,0);
        tracep->declBit(c+2057,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln first4B", false,-1);
        tracep->declBit(c+3289,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln first2B", false,-1);
        tracep->declBit(c+3290,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln second4B", false,-1);
        tracep->declBit(c+3291,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln second2B", false,-1);
        tracep->declBit(c+3292,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln third4B", false,-1);
        tracep->declBit(c+3293,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln third2B", false,-1);
        tracep->declBus(c+3294,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln uncompress0", false,-1, 31,0);
        tracep->declBus(c+3295,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln uncompress1", false,-1, 31,0);
        tracep->declBus(c+3296,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln uncompress2", false,-1, 31,0);
        tracep->declBit(c+3297,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ibuffer_room1_more", false,-1);
        tracep->declBit(c+3298,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ibuffer_room2_more", false,-1);
        tracep->declBit(c+3299,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln i0_shift", false,-1);
        tracep->declBit(c+3300,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln i1_shift", false,-1);
        tracep->declBit(c+3301,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln shift_2B", false,-1);
        tracep->declBit(c+3302,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln shift_4B", false,-1);
        tracep->declBit(c+3303,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln shift_6B", false,-1);
        tracep->declBit(c+3304,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln shift_8B", false,-1);
        tracep->declBit(c+3305,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1_shift_2B", false,-1);
        tracep->declBit(c+3306,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1_shift_4B", false,-1);
        tracep->declBit(c+3307,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1_shift_6B", false,-1);
        tracep->declBit(c+3308,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2_valid", false,-1);
        tracep->declBit(c+3309,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln sf1_valid", false,-1);
        tracep->declBit(c+3310,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln sf0_valid", false,-1);
        tracep->declBus(c+3311,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ifirst", false,-1, 31,0);
        tracep->declBus(c+3312,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln isecond", false,-1, 31,0);
        tracep->declBus(c+3313,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ithird", false,-1, 31,0);
        tracep->declBus(c+3314,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pc_plus1", false,-1, 31,1);
        tracep->declBus(c+3315,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pc_plus2", false,-1, 31,1);
        tracep->declBus(c+3316,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pc_plus3", false,-1, 31,1);
        tracep->declBus(c+3317,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pc_plus4", false,-1, 31,1);
        tracep->declBus(c+3318,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pc_plus1", false,-1, 31,1);
        tracep->declBus(c+3319,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pc_plus2", false,-1, 31,1);
        tracep->declBus(c+3320,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pc_plus3", false,-1, 31,1);
        tracep->declBus(c+3321,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln alignval", false,-1, 3,0);
        tracep->declBus(c+2014,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln firstpc", false,-1, 31,1);
        tracep->declBus(c+3322,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln secondpc", false,-1, 31,1);
        tracep->declBus(c+3323,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln thirdpc", false,-1, 31,1);
        tracep->declBus(c+3324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln fourthpc", false,-1, 31,1);
        tracep->declBus(c+3325,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1poffset", false,-1, 11,0);
        tracep->declBus(c+3326,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0poffset", false,-1, 11,0);
        tracep->declBus(c+3327,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1fghr", false,-1, 4,0);
        tracep->declBus(c+3328,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0fghr", false,-1, 4,0);
        tracep->declBus(c+3329,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1hist1", false,-1, 7,0);
        tracep->declBus(c+3330,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0hist1", false,-1, 7,0);
        tracep->declBus(c+3331,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1hist0", false,-1, 7,0);
        tracep->declBus(c+3332,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0hist0", false,-1, 7,0);
        tracep->declBus(c+3333,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pc4", false,-1, 7,0);
        tracep->declBus(c+3334,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pc4", false,-1, 7,0);
        tracep->declBus(c+3335,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1ret", false,-1, 7,0);
        tracep->declBus(c+3336,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0ret", false,-1, 7,0);
        tracep->declBus(c+3337,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1way", false,-1, 7,0);
        tracep->declBus(c+3338,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0way", false,-1, 7,0);
        tracep->declBus(c+3339,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1brend", false,-1, 7,0);
        tracep->declBus(c+3340,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0brend", false,-1, 7,0);
        tracep->declBus(c+3341,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln alignbrend", false,-1, 3,0);
        tracep->declBus(c+3342,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln alignpc4", false,-1, 3,0);
        tracep->declBus(c+3343,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln alignparity", false,-1, 3,0);
        tracep->declBus(c+3344,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln alignret", false,-1, 3,0);
        tracep->declBus(c+3345,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln alignway", false,-1, 3,0);
        tracep->declBus(c+3346,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln alignhist1", false,-1, 3,0);
        tracep->declBus(c+3347,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln alignhist0", false,-1, 3,0);
        tracep->declBus(c+3348,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln alignfromf1", false,-1, 3,1);
        tracep->declBit(c+3349,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln i0_ends_f1", false,-1);
        tracep->declBit(c+3350,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln i1_ends_f1", false,-1);
        tracep->declBit(c+3351,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln i0_br_start_error", false,-1);
        tracep->declBit(c+3352,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln i1_br_start_error", false,-1);
        tracep->declBus(c+3353,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1prett", false,-1, 31,1);
        tracep->declBus(c+3354,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0prett", false,-1, 31,1);
        tracep->declBus(c+3355,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1dbecc", false,-1, 7,0);
        tracep->declBus(c+3356,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0dbecc", false,-1, 7,0);
        tracep->declBit(c+3357,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1sbecc", false,-1);
        tracep->declBit(c+3358,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0sbecc", false,-1);
        tracep->declBit(c+3359,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1perr", false,-1);
        tracep->declBit(c+3360,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0perr", false,-1);
        tracep->declBit(c+3361,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1icfetch", false,-1);
        tracep->declBit(c+3362,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0icfetch", false,-1);
        tracep->declBus(c+3363,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1icaf", false,-1, 7,0);
        tracep->declBus(c+3364,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0icaf", false,-1, 7,0);
        tracep->declBus(c+3365,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln alignicfetch", false,-1, 3,0);
        tracep->declBus(c+3366,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln aligntagperr", false,-1, 3,0);
        tracep->declBus(c+3367,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln aligndataperr", false,-1, 3,0);
        tracep->declBus(c+3368,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln alignsbecc", false,-1, 3,0);
        tracep->declBus(c+3369,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln aligndbecc", false,-1, 3,0);
        tracep->declBus(c+3370,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln alignicaf", false,-1, 3,0);
        tracep->declBit(c+3371,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln i0_brp_pc4", false,-1);
        tracep->declBit(c+3372,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln i1_brp_pc4", false,-1);
        tracep->declBus(c+3373,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln firstpc_hash", false,-1, 5,4);
        tracep->declBus(c+3374,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln secondpc_hash", false,-1, 5,4);
        tracep->declBus(c+3375,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln thirdpc_hash", false,-1, 5,4);
        tracep->declBus(c+3376,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln fourthpc_hash", false,-1, 5,4);
        tracep->declBit(c+3377,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln i0_illegal", false,-1);
        tracep->declBit(c+3378,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln i1_illegal", false,-1);
        tracep->declBit(c+3379,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln shift_illegal", false,-1);
        tracep->declBit(c+3380,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln first_legal", false,-1);
        tracep->declBit(c+3381,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln second_legal", false,-1);
        tracep->declBit(c+3382,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln third_legal", false,-1);
        tracep->declBus(c+3383,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_inst", false,-1, 15,0);
        tracep->declBit(c+3384,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_inst_en", false,-1);
        tracep->declBit(c+3385,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_lockout_in", false,-1);
        tracep->declBit(c+3386,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_lockout", false,-1);
        tracep->declBus(c+3387,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln alignfinalperr", false,-1, 3,0);
        tracep->declBit(c+10706,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2_wr_en", false,-1);
        tracep->declBit(c+8766,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0_shift_wr_en", false,-1);
        tracep->declBit(c+8767,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1_shift_wr_en", false,-1);
        tracep->declBus(c+3388,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln wrptr", false,-1, 1,0);
        tracep->declBus(c+8768,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln wrptr_in", false,-1, 1,0);
        tracep->declBus(c+3389,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln rdptr", false,-1, 1,0);
        tracep->declBus(c+3390,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln rdptr_in", false,-1, 1,0);
        tracep->declBus(c+10707,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln qwen", false,-1, 2,0);
        tracep->declArray(c+3391,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2", false,-1, 127,0);
        tracep->declArray(c+3395,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1", false,-1, 127,0);
        tracep->declArray(c+3399,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0", false,-1, 127,0);
        tracep->declBus(c+3403,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln first_offset", false,-1, 2,0);
        tracep->declBus(c+3404,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln second_offset", false,-1, 2,0);
        tracep->declBus(c+3405,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2off_eff", false,-1, 2,0);
        tracep->declBus(c+8769,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2off_in", false,-1, 2,0);
        tracep->declBus(c+3406,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2off", false,-1, 2,0);
        tracep->declBus(c+3407,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1off_eff", false,-1, 2,0);
        tracep->declBus(c+8770,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1off_in", false,-1, 2,0);
        tracep->declBus(c+3408,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1off", false,-1, 2,0);
        tracep->declBus(c+3409,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0off_eff", false,-1, 2,0);
        tracep->declBus(c+8771,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0off_in", false,-1, 2,0);
        tracep->declBus(c+3410,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0off", false,-1, 2,0);
        tracep->declBit(c+3411,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0_shift_2B", false,-1);
        tracep->declBit(c+3412,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0_shift_4B", false,-1);
        tracep->declBit(c+3413,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0_shift_6B", false,-1);
        tracep->declBit(c+3414,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0_shift_8B", false,-1);
        tracep->declArray(c+3415,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0eff", false,-1, 127,0);
        tracep->declArray(c+3419,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0final", false,-1, 127,0);
        tracep->declBus(c+3423,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0ptr", false,-1, 2,0);
        tracep->declBus(c+3424,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0sel", false,-1, 7,0);
        tracep->declArray(c+3425,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1eff", false,-1, 127,0);
        tracep->declArray(c+3429,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1final", false,-1, 127,0);
        tracep->declBus(c+3433,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1ptr", false,-1, 2,0);
        tracep->declBus(c+3434,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1sel", false,-1, 7,0);
        tracep->declBus(c+3435,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln qren", false,-1, 2,0);
        tracep->declBit(c+3436,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln consume_fb1", false,-1);
        tracep->declBit(c+3437,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln consume_fb0", false,-1);
        tracep->declBus(c+3438,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln icaf_eff", false,-1, 3,0);
        tracep->declBus(c+3439,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parity", false,-1, 7,0);
        tracep->declBus(c+3440,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parity", false,-1, 7,0);
        tracep->declBus(c+3441,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2parity", false,-1, 7,0);
        tracep->declBus(c+3442,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityeff", false,-1, 7,0);
        tracep->declBus(c+3443,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityeff", false,-1, 7,0);
        tracep->declBus(c+3444,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityfinal", false,-1, 7,0);
        tracep->declBus(c+3445,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityfinal", false,-1, 7,0);
        tracep->declBus(c+11168,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln MHI", false,-1, 31,0);
        tracep->declBus(c+11169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln MSIZE", false,-1, 31,0);
        tracep->declQuad(c+10708,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc_data_in", false,-1, 50,0);
        tracep->declQuad(c+3446,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc2", false,-1, 50,0);
        tracep->declQuad(c+3448,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1", false,-1, 50,0);
        tracep->declQuad(c+3450,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0", false,-1, 50,0);
        tracep->declQuad(c+3452,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1eff", false,-1, 50,0);
        tracep->declQuad(c+3454,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0eff", false,-1, 50,0);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln BRDATA_SIZE", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln BRDATA_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+3456,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata_in", false,-1, 63,0);
        tracep->declQuad(c+3458,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata2", false,-1, 63,0);
        tracep->declQuad(c+3460,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1", false,-1, 63,0);
        tracep->declQuad(c+3462,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0", false,-1, 63,0);
        tracep->declQuad(c+3464,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1eff", false,-1, 63,0);
        tracep->declQuad(c+3466,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0eff", false,-1, 63,0);
        tracep->declQuad(c+3468,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1final", false,-1, 63,0);
        tracep->declQuad(c+3470,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0final", false,-1, 63,0);
        tracep->declBus(c+3472,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln alignicerr", false,-1, 2,0);
        tracep->declBus(c+3473,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln firstbrtag_hash", false,-1, 8,0);
        tracep->declBus(c+3474,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln secondbrtag_hash", false,-1, 8,0);
        tracep->declBus(c+3475,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln thirdbrtag_hash", false,-1, 8,0);
        tracep->declBus(c+3476,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln fourthbrtag_hash", false,-1, 8,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln wrpff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8768,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln wrpff din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln wrpff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln wrpff rst_l", false,-1);
        tracep->declBus(c+3388,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln wrpff dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln rdpff WIDTH", false,-1, 31,0);
        tracep->declBus(c+3390,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln rdpff din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln rdpff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln rdpff rst_l", false,-1);
        tracep->declBus(c+3389,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln rdpff dout", false,-1, 1,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2offsetff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8769,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2offsetff din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2offsetff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2offsetff rst_l", false,-1);
        tracep->declBus(c+3406,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2offsetff dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1offsetff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8770,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1offsetff din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1offsetff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1offsetff rst_l", false,-1);
        tracep->declBus(c+3408,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1offsetff dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0offsetff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8771,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0offsetff din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0offsetff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0offsetff rst_l", false,-1);
        tracep->declBus(c+3410,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0offsetff dout", false,-1, 2,0);
        tracep->declBus(c+11169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc2ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc2ff OVERRIDE", false,-1, 31,0);
        tracep->declQuad(c+10708,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc2ff din", false,-1, 50,0);
        tracep->declBit(c+10710,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc2ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc2ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc2ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc2ff scan_mode", false,-1);
        tracep->declQuad(c+3446,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc2ff dout", false,-1, 50,0);
        tracep->declBit(c+11170,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc2ff l1clk", false,-1);
        tracep->declBus(c+11169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc2ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declQuad(c+10708,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc2ff genblock dff din", false,-1, 50,0);
        tracep->declBit(c+10710,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc2ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc2ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc2ff genblock dff rst_l", false,-1);
        tracep->declQuad(c+3446,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc2ff genblock dff dout", false,-1, 50,0);
        tracep->declBus(c+11169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc2ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declQuad(c+8772,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc2ff genblock dff dffs din", false,-1, 50,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc2ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc2ff genblock dff dffs rst_l", false,-1);
        tracep->declQuad(c+3446,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc2ff genblock dff dffs dout", false,-1, 50,0);
        tracep->declBus(c+11169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1ff OVERRIDE", false,-1, 31,0);
        tracep->declQuad(c+10708,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1ff din", false,-1, 50,0);
        tracep->declBit(c+10711,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1ff scan_mode", false,-1);
        tracep->declQuad(c+3448,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1ff dout", false,-1, 50,0);
        tracep->declBit(c+11171,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1ff l1clk", false,-1);
        tracep->declBus(c+11169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declQuad(c+10708,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1ff genblock dff din", false,-1, 50,0);
        tracep->declBit(c+10711,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1ff genblock dff rst_l", false,-1);
        tracep->declQuad(c+3448,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1ff genblock dff dout", false,-1, 50,0);
        tracep->declBus(c+11169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declQuad(c+8774,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1ff genblock dff dffs din", false,-1, 50,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1ff genblock dff dffs rst_l", false,-1);
        tracep->declQuad(c+3448,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc1ff genblock dff dffs dout", false,-1, 50,0);
        tracep->declBus(c+11169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0ff OVERRIDE", false,-1, 31,0);
        tracep->declQuad(c+10708,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0ff din", false,-1, 50,0);
        tracep->declBit(c+10712,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0ff scan_mode", false,-1);
        tracep->declQuad(c+3450,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0ff dout", false,-1, 50,0);
        tracep->declBit(c+11172,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0ff l1clk", false,-1);
        tracep->declBus(c+11169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declQuad(c+10708,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0ff genblock dff din", false,-1, 50,0);
        tracep->declBit(c+10712,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0ff genblock dff rst_l", false,-1);
        tracep->declQuad(c+3450,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0ff genblock dff dout", false,-1, 50,0);
        tracep->declBus(c+11169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declQuad(c+8776,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0ff genblock dff dffs din", false,-1, 50,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0ff genblock dff dffs rst_l", false,-1);
        tracep->declQuad(c+3450,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln misc0ff genblock dff dffs dout", false,-1, 50,0);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata2ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata2ff OVERRIDE", false,-1, 31,0);
        tracep->declQuad(c+3456,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata2ff din", false,-1, 63,0);
        tracep->declBit(c+10710,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata2ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata2ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata2ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata2ff scan_mode", false,-1);
        tracep->declQuad(c+3458,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata2ff dout", false,-1, 63,0);
        tracep->declBit(c+11173,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata2ff l1clk", false,-1);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata2ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declQuad(c+3456,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata2ff genblock dff din", false,-1, 63,0);
        tracep->declBit(c+10710,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata2ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata2ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata2ff genblock dff rst_l", false,-1);
        tracep->declQuad(c+3458,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata2ff genblock dff dout", false,-1, 63,0);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata2ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declQuad(c+8778,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata2ff genblock dff dffs din", false,-1, 63,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata2ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata2ff genblock dff dffs rst_l", false,-1);
        tracep->declQuad(c+3458,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata2ff genblock dff dffs dout", false,-1, 63,0);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1ff OVERRIDE", false,-1, 31,0);
        tracep->declQuad(c+3456,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1ff din", false,-1, 63,0);
        tracep->declBit(c+10711,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1ff scan_mode", false,-1);
        tracep->declQuad(c+3460,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1ff dout", false,-1, 63,0);
        tracep->declBit(c+11174,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1ff l1clk", false,-1);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declQuad(c+3456,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1ff genblock dff din", false,-1, 63,0);
        tracep->declBit(c+10711,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1ff genblock dff rst_l", false,-1);
        tracep->declQuad(c+3460,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1ff genblock dff dout", false,-1, 63,0);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declQuad(c+8780,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1ff genblock dff dffs din", false,-1, 63,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1ff genblock dff dffs rst_l", false,-1);
        tracep->declQuad(c+3460,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata1ff genblock dff dffs dout", false,-1, 63,0);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0ff OVERRIDE", false,-1, 31,0);
        tracep->declQuad(c+3456,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0ff din", false,-1, 63,0);
        tracep->declBit(c+10712,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0ff scan_mode", false,-1);
        tracep->declQuad(c+3462,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0ff dout", false,-1, 63,0);
        tracep->declBit(c+11175,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0ff l1clk", false,-1);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declQuad(c+3456,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0ff genblock dff din", false,-1, 63,0);
        tracep->declBit(c+10712,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0ff genblock dff rst_l", false,-1);
        tracep->declQuad(c+3462,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0ff genblock dff dout", false,-1, 63,0);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declQuad(c+8782,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0ff genblock dff dffs din", false,-1, 63,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0ff genblock dff dffs rst_l", false,-1);
        tracep->declQuad(c+3462,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln brdata0ff genblock dff dffs dout", false,-1, 63,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pcff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pcff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2213,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pcff din", false,-1, 30,0);
        tracep->declBit(c+10706,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pcff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pcff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pcff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pcff scan_mode", false,-1);
        tracep->declBus(c+3283,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pcff dout", false,-1, 30,0);
        tracep->declBit(c+11176,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pcff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pcff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2213,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pcff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+10706,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pcff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pcff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pcff genblock dff rst_l", false,-1);
        tracep->declBus(c+3283,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pcff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pcff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8784,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pcff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pcff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pcff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+3283,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2pcff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pcff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pcff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+8764,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pcff din", false,-1, 30,0);
        tracep->declBit(c+8767,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pcff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pcff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pcff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pcff scan_mode", false,-1);
        tracep->declBus(c+3284,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pcff dout", false,-1, 30,0);
        tracep->declBit(c+11177,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pcff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pcff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8764,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pcff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+8767,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pcff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pcff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pcff genblock dff rst_l", false,-1);
        tracep->declBus(c+3284,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pcff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pcff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8785,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pcff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pcff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pcff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+3284,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1pcff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pcff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pcff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+8765,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pcff din", false,-1, 30,0);
        tracep->declBit(c+8766,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pcff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pcff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pcff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pcff scan_mode", false,-1);
        tracep->declBus(c+2014,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pcff dout", false,-1, 30,0);
        tracep->declBit(c+11178,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pcff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pcff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8765,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pcff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+8766,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pcff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pcff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pcff genblock dff rst_l", false,-1);
        tracep->declBus(c+2014,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pcff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pcff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8786,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pcff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pcff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pcff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2014,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0pcff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2valff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8761,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2valff din", false,-1, 7,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2valff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2valff rst_l", false,-1);
        tracep->declBus(c+3278,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f2valff dout", false,-1, 7,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1valff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8762,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1valff din", false,-1, 7,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1valff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1valff rst_l", false,-1);
        tracep->declBus(c+3279,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f1valff dout", false,-1, 7,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0valff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8763,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0valff din", false,-1, 7,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0valff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0valff rst_l", false,-1);
        tracep->declBus(c+3280,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln f0valff dout", false,-1, 7,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2parityff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2parityff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+10738,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2parityff din", false,-1, 7,0);
        tracep->declBit(c+10710,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2parityff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2parityff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2parityff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2parityff scan_mode", false,-1);
        tracep->declBus(c+3441,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2parityff dout", false,-1, 7,0);
        tracep->declBit(c+11179,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2parityff l1clk", false,-1);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2parityff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10738,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2parityff genblock dff din", false,-1, 7,0);
        tracep->declBit(c+10710,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2parityff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2parityff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2parityff genblock dff rst_l", false,-1);
        tracep->declBus(c+3441,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2parityff genblock dff dout", false,-1, 7,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2parityff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8803,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2parityff genblock dff dffs din", false,-1, 7,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2parityff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2parityff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+3441,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2parityff genblock dff dffs dout", false,-1, 7,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+10738,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityff din", false,-1, 7,0);
        tracep->declBit(c+10711,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityff scan_mode", false,-1);
        tracep->declBus(c+3440,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityff dout", false,-1, 7,0);
        tracep->declBit(c+11180,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityff l1clk", false,-1);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10738,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityff genblock dff din", false,-1, 7,0);
        tracep->declBit(c+10711,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityff genblock dff rst_l", false,-1);
        tracep->declBus(c+3440,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityff genblock dff dout", false,-1, 7,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8804,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityff genblock dff dffs din", false,-1, 7,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+3440,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1parityff genblock dff dffs dout", false,-1, 7,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+10738,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityff din", false,-1, 7,0);
        tracep->declBit(c+10712,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityff scan_mode", false,-1);
        tracep->declBus(c+3439,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityff dout", false,-1, 7,0);
        tracep->declBit(c+11181,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityff l1clk", false,-1);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10738,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityff genblock dff din", false,-1, 7,0);
        tracep->declBit(c+10712,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityff genblock dff rst_l", false,-1);
        tracep->declBus(c+3439,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityff genblock dff dout", false,-1, 7,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8805,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityff genblock dff dffs din", false,-1, 7,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+3439,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0parityff genblock dff dffs dout", false,-1, 7,0);
        tracep->declBus(c+11182,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2ff OVERRIDE", false,-1, 31,0);
        tracep->declArray(c+10734,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2ff din", false,-1, 127,0);
        tracep->declBit(c+10710,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2ff scan_mode", false,-1);
        tracep->declArray(c+3391,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2ff dout", false,-1, 127,0);
        tracep->declBit(c+11183,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2ff l1clk", false,-1);
        tracep->declBus(c+11182,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declArray(c+10734,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2ff genblock dff din", false,-1, 127,0);
        tracep->declBit(c+10710,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2ff genblock dff rst_l", false,-1);
        tracep->declArray(c+3391,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2ff genblock dff dout", false,-1, 127,0);
        tracep->declBus(c+11182,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declArray(c+8806,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2ff genblock dff dffs din", false,-1, 127,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2ff genblock dff dffs rst_l", false,-1);
        tracep->declArray(c+3391,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q2ff genblock dff dffs dout", false,-1, 127,0);
        tracep->declBus(c+11182,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1ff OVERRIDE", false,-1, 31,0);
        tracep->declArray(c+10734,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1ff din", false,-1, 127,0);
        tracep->declBit(c+10711,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1ff scan_mode", false,-1);
        tracep->declArray(c+3395,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1ff dout", false,-1, 127,0);
        tracep->declBit(c+11184,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1ff l1clk", false,-1);
        tracep->declBus(c+11182,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declArray(c+10734,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1ff genblock dff din", false,-1, 127,0);
        tracep->declBit(c+10711,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1ff genblock dff rst_l", false,-1);
        tracep->declArray(c+3395,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1ff genblock dff dout", false,-1, 127,0);
        tracep->declBus(c+11182,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declArray(c+8810,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1ff genblock dff dffs din", false,-1, 127,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1ff genblock dff dffs rst_l", false,-1);
        tracep->declArray(c+3395,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q1ff genblock dff dffs dout", false,-1, 127,0);
        tracep->declBus(c+11182,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0ff OVERRIDE", false,-1, 31,0);
        tracep->declArray(c+10734,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0ff din", false,-1, 127,0);
        tracep->declBit(c+10712,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0ff scan_mode", false,-1);
        tracep->declArray(c+3399,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0ff dout", false,-1, 127,0);
        tracep->declBit(c+11185,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0ff l1clk", false,-1);
        tracep->declBus(c+11182,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declArray(c+10734,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0ff genblock dff din", false,-1, 127,0);
        tracep->declBit(c+10712,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0ff genblock dff rst_l", false,-1);
        tracep->declArray(c+3399,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0ff genblock dff dout", false,-1, 127,0);
        tracep->declBus(c+11182,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declArray(c+8814,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0ff genblock dff dffs din", false,-1, 127,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0ff genblock dff dffs rst_l", false,-1);
        tracep->declArray(c+3399,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln q0ff genblock dff dffs dout", false,-1, 127,0);
        tracep->declBus(c+2014,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln firsthash pc", false,-1, 31,1);
        tracep->declBus(c+3373,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln firsthash hash", false,-1, 5,4);
        tracep->declBus(c+3322,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln secondhash pc", false,-1, 31,1);
        tracep->declBus(c+3374,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln secondhash hash", false,-1, 5,4);
        tracep->declBus(c+3323,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln thirdhash pc", false,-1, 31,1);
        tracep->declBus(c+3375,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln thirdhash hash", false,-1, 5,4);
        tracep->declBus(c+3324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln fourthhash pc", false,-1, 31,1);
        tracep->declBus(c+3376,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln fourthhash hash", false,-1, 5,4);
        tracep->declBus(c+2014,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln first_brhash pc", false,-1, 31,1);
        tracep->declBus(c+3473,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln first_brhash hash", false,-1, 8,0);
        tracep->declBus(c+3322,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln second_brhash pc", false,-1, 31,1);
        tracep->declBus(c+3474,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln second_brhash hash", false,-1, 8,0);
        tracep->declBus(c+3323,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln third_brhash pc", false,-1, 31,1);
        tracep->declBus(c+3475,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln third_brhash hash", false,-1, 8,0);
        tracep->declBus(c+3324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln fourth_brhash pc", false,-1, 31,1);
        tracep->declBus(c+3476,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln fourth_brhash hash", false,-1, 8,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_any_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_any_ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+3383,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_any_ff din", false,-1, 15,0);
        tracep->declBit(c+3384,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_any_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_any_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_any_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_any_ff scan_mode", false,-1);
        tracep->declBus(c+2067,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_any_ff dout", false,-1, 15,0);
        tracep->declBit(c+11186,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_any_ff l1clk", false,-1);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_any_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+3383,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_any_ff genblock dff din", false,-1, 15,0);
        tracep->declBit(c+3384,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_any_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_any_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_any_ff genblock dff rst_l", false,-1);
        tracep->declBus(c+2067,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_any_ff genblock dff dout", false,-1, 15,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_any_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3477,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_any_ff genblock dff dffs din", false,-1, 15,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_any_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_any_ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2067,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_any_ff genblock dff dffs dout", false,-1, 15,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_lockout_any_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+3385,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_lockout_any_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_lockout_any_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_lockout_any_ff rst_l", false,-1);
        tracep->declBus(c+3386,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln illegal_lockout_any_ff dout", false,-1, 0,0);
        tracep->declBus(c+2195,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 din", false,-1, 15,0);
        tracep->declBus(c+3294,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 dout", false,-1, 31,0);
        tracep->declBit(c+3380,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 legal", false,-1);
        tracep->declBus(c+2195,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 i", false,-1, 15,0);
        tracep->declBus(c+3478,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 o", false,-1, 31,0);
        tracep->declBus(c+3479,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 l1", false,-1, 31,0);
        tracep->declBus(c+3480,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 l2", false,-1, 31,0);
        tracep->declBus(c+3481,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 l3", false,-1, 31,0);
        tracep->declBus(c+3482,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 rs2d", false,-1, 4,0);
        tracep->declBus(c+3483,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 rdd", false,-1, 4,0);
        tracep->declBus(c+3484,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 rdpd", false,-1, 4,0);
        tracep->declBus(c+3485,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 rs2pd", false,-1, 4,0);
        tracep->declBit(c+3486,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 rdrd", false,-1);
        tracep->declBit(c+3487,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 rdrs1", false,-1);
        tracep->declBit(c+3488,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 rs2rs2", false,-1);
        tracep->declBit(c+3489,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 rdprd", false,-1);
        tracep->declBit(c+3490,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 rdprs1", false,-1);
        tracep->declBit(c+3491,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 rs2prs2", false,-1);
        tracep->declBit(c+3492,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 rs2prd", false,-1);
        tracep->declBit(c+3493,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 uimm9_2", false,-1);
        tracep->declBit(c+3494,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 ulwimm6_2", false,-1);
        tracep->declBit(c+3495,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 ulwspimm7_2", false,-1);
        tracep->declBit(c+3496,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 rdeq2", false,-1);
        tracep->declBit(c+3497,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 rdeq1", false,-1);
        tracep->declBit(c+3498,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 rs1eq2", false,-1);
        tracep->declBit(c+3499,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 sbroffset8_1", false,-1);
        tracep->declBit(c+3496,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 simm9_4", false,-1);
        tracep->declBit(c+3500,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 simm5_0", false,-1);
        tracep->declBit(c+3501,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 sjaloffset11_1", false,-1);
        tracep->declBit(c+3502,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 sluimm17_12", false,-1);
        tracep->declBit(c+3503,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 uimm5_0", false,-1);
        tracep->declBit(c+3504,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 uswimm6_2", false,-1);
        tracep->declBit(c+3505,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 uswspimm7_2", false,-1);
        tracep->declBus(c+3506,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 simm5d", false,-1, 5,0);
        tracep->declBus(c+3507,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 uimm9d", false,-1, 9,2);
        tracep->declBus(c+3508,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 simm9d", false,-1, 9,4);
        tracep->declBus(c+3509,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 ulwimm6d", false,-1, 6,2);
        tracep->declBus(c+3510,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 ulwspimm7d", false,-1, 7,2);
        tracep->declBus(c+3511,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 uimm5d", false,-1, 5,0);
        tracep->declBus(c+3512,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 sjald", false,-1, 20,1);
        tracep->declBus(c+3513,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 sluimmd", false,-1, 31,12);
        tracep->declBus(c+3514,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 sbr8d", false,-1, 8,1);
        tracep->declBus(c+3515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 uswimm6d", false,-1, 6,2);
        tracep->declBus(c+3516,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress0 uswspimm7d", false,-1, 7,2);
        tracep->declBus(c+3517,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 din", false,-1, 15,0);
        tracep->declBus(c+3295,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 dout", false,-1, 31,0);
        tracep->declBit(c+3381,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 legal", false,-1);
        tracep->declBus(c+3517,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 i", false,-1, 15,0);
        tracep->declBus(c+3518,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 o", false,-1, 31,0);
        tracep->declBus(c+3519,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 l1", false,-1, 31,0);
        tracep->declBus(c+3520,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 l2", false,-1, 31,0);
        tracep->declBus(c+3521,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 l3", false,-1, 31,0);
        tracep->declBus(c+3522,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 rs2d", false,-1, 4,0);
        tracep->declBus(c+3523,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 rdd", false,-1, 4,0);
        tracep->declBus(c+3524,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 rdpd", false,-1, 4,0);
        tracep->declBus(c+3525,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 rs2pd", false,-1, 4,0);
        tracep->declBit(c+3526,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 rdrd", false,-1);
        tracep->declBit(c+3527,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 rdrs1", false,-1);
        tracep->declBit(c+3528,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 rs2rs2", false,-1);
        tracep->declBit(c+3529,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 rdprd", false,-1);
        tracep->declBit(c+3530,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 rdprs1", false,-1);
        tracep->declBit(c+3531,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 rs2prs2", false,-1);
        tracep->declBit(c+3532,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 rs2prd", false,-1);
        tracep->declBit(c+3533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 uimm9_2", false,-1);
        tracep->declBit(c+3534,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 ulwimm6_2", false,-1);
        tracep->declBit(c+3535,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 ulwspimm7_2", false,-1);
        tracep->declBit(c+3536,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 rdeq2", false,-1);
        tracep->declBit(c+3537,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 rdeq1", false,-1);
        tracep->declBit(c+3538,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 rs1eq2", false,-1);
        tracep->declBit(c+3539,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 sbroffset8_1", false,-1);
        tracep->declBit(c+3536,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 simm9_4", false,-1);
        tracep->declBit(c+3540,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 simm5_0", false,-1);
        tracep->declBit(c+3541,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 sjaloffset11_1", false,-1);
        tracep->declBit(c+3542,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 sluimm17_12", false,-1);
        tracep->declBit(c+3543,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 uimm5_0", false,-1);
        tracep->declBit(c+3544,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 uswimm6_2", false,-1);
        tracep->declBit(c+3545,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 uswspimm7_2", false,-1);
        tracep->declBus(c+3546,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 simm5d", false,-1, 5,0);
        tracep->declBus(c+3547,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 uimm9d", false,-1, 9,2);
        tracep->declBus(c+3548,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 simm9d", false,-1, 9,4);
        tracep->declBus(c+3549,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 ulwimm6d", false,-1, 6,2);
        tracep->declBus(c+3550,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 ulwspimm7d", false,-1, 7,2);
        tracep->declBus(c+3551,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 uimm5d", false,-1, 5,0);
        tracep->declBus(c+3552,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 sjald", false,-1, 20,1);
        tracep->declBus(c+3553,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 sluimmd", false,-1, 31,12);
        tracep->declBus(c+3554,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 sbr8d", false,-1, 8,1);
        tracep->declBus(c+3555,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 uswimm6d", false,-1, 6,2);
        tracep->declBus(c+3556,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress1 uswspimm7d", false,-1, 7,2);
        tracep->declBus(c+3557,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 din", false,-1, 15,0);
        tracep->declBus(c+3296,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 dout", false,-1, 31,0);
        tracep->declBit(c+3382,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 legal", false,-1);
        tracep->declBus(c+3557,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 i", false,-1, 15,0);
        tracep->declBus(c+3558,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 o", false,-1, 31,0);
        tracep->declBus(c+3559,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 l1", false,-1, 31,0);
        tracep->declBus(c+3560,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 l2", false,-1, 31,0);
        tracep->declBus(c+3561,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 l3", false,-1, 31,0);
        tracep->declBus(c+3562,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 rs2d", false,-1, 4,0);
        tracep->declBus(c+3563,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 rdd", false,-1, 4,0);
        tracep->declBus(c+3564,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 rdpd", false,-1, 4,0);
        tracep->declBus(c+3565,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 rs2pd", false,-1, 4,0);
        tracep->declBit(c+3566,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 rdrd", false,-1);
        tracep->declBit(c+3567,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 rdrs1", false,-1);
        tracep->declBit(c+3568,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 rs2rs2", false,-1);
        tracep->declBit(c+3569,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 rdprd", false,-1);
        tracep->declBit(c+3570,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 rdprs1", false,-1);
        tracep->declBit(c+3571,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 rs2prs2", false,-1);
        tracep->declBit(c+3572,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 rs2prd", false,-1);
        tracep->declBit(c+3573,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 uimm9_2", false,-1);
        tracep->declBit(c+3574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 ulwimm6_2", false,-1);
        tracep->declBit(c+3575,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 ulwspimm7_2", false,-1);
        tracep->declBit(c+3576,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 rdeq2", false,-1);
        tracep->declBit(c+3577,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 rdeq1", false,-1);
        tracep->declBit(c+3578,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 rs1eq2", false,-1);
        tracep->declBit(c+3579,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 sbroffset8_1", false,-1);
        tracep->declBit(c+3576,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 simm9_4", false,-1);
        tracep->declBit(c+3580,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 simm5_0", false,-1);
        tracep->declBit(c+3581,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 sjaloffset11_1", false,-1);
        tracep->declBit(c+3582,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 sluimm17_12", false,-1);
        tracep->declBit(c+3583,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 uimm5_0", false,-1);
        tracep->declBit(c+3584,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 uswimm6_2", false,-1);
        tracep->declBit(c+3585,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 uswspimm7_2", false,-1);
        tracep->declBus(c+3586,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 simm5d", false,-1, 5,0);
        tracep->declBus(c+3587,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 uimm9d", false,-1, 9,2);
        tracep->declBus(c+3588,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 simm9d", false,-1, 9,4);
        tracep->declBus(c+3589,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 ulwimm6d", false,-1, 6,2);
        tracep->declBus(c+3590,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 ulwspimm7d", false,-1, 7,2);
        tracep->declBus(c+3591,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 uimm5d", false,-1, 5,0);
        tracep->declBus(c+3592,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 sjald", false,-1, 20,1);
        tracep->declBus(c+3593,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 sluimmd", false,-1, 31,12);
        tracep->declBus(c+3594,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 sbr8d", false,-1, 8,1);
        tracep->declBus(c+3595,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 uswimm6d", false,-1, 6,2);
        tracep->declBus(c+3596,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln compress2 uswspimm7d", false,-1, 7,2);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ic_par_error[0] pchk WIDTH", false,-1, 31,0);
        tracep->declBus(c+3597,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ic_par_error[0] pchk data_in", false,-1, 15,0);
        tracep->declBit(c+3598,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ic_par_error[0] pchk parity_in", false,-1);
        tracep->declBit(c+3599,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ic_par_error[0] pchk parity_err", false,-1);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ic_par_error[1] pchk WIDTH", false,-1, 31,0);
        tracep->declBus(c+3600,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ic_par_error[1] pchk data_in", false,-1, 15,0);
        tracep->declBit(c+3601,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ic_par_error[1] pchk parity_in", false,-1);
        tracep->declBit(c+3602,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ic_par_error[1] pchk parity_err", false,-1);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ic_par_error[2] pchk WIDTH", false,-1, 31,0);
        tracep->declBus(c+3603,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ic_par_error[2] pchk data_in", false,-1, 15,0);
        tracep->declBit(c+3604,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ic_par_error[2] pchk parity_in", false,-1);
        tracep->declBit(c+3605,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ic_par_error[2] pchk parity_err", false,-1);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ic_par_error[3] pchk WIDTH", false,-1, 31,0);
        tracep->declBus(c+3606,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ic_par_error[3] pchk data_in", false,-1, 15,0);
        tracep->declBit(c+3607,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ic_par_error[3] pchk parity_in", false,-1);
        tracep->declBit(c+3608,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu aln ic_par_error[3] pchk parity_err", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl clk", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl free_clk", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl active_clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl rst_l", false,-1);
        tracep->declBit(c+2018,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl exu_flush_final", false,-1);
        tracep->declBit(c+9934,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl dec_tlu_flush_err_wb", false,-1);
        tracep->declBus(c+2215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl fetch_addr_f1", false,-1, 31,1);
        tracep->declBit(c+2214,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifc_fetch_uncacheable_f1", false,-1);
        tracep->declBit(c+9950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifc_fetch_req_f1", false,-1);
        tracep->declBit(c+2230,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifc_fetch_req_f1_raw", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifc_iccm_access_f1", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifc_region_acc_fault_f1", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifc_dma_access_ok", false,-1);
        tracep->declBit(c+9935,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl dec_tlu_fence_i_wb", false,-1);
        tracep->declBus(c+3609,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_icache_error_index", false,-1, 16,6);
        tracep->declBit(c+2234,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_icache_error_val", false,-1);
        tracep->declBit(c+2235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_icache_sb_error_val", false,-1);
        tracep->declBus(c+2222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_bp_inst_mask_f2", false,-1, 7,1);
        tracep->declBit(c+2009,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_miss_state_idle", false,-1);
        tracep->declBit(c+2218,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_ic_mb_empty", false,-1);
        tracep->declBit(c+7555,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_dma_active", false,-1);
        tracep->declBit(c+2216,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_write_stall", false,-1);
        tracep->declBit(c+2188,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_pmu_ic_miss", false,-1);
        tracep->declBit(c+2189,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_pmu_ic_hit", false,-1);
        tracep->declBit(c+2190,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_pmu_bus_error", false,-1);
        tracep->declBit(c+2191,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_pmu_bus_busy", false,-1);
        tracep->declBit(c+2192,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_pmu_bus_trxn", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_awvalid", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_awready", false,-1);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_awid", false,-1, 2,0);
        tracep->declBus(c+10987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_awaddr", false,-1, 31,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_awregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_awlen", false,-1, 7,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_awsize", false,-1, 2,0);
        tracep->declBus(c+10939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_awburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_awlock", false,-1);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_awcache", false,-1, 3,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_awprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_awqos", false,-1, 3,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_wvalid", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_wready", false,-1);
        tracep->declQuad(c+11074,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_wdata", false,-1, 63,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_wstrb", false,-1, 7,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_wlast", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_bvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_bready", false,-1);
        tracep->declBus(c+10939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_bresp", false,-1, 1,0);
        tracep->declBus(c+10944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_bid", false,-1, 2,0);
        tracep->declBit(c+1912,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_arvalid", false,-1);
        tracep->declBit(c+173,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_arready", false,-1);
        tracep->declBus(c+1910,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_arid", false,-1, 2,0);
        tracep->declBus(c+1909,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_araddr", false,-1, 31,0);
        tracep->declBus(c+1911,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_arregion", false,-1, 3,0);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_arlen", false,-1, 7,0);
        tracep->declBus(c+10977,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_arsize", false,-1, 2,0);
        tracep->declBus(c+10972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_arburst", false,-1, 1,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_arlock", false,-1);
        tracep->declBus(c+10973,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_arcache", false,-1, 3,0);
        tracep->declBus(c+10975,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_arprot", false,-1, 2,0);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_arqos", false,-1, 3,0);
        tracep->declBit(c+179,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_rvalid", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_rready", false,-1);
        tracep->declBus(c+176,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_rid", false,-1, 2,0);
        tracep->declQuad(c+174,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_rdata", false,-1, 63,0);
        tracep->declBus(c+178,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_rresp", false,-1, 1,0);
        tracep->declBit(c+177,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_rlast", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_bus_clk_en", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl dma_iccm_req", false,-1);
        tracep->declBus(c+2127,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl dma_mem_addr", false,-1, 31,0);
        tracep->declBus(c+2128,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl dma_mem_sz", false,-1, 2,0);
        tracep->declBit(c+2129,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl dma_mem_write", false,-1);
        tracep->declQuad(c+2130,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl dma_mem_wdata", false,-1, 63,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl iccm_dma_ecc_error", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl iccm_dma_rvalid", false,-1);
        tracep->declQuad(c+11074,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl iccm_dma_rdata", false,-1, 63,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl iccm_ready", false,-1);
        tracep->declBus(c+1946,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_rw_addr", false,-1, 31,2);
        tracep->declBus(c+1947,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_wr_en", false,-1, 3,0);
        tracep->declBit(c+9931,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_rd_en", false,-1);
        tracep->declArray(c+1954,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_wr_data", false,-1, 67,0);
        tracep->declArray(c+10729,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_rd_data", false,-1, 135,0);
        tracep->declBus(c+10756,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ictag_debug_rd_data", false,-1, 20,0);
        tracep->declQuad(c+1957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_debug_wr_data", false,-1, 33,0);
        tracep->declQuad(c+1969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_ic_debug_rd_data", false,-1, 33,0);
        tracep->declBus(c+1949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_debug_addr", false,-1, 15,2);
        tracep->declBit(c+1950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_debug_rd_en", false,-1);
        tracep->declBit(c+1951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_debug_wr_en", false,-1);
        tracep->declBit(c+1952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_debug_tag_array", false,-1);
        tracep->declBus(c+1953,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_debug_way", false,-1, 3,0);
        tracep->declBus(c+1948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_tag_valid", false,-1, 3,0);
        tracep->declBus(c+10687,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_rd_hit", false,-1, 3,0);
        tracep->declBit(c+10755,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_tag_perr", false,-1);
        tracep->declBit(c+10689,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_hit_f2", false,-1);
        tracep->declBit(c+1963,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_crit_wd_rdy", false,-1);
        tracep->declBus(c+2217,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_access_fault_f2", false,-1, 7,0);
        tracep->declBit(c+10815,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_rd_parity_final_err", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl iccm_rd_ecc_single_err", false,-1);
        tracep->declBus(c+10974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl iccm_rd_ecc_double_err", false,-1, 7,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl iccm_dma_sb_error", false,-1);
        tracep->declBus(c+10688,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_fetch_val_f2", false,-1, 7,0);
        tracep->declArray(c+10734,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_data_f2", false,-1, 127,0);
        tracep->declBus(c+10738,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_error_f2", false,-1, 7,0);
        tracep->declBit(c+2232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_icache_fetch_f2", false,-1);
        tracep->declArray(c+1959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_premux_data", false,-1, 127,0);
        tracep->declBit(c+1963,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_sel_premux_data", false,-1);
        tracep->declQuad(c+1972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl dec_tlu_ic_diag_pkt", false,-1, 52,0);
        tracep->declBit(c+1966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl dec_tlu_core_ecc_disable", false,-1);
        tracep->declBit(c+1971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_ic_debug_rd_data_valid", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scan_mode", false,-1);
        tracep->declBus(c+10956,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl TOTAL_INT", false,-1, 31,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DCCM_BITS", false,-1, 31,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DCCM_BANK_BITS", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DCCM_NUM_BANKS", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DCCM_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11077,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DCCM_FDATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DCCM_BYTE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10943,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DCCM_ECC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl LSU_RDBUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DMA_BUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl LSU_STBUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl LSU_SB_BITS", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DEC_INSTBUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+11078,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ICCM_SIZE", false,-1, 31,0);
        tracep->declBus(c+11079,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ICCM_BITS", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ICCM_NUM_BANKS", false,-1, 31,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ICCM_BANK_BITS", false,-1, 31,0);
        tracep->declBus(c+10961,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ICCM_INDEX_BITS", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ICCM_BANK_HI", false,-1, 31,0);
        tracep->declBus(c+10959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ICACHE_TAG_HIGH", false,-1, 31,0);
        tracep->declBus(c+10954,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ICACHE_TAG_LOW", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ICACHE_IC_DEPTH", false,-1, 31,0);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ICACHE_TAG_DEPTH", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl LSU_BUS_TAG", false,-1, 31,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DMA_BUS_TAG", false,-1, 31,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl SB_BUS_TAG", false,-1, 31,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl IFU_BUS_TAG", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl NUM_OF_BEATS", false,-1, 31,0);
        tracep->declBus(c+3610,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_ic_req_addr_f2", false,-1, 31,3);
        tracep->declBit(c+10713,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl uncacheable_miss_in", false,-1);
        tracep->declBit(c+3611,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl uncacheable_miss_ff", false,-1);
        tracep->declBit(c+3612,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_wr_en_new", false,-1);
        tracep->declBit(c+3613,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_wr_en_new_q", false,-1);
        tracep->declQuad(c+3614,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_wr_data_new", false,-1, 63,0);
        tracep->declBit(c+3612,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ifu_wr_en_new", false,-1);
        tracep->declBit(c+3613,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ifu_wr_en_new_q", false,-1);
        tracep->declBit(c+3616,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ifu_wr_en_new_wo_err", false,-1);
        tracep->declQuad(c+3614,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ifu_wr_data_new", false,-1, 63,0);
        tracep->declBus(c+1947,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ic_wr_en", false,-1, 3,0);
        tracep->declBit(c+3617,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl reset_tag_valid_for_miss", false,-1);
        tracep->declBus(c+3618,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl way_status", false,-1, 2,0);
        tracep->declBus(c+3619,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl way_status_mb_in", false,-1, 2,0);
        tracep->declBus(c+3620,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl way_status_rep_new", false,-1, 2,0);
        tracep->declBus(c+3621,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl way_status_mb_ff", false,-1, 2,0);
        tracep->declBus(c+8787,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl way_status_new", false,-1, 2,0);
        tracep->declBus(c+8788,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl way_status_hit_new", false,-1, 2,0);
        tracep->declBus(c+10714,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl way_status_new_w_debug", false,-1, 2,0);
        tracep->declBus(c+3622,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tagv_mb_in", false,-1, 3,0);
        tracep->declBus(c+3623,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tagv_mb_ff", false,-1, 3,0);
        tracep->declBit(c+3624,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_wr_data_comb_err", false,-1);
        tracep->declBit(c+3624,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_wr_data_error", false,-1);
        tracep->declBus(c+3625,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_byp_data_err", false,-1, 7,0);
        tracep->declBit(c+3626,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_wr_cumulative_err_data", false,-1);
        tracep->declBit(c+8789,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_wr_cumulative_err", false,-1);
        tracep->declBit(c+3627,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_wr_data_comb_err_ff", false,-1);
        tracep->declBit(c+11187,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl write_even_beat", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifc_dma_access_q_ok", false,-1);
        tracep->declBit(c+3628,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifc_iccm_access_f2", false,-1);
        tracep->declBit(c+3629,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifc_region_acc_fault_f2", false,-1);
        tracep->declBus(c+3630,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifc_bus_acc_fault_f2", false,-1, 7,0);
        tracep->declBit(c+10715,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_act_miss_f2", false,-1);
        tracep->declBit(c+10716,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_miss_under_miss_f2", false,-1);
        tracep->declBit(c+10717,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_act_hit_f2", false,-1);
        tracep->declBit(c+3631,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl miss_pending", false,-1);
        tracep->declBus(c+8790,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_in", false,-1, 31,1);
        tracep->declBus(c+3632,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_ff", false,-1, 31,1);
        tracep->declBit(c+3633,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl flush_final_f2", false,-1);
        tracep->declBit(c+3634,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifc_fetch_req_f2", false,-1);
        tracep->declBit(c+3635,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifc_fetch_req_f2_raw", false,-1);
        tracep->declBit(c+10718,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl fetch_req_f2_qual", false,-1);
        tracep->declBit(c+7571,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifc_fetch_req_qual_f1", false,-1);
        tracep->declBus(c+3636,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl replace_way_mb_any", false,-1, 3,0);
        tracep->declBit(c+3637,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl last_beat", false,-1);
        tracep->declBit(c+10719,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl reset_beat_cnt", false,-1);
        tracep->declBus(c+1910,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl req_addr_count", false,-1, 2,0);
        tracep->declBus(c+1910,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_req_addr_bits_5_3", false,-1, 5,3);
        tracep->declBus(c+3638,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_wr_addr_bits_5_3", false,-1, 5,3);
        tracep->declBus(c+3639,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_fetch_addr_int_f2", false,-1, 31,1);
        tracep->declBus(c+3640,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_ic_rw_int_addr", false,-1, 31,1);
        tracep->declBit(c+3641,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_crit_wd_rdy_in", false,-1);
        tracep->declBit(c+3642,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl crit_wd_byp_ok_ff", false,-1);
        tracep->declBit(c+1963,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_crit_wd_rdy_ff", false,-1);
        tracep->declBit(c+3643,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_byp_hit_f2", false,-1);
        tracep->declBit(c+3644,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_valid", false,-1);
        tracep->declBit(c+3645,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_valid_ff", false,-1);
        tracep->declBit(c+3646,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl reset_all_tags", false,-1);
        tracep->declBit(c+3647,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_valid_w_debug", false,-1);
        tracep->declBus(c+3648,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_tag_wren", false,-1, 3,0);
        tracep->declBus(c+3649,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_tag_wren_ff", false,-1, 3,0);
        tracep->declBus(c+3650,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_debug_tag_wr_en", false,-1, 3,0);
        tracep->declBus(c+3651,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_tag_wren_w_debug", false,-1, 3,0);
        tracep->declBus(c+3652,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_debug_way_ff", false,-1, 3,0);
        tracep->declBit(c+3653,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_debug_rd_en_ff", false,-1);
        tracep->declBit(c+11188,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl write_bypass_data", false,-1);
        tracep->declBit(c+3654,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl fetch_f1_f2_c1_clken", false,-1);
        tracep->declBit(c+11189,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl fetch_f1_f2_c1_clk", false,-1);
        tracep->declBit(c+3655,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl debug_c1_clken", false,-1);
        tracep->declBit(c+11190,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl debug_c1_clk", false,-1);
        tracep->declBit(c+3656,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl reset_ic_in", false,-1);
        tracep->declBit(c+3657,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl reset_ic_ff", false,-1);
        tracep->declBus(c+3658,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl vaddr_f2", false,-1, 3,1);
        tracep->declBus(c+3659,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_status_wr_addr", false,-1, 31,1);
        tracep->declBit(c+7572,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sel_fetch_u_miss", false,-1);
        tracep->declBit(c+3660,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sel_fetch_u_miss_ff", false,-1);
        tracep->declBit(c+3661,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sel_mb_addr", false,-1);
        tracep->declBit(c+3662,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sel_mb_addr_ff", false,-1);
        tracep->declArray(c+10734,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_final_data", false,-1, 127,0);
        tracep->declBus(c+3663,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_ic_rw_int_addr_ff", false,-1, 11,6);
        tracep->declBus(c+3664,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_status_wr_addr_ff", false,-1, 11,6);
        tracep->declBus(c+3665,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_ic_rw_int_addr_w_debug", false,-1, 11,6);
        tracep->declBus(c+3666,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_status_wr_addr_w_debug", false,-1, 11,6);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl way_status_new_ff", false,-1, 2,0);
        tracep->declBit(c+3668,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl way_status_wr_en_ff", false,-1);
        tracep->declArray(c+3669,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl way_status_out", false,-1, 191,0);
        tracep->declBus(c+3675,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_debug_way_enc", false,-1, 1,0);
        tracep->declArray(c+3676,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_byp_data_only", false,-1, 127,0);
        tracep->declArray(c+10739,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_rd_data_only", false,-1, 127,0);
        tracep->declBus(c+3638,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_rid_ff", false,-1, 2,0);
        tracep->declBit(c+3680,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl fetch_req_icache_f2", false,-1);
        tracep->declBit(c+3681,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl fetch_req_iccm_f2", false,-1);
        tracep->declBit(c+3682,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_iccm_hit_f2", false,-1);
        tracep->declBit(c+3683,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl fetch_uncacheable_ff", false,-1);
        tracep->declBit(c+8791,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl way_status_wr_en", false,-1);
        tracep->declBit(c+1963,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sel_byp_data", false,-1);
        tracep->declBit(c+2232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sel_ic_data", false,-1);
        tracep->declBit(c+11191,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sel_iccm_data", false,-1);
        tracep->declBit(c+3684,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_rd_parity_final_err_ff", false,-1);
        tracep->declBit(c+3685,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_act_miss_f2_delayed", false,-1);
        tracep->declBit(c+3624,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ifu_wr_data_error", false,-1);
        tracep->declBit(c+8792,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl way_status_wr_en_w_debug", false,-1);
        tracep->declBit(c+3686,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_debug_tag_val_rd_out", false,-1);
        tracep->declBit(c+10715,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_pmu_ic_miss_in", false,-1);
        tracep->declBit(c+10717,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_pmu_ic_hit_in", false,-1);
        tracep->declBit(c+3687,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_pmu_bus_error_in", false,-1);
        tracep->declBit(c+536,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_pmu_bus_trxn_in", false,-1);
        tracep->declBit(c+3688,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_pmu_bus_busy_in", false,-1);
        tracep->declBit(c+3689,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_debug_ict_array_sel_in", false,-1);
        tracep->declBit(c+3690,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_debug_ict_array_sel_ff", false,-1);
        tracep->declBit(c+11192,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl debug_data_clk", false,-1);
        tracep->declBit(c+3653,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl debug_data_clken", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifc_region_acc_fault_final_f1", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifc_region_acc_fault_memory", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifc_region_acc_okay", false,-1);
        tracep->declBus(c+3691,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_wr_parity", false,-1, 3,0);
        tracep->declBus(c+11193,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl iccm_ecc_corr_index_ff", false,-1, 18,2);
        tracep->declQuad(c+11194,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl iccm_ecc_corr_data_ff", false,-1, 38,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl iccm_ecc_write_status", false,-1);
        tracep->declBit(c+3692,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl iccm_correct_ecc", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl iccm_rd_ecc_single_err_ff", false,-1);
        tracep->declBit(c+3693,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_state_en", false,-1);
        tracep->declBus(c+3694,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl fetch_mask", false,-1, 7,0);
        tracep->declBus(c+3695,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_fetch_mem_val", false,-1, 7,0);
        tracep->declBus(c+3696,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl bp_mask", false,-1, 7,0);
        tracep->declBus(c+3697,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_bp_mem_mask", false,-1, 7,0);
        tracep->declBus(c+8793,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_fetch_val_mem_f2", false,-1, 7,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl dma_iccm_rd_req_f1", false,-1);
        tracep->declBit(c+3698,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl dma_iccm_rd_req_f2", false,-1);
        tracep->declBus(c+10976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl iccm_single_ecc_error", false,-1, 3,0);
        tracep->declBus(c+3699,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_state", false,-1, 2,0);
        tracep->declBus(c+9958,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_nxtstate", false,-1, 2,0);
        tracep->declBit(c+10720,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl miss_state_en", false,-1);
        tracep->declBus(c+3700,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl miss_state", false,-1, 2,0);
        tracep->declBus(c+10721,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl miss_nxtstate", false,-1, 2,0);
        tracep->declBit(c+10722,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sel_hold_imb", false,-1);
        tracep->declBit(c+3701,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl write_byp_first_data", false,-1);
        tracep->declBit(c+3702,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl write_byp_second_data", false,-1);
        tracep->declQuad(c+3703,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_byp_data_first_half", false,-1, 63,0);
        tracep->declQuad(c+3705,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_byp_data_second_half", false,-1, 63,0);
        tracep->declBit(c+8794,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_byp_data_error_first_half_in", false,-1);
        tracep->declBit(c+3707,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_byp_data_error_first_half", false,-1);
        tracep->declBit(c+8795,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_byp_data_error_second_half_in", false,-1);
        tracep->declBit(c+3708,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_byp_data_error_second_half", false,-1);
        tracep->declBit(c+8796,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_byp_data_first_half_valid_in", false,-1);
        tracep->declBit(c+3709,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_byp_data_first_half_valid", false,-1);
        tracep->declBit(c+8797,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_byp_data_second_half_valid_in", false,-1);
        tracep->declBit(c+3710,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_byp_data_second_half_valid", false,-1);
        tracep->declBit(c+3711,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_crit_wd_complete", false,-1);
        tracep->declBus(c+3712,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_tag_ff", false,-1, 2,0);
        tracep->declBit(c+3701,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_c1_clken", false,-1);
        tracep->declBit(c+11196,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_c1_clk", false,-1);
        tracep->declBit(c+3702,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_c1_clken", false,-1);
        tracep->declBit(c+11197,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_c1_clk", false,-1);
        tracep->declBus(c+3713,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_ic_rw_int_addr_f2_Q", false,-1, 16,6);
        tracep->declBus(c+9959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_err_inv_way", false,-1, 3,0);
        tracep->declBus(c+3714,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_ic_index_ff", false,-1, 16,6);
        tracep->declBit(c+9960,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_sel_invalidate", false,-1);
        tracep->declBit(c+3715,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_sb_write_status", false,-1);
        tracep->declBit(c+3716,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_icache_sb_error_val_ff", false,-1);
        tracep->declBit(c+11198,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axiclk", false,-1);
        tracep->declBit(c+11199,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axiclk_reset", false,-1);
        tracep->declBit(c+3717,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ifu_bus_clk_en_ff", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ifu_bus_clk_en", false,-1);
        tracep->declBit(c+10818,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifc_axi_ic_req_ff_in", false,-1);
        tracep->declBit(c+1912,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifc_axi_ic_req_ff2", false,-1);
        tracep->declBit(c+3718,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_inc_data_beat_cnt", false,-1);
        tracep->declBit(c+10719,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_reset_data_beat_cnt", false,-1);
        tracep->declBit(c+8798,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_hold_data_beat_cnt", false,-1);
        tracep->declBit(c+537,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_inc_cmd_beat_cnt", false,-1);
        tracep->declBit(c+10723,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_reset_cmd_beat_cnt_0", false,-1);
        tracep->declBit(c+10724,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_reset_cmd_beat_cnt_6", false,-1);
        tracep->declBit(c+10819,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_hold_cmd_beat_cnt", false,-1);
        tracep->declBus(c+8799,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_new_data_beat_count", false,-1, 2,0);
        tracep->declBus(c+3719,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_data_beat_count", false,-1, 2,0);
        tracep->declBus(c+10820,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_new_cmd_beat_count", false,-1, 2,0);
        tracep->declBus(c+3720,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_beat_count", false,-1, 2,0);
        tracep->declBit(c+536,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_inc_rd_addr_cnt", false,-1);
        tracep->declBit(c+10715,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_set_rd_addr_cnt", false,-1);
        tracep->declBit(c+11200,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_reset_rd_addr_cnt", false,-1);
        tracep->declBit(c+10821,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_hold_rd_addr_cnt", false,-1);
        tracep->declBus(c+1630,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_new_rd_addr_count", false,-1, 2,0);
        tracep->declBus(c+1910,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rd_addr_count", false,-1, 2,0);
        tracep->declBit(c+536,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_sent", false,-1);
        tracep->declBit(c+3637,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_last_data_beat", false,-1);
        tracep->declBit(c+3721,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_wrap_addr", false,-1);
        tracep->declBit(c+3722,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_rvalid_ff", false,-1);
        tracep->declBit(c+3723,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_rvalid_unq_ff", false,-1);
        tracep->declBit(c+3724,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_arready_unq_ff", false,-1);
        tracep->declBit(c+3725,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_arvalid_ff", false,-1);
        tracep->declBit(c+3726,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_arready_ff", false,-1);
        tracep->declQuad(c+3614,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_rdata_ff", false,-1, 63,0);
        tracep->declBus(c+3727,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_axi_rresp_ff", false,-1, 1,0);
        tracep->declBit(c+3728,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_w0_wren", false,-1);
        tracep->declBit(c+3729,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_w1_wren", false,-1);
        tracep->declBit(c+3730,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_w2_wren", false,-1);
        tracep->declBit(c+3731,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_w3_wren", false,-1);
        tracep->declBit(c+3732,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_w0_wren_last", false,-1);
        tracep->declBit(c+3733,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_w1_wren_last", false,-1);
        tracep->declBit(c+3734,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_w2_wren_last", false,-1);
        tracep->declBit(c+3735,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_w3_wren_last", false,-1);
        tracep->declBit(c+3736,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl w0_wren_reset_miss", false,-1);
        tracep->declBit(c+3737,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl w1_wren_reset_miss", false,-1);
        tracep->declBit(c+3738,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl w2_wren_reset_miss", false,-1);
        tracep->declBit(c+3739,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl w3_wren_reset_miss", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifc_dma_access_ok_d", false,-1);
        tracep->declBit(c+3740,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifc_dma_access_ok_prev", false,-1);
        tracep->declBit(c+10822,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_req_in", false,-1);
        tracep->declBit(c+3741,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_req_hold", false,-1);
        tracep->declBus(c+3742,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl way_status_clken", false,-1, 7,0);
        tracep->declBus(c+11201,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl way_status_clk", false,-1, 7,0);
        tracep->declArray(c+3743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_tag_valid_out", false,-1, 255,0);
        tracep->declBus(c+9961,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_valid_w0_clken", false,-1, 1,0);
        tracep->declBus(c+9962,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_valid_w1_clken", false,-1, 1,0);
        tracep->declBus(c+9963,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_valid_w2_clken", false,-1, 1,0);
        tracep->declBus(c+9964,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_valid_w3_clken", false,-1, 1,0);
        tracep->declBus(c+11202,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_valid_w0_clk", false,-1, 1,0);
        tracep->declBus(c+11203,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_valid_w1_clk", false,-1, 1,0);
        tracep->declBus(c+11204,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_valid_w2_clk", false,-1, 1,0);
        tracep->declBus(c+11205,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_valid_w3_clk", false,-1, 1,0);
        tracep->declBus(c+3751,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_tag_valid_unq", false,-1, 3,0);
        tracep->declBit(c+3752,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_debug_ic_array_sel_word0_in", false,-1);
        tracep->declBit(c+3753,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_debug_ic_array_sel_word1_in", false,-1);
        tracep->declBit(c+3754,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_debug_ic_array_sel_word2_in", false,-1);
        tracep->declBit(c+3755,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_debug_ic_array_sel_word3_in", false,-1);
        tracep->declBit(c+3756,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_debug_ic_array_sel_word0", false,-1);
        tracep->declBit(c+3757,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_debug_ic_array_sel_word1", false,-1);
        tracep->declBit(c+3758,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_debug_ic_array_sel_word2", false,-1);
        tracep->declBit(c+3759,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_debug_ic_array_sel_word3", false,-1);
        tracep->declQuad(c+10823,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_ic_debug_rd_data_in", false,-1, 33,0);
        tracep->declBus(c+11206,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl way_status_out_mux unnamedblk1 j", false,-1, 31,0);
        tracep->declBus(c+11206,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_valid_out_mux unnamedblk2 j", false,-1, 31,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl dma_iccm_req_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl dma_iccm_req_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl dma_iccm_req_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl dma_iccm_req_ff rst_l", false,-1);
        tracep->declBus(c+3698,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl dma_iccm_req_ff dout", false,-1, 0,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl miss_state_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10721,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl miss_state_ff din", false,-1, 2,0);
        tracep->declBit(c+10720,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl miss_state_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl miss_state_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl miss_state_ff rst_l", false,-1);
        tracep->declBus(c+3700,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl miss_state_ff dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl miss_state_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8800,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl miss_state_ff dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl miss_state_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl miss_state_ff dffs rst_l", false,-1);
        tracep->declBus(c+3700,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl miss_state_ff dffs dout", false,-1, 2,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl reset_ic_f WIDTH", false,-1, 31,0);
        tracep->declBus(c+3656,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl reset_ic_f din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl reset_ic_f clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl reset_ic_f rst_l", false,-1);
        tracep->declBus(c+3657,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl reset_ic_f dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl uncache_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2214,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl uncache_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl uncache_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl uncache_ff rst_l", false,-1);
        tracep->declBus(c+3683,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl uncache_ff dout", false,-1, 0,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_fetch_addr_f2_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_fetch_addr_f2_ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_fetch_addr_f2_ff din", false,-1, 30,0);
        tracep->declBit(c+3654,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_fetch_addr_f2_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_fetch_addr_f2_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_fetch_addr_f2_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_fetch_addr_f2_ff scan_mode", false,-1);
        tracep->declBus(c+3639,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_fetch_addr_f2_ff dout", false,-1, 30,0);
        tracep->declBit(c+11207,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_fetch_addr_f2_ff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_fetch_addr_f2_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_fetch_addr_f2_ff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+3654,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_fetch_addr_f2_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_fetch_addr_f2_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_fetch_addr_f2_ff genblock dff rst_l", false,-1);
        tracep->declBus(c+3639,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_fetch_addr_f2_ff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_fetch_addr_f2_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3760,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_fetch_addr_f2_ff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_fetch_addr_f2_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_fetch_addr_f2_ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+3639,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_fetch_addr_f2_ff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl unc_miss_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10713,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl unc_miss_ff din", false,-1, 0,0);
        tracep->declBit(c+11189,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl unc_miss_ff clk", false,-1);
        tracep->declBit(c+3654,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl unc_miss_ff clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl unc_miss_ff rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl unc_miss_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl unc_miss_ff scan_mode", false,-1);
        tracep->declBus(c+3611,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl unc_miss_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl unc_miss_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10713,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl unc_miss_ff dffs din", false,-1, 0,0);
        tracep->declBit(c+3654,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl unc_miss_ff dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl unc_miss_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl unc_miss_ff dffs rst_l", false,-1);
        tracep->declBus(c+3611,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl unc_miss_ff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl unc_miss_ff dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8801,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl unc_miss_ff dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl unc_miss_ff dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl unc_miss_ff dffs dffs rst_l", false,-1);
        tracep->declBus(c+3611,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl unc_miss_ff dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_rep_wayf2_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+3619,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_rep_wayf2_ff din", false,-1, 2,0);
        tracep->declBit(c+11189,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_rep_wayf2_ff clk", false,-1);
        tracep->declBit(c+3654,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_rep_wayf2_ff clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_rep_wayf2_ff rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_rep_wayf2_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_rep_wayf2_ff scan_mode", false,-1);
        tracep->declBus(c+3621,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_rep_wayf2_ff dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_rep_wayf2_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3619,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_rep_wayf2_ff dffs din", false,-1, 2,0);
        tracep->declBit(c+3654,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_rep_wayf2_ff dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_rep_wayf2_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_rep_wayf2_ff dffs rst_l", false,-1);
        tracep->declBus(c+3621,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_rep_wayf2_ff dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_rep_wayf2_ff dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3761,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_rep_wayf2_ff dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_rep_wayf2_ff dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_rep_wayf2_ff dffs dffs rst_l", false,-1);
        tracep->declBus(c+3621,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_rep_wayf2_ff dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_tagv_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+3622,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_tagv_ff din", false,-1, 3,0);
        tracep->declBit(c+11189,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_tagv_ff clk", false,-1);
        tracep->declBit(c+3654,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_tagv_ff clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_tagv_ff rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_tagv_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_tagv_ff scan_mode", false,-1);
        tracep->declBus(c+3623,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_tagv_ff dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_tagv_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3622,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_tagv_ff dffs din", false,-1, 3,0);
        tracep->declBit(c+3654,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_tagv_ff dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_tagv_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_tagv_ff dffs rst_l", false,-1);
        tracep->declBus(c+3623,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_tagv_ff dffs dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_tagv_ff dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3762,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_tagv_ff dffs dffs din", false,-1, 3,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_tagv_ff dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_tagv_ff dffs dffs rst_l", false,-1);
        tracep->declBus(c+3623,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl mb_tagv_ff dffs dffs dout", false,-1, 3,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_acc_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_acc_ff din", false,-1, 0,0);
        tracep->declBit(c+11189,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_acc_ff clk", false,-1);
        tracep->declBit(c+3654,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_acc_ff clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_acc_ff rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_acc_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_acc_ff scan_mode", false,-1);
        tracep->declBus(c+3628,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_acc_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_acc_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_acc_ff dffs din", false,-1, 0,0);
        tracep->declBit(c+3654,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_acc_ff dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_acc_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_acc_ff dffs rst_l", false,-1);
        tracep->declBus(c+3628,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_acc_ff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_acc_ff dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3763,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_acc_ff dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_acc_ff dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_acc_ff dffs dffs rst_l", false,-1);
        tracep->declBus(c+3628,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_acc_ff dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_reg_acc_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_reg_acc_ff din", false,-1, 0,0);
        tracep->declBit(c+11189,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_reg_acc_ff clk", false,-1);
        tracep->declBit(c+3654,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_reg_acc_ff clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_reg_acc_ff rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_reg_acc_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_reg_acc_ff scan_mode", false,-1);
        tracep->declBus(c+3629,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_reg_acc_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_reg_acc_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_reg_acc_ff dffs din", false,-1, 0,0);
        tracep->declBit(c+3654,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_reg_acc_ff dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_reg_acc_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_reg_acc_ff dffs rst_l", false,-1);
        tracep->declBus(c+3629,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_reg_acc_ff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_reg_acc_ff dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3764,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_reg_acc_ff dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_reg_acc_ff dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_reg_acc_ff dffs dffs rst_l", false,-1);
        tracep->declBus(c+3629,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_iccm_reg_acc_ff dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_f2_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_f2_ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+8790,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_f2_ff din", false,-1, 30,0);
        tracep->declBit(c+3654,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_f2_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_f2_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_f2_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_f2_ff scan_mode", false,-1);
        tracep->declBus(c+3632,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_f2_ff dout", false,-1, 30,0);
        tracep->declBit(c+11208,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_f2_ff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_f2_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8790,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_f2_ff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+3654,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_f2_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_f2_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_f2_ff genblock dff rst_l", false,-1);
        tracep->declBus(c+3632,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_f2_ff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_f2_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8802,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_f2_ff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_f2_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_f2_ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+3632,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl imb_f2_ff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl fetch_req_f2_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+7571,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl fetch_req_f2_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl fetch_req_f2_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl fetch_req_f2_ff rst_l", false,-1);
        tracep->declBus(c+3635,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl fetch_req_f2_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sel_f_u_m_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+7572,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sel_f_u_m_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sel_f_u_m_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sel_f_u_m_ff rst_l", false,-1);
        tracep->declBus(c+3660,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sel_f_u_m_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sel_mb_addr_flop WIDTH", false,-1, 31,0);
        tracep->declBus(c+3661,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sel_mb_addr_flop din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sel_mb_addr_flop clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sel_mb_addr_flop rst_l", false,-1);
        tracep->declBus(c+3662,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sel_mb_addr_flop dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl cumul_err_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8789,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl cumul_err_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl cumul_err_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl cumul_err_ff rst_l", false,-1);
        tracep->declBus(c+3627,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl cumul_err_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl flush_final_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2018,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl flush_final_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl flush_final_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl flush_final_ff rst_l", false,-1);
        tracep->declBus(c+3633,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl flush_final_ff dout", false,-1, 0,0);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half OVERRIDE", false,-1, 31,0);
        tracep->declQuad(c+3614,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half din", false,-1, 63,0);
        tracep->declBit(c+3701,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half scan_mode", false,-1);
        tracep->declQuad(c+3703,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half dout", false,-1, 63,0);
        tracep->declBit(c+11209,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half l1clk", false,-1);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half genblock dff WIDTH", false,-1, 31,0);
        tracep->declQuad(c+3614,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half genblock dff din", false,-1, 63,0);
        tracep->declBit(c+3701,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half genblock dff rst_l", false,-1);
        tracep->declQuad(c+3703,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half genblock dff dout", false,-1, 63,0);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declQuad(c+3765,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half genblock dff dffs din", false,-1, 63,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half genblock dff dffs rst_l", false,-1);
        tracep->declQuad(c+3703,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half genblock dff dffs dout", false,-1, 63,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half_err WIDTH", false,-1, 31,0);
        tracep->declBus(c+8794,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half_err din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half_err clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half_err rst_l", false,-1);
        tracep->declBus(c+3707,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half_err dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half_val WIDTH", false,-1, 31,0);
        tracep->declBus(c+8796,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half_val din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half_val clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half_val rst_l", false,-1);
        tracep->declBus(c+3709,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_first_half_val dout", false,-1, 0,0);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half OVERRIDE", false,-1, 31,0);
        tracep->declQuad(c+3614,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half din", false,-1, 63,0);
        tracep->declBit(c+3702,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half scan_mode", false,-1);
        tracep->declQuad(c+3705,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half dout", false,-1, 63,0);
        tracep->declBit(c+11210,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half l1clk", false,-1);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half genblock dff WIDTH", false,-1, 31,0);
        tracep->declQuad(c+3614,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half genblock dff din", false,-1, 63,0);
        tracep->declBit(c+3702,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half genblock dff rst_l", false,-1);
        tracep->declQuad(c+3705,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half genblock dff dout", false,-1, 63,0);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declQuad(c+3767,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half genblock dff dffs din", false,-1, 63,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half genblock dff dffs rst_l", false,-1);
        tracep->declQuad(c+3705,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half genblock dff dffs dout", false,-1, 63,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half_err WIDTH", false,-1, 31,0);
        tracep->declBus(c+8795,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half_err din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half_err clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half_err rst_l", false,-1);
        tracep->declBus(c+3708,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half_err dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half_val WIDTH", false,-1, 31,0);
        tracep->declBus(c+8797,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half_val din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half_val clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half_val rst_l", false,-1);
        tracep->declBus(c+3710,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl byp_data_second_half_val dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl crit_wd_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+3641,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl crit_wd_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl crit_wd_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl crit_wd_ff rst_l", false,-1);
        tracep->declBus(c+1963,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl crit_wd_ff dout", false,-1, 0,0);
        tracep->declBus(c+10958,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_index_q WIDTH", false,-1, 31,0);
        tracep->declBus(c+3609,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_index_q din", false,-1, 10,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_index_q clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_index_q rst_l", false,-1);
        tracep->declBus(c+3713,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ic_index_q dout", false,-1, 10,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_err_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2234,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_err_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_err_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_err_ff rst_l", false,-1);
        tracep->declBus(c+3684,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_err_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sbiccm_err_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sbiccm_err_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sbiccm_err_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sbiccm_err_ff rst_l", false,-1);
        tracep->declBus(c+3716,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl sbiccm_err_ff dout", false,-1, 0,0);
        tracep->declBus(c+10958,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_dat_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+3713,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_dat_ff din", false,-1, 10,0);
        tracep->declBit(c+3715,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_dat_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_dat_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_dat_ff rst_l", false,-1);
        tracep->declBus(c+3714,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_dat_ff dout", false,-1, 10,0);
        tracep->declBus(c+10958,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_dat_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3769,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_dat_ff dffs din", false,-1, 10,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_dat_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_dat_ff dffs rst_l", false,-1);
        tracep->declBus(c+3714,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_dat_ff dffs dout", false,-1, 10,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_state_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+9958,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_state_ff din", false,-1, 2,0);
        tracep->declBit(c+3693,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_state_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_state_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_state_ff rst_l", false,-1);
        tracep->declBus(c+3699,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_state_ff dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_state_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7573,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_state_ff dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_state_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_state_ff dffs rst_l", false,-1);
        tracep->declBus(c+3699,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl perr_state_ff dffs dout", false,-1, 2,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_clken_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_clken_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_clken_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_clken_ff rst_l", false,-1);
        tracep->declBus(c+3717,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_clken_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_req_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10822,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_req_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_req_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_req_ff rst_l", false,-1);
        tracep->declBus(c+3741,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_req_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ic_req_ff2 WIDTH", false,-1, 31,0);
        tracep->declBus(c+10818,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ic_req_ff2 din", false,-1, 0,0);
        tracep->declBit(c+11198,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ic_req_ff2 clk", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ic_req_ff2 clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ic_req_ff2 rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ic_req_ff2 rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ic_req_ff2 scan_mode", false,-1);
        tracep->declBus(c+1912,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ic_req_ff2 dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ic_req_ff2 dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10818,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ic_req_ff2 dffs din", false,-1, 0,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ic_req_ff2 dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ic_req_ff2 dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ic_req_ff2 dffs rst_l", false,-1);
        tracep->declBus(c+1912,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ic_req_ff2 dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ic_req_ff2 dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10818,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ic_req_ff2 dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ic_req_ff2 dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ic_req_ff2 dffs dffs rst_l", false,-1);
        tracep->declBus(c+1912,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_ic_req_ff2 dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rdy_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+173,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rdy_ff din", false,-1, 0,0);
        tracep->declBit(c+11198,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rdy_ff clk", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rdy_ff clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rdy_ff rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rdy_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rdy_ff scan_mode", false,-1);
        tracep->declBus(c+3724,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rdy_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rdy_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+173,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rdy_ff dffs din", false,-1, 0,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rdy_ff dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rdy_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rdy_ff dffs rst_l", false,-1);
        tracep->declBus(c+3724,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rdy_ff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rdy_ff dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+173,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rdy_ff dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rdy_ff dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rdy_ff dffs dffs rst_l", false,-1);
        tracep->declBus(c+3724,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rdy_ff dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rsp_vld_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+179,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rsp_vld_ff din", false,-1, 0,0);
        tracep->declBit(c+11198,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rsp_vld_ff clk", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rsp_vld_ff clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rsp_vld_ff rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rsp_vld_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rsp_vld_ff scan_mode", false,-1);
        tracep->declBus(c+3723,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rsp_vld_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rsp_vld_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+179,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rsp_vld_ff dffs din", false,-1, 0,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rsp_vld_ff dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rsp_vld_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rsp_vld_ff dffs rst_l", false,-1);
        tracep->declBus(c+3723,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rsp_vld_ff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rsp_vld_ff dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+179,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rsp_vld_ff dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rsp_vld_ff dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rsp_vld_ff dffs dffs rst_l", false,-1);
        tracep->declBus(c+3723,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rsp_vld_ff dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+1912,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_ff din", false,-1, 0,0);
        tracep->declBit(c+11198,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_ff clk", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_ff clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_ff rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_ff scan_mode", false,-1);
        tracep->declBus(c+3725,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+1912,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_ff dffs din", false,-1, 0,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_ff dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_ff dffs rst_l", false,-1);
        tracep->declBus(c+3725,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_ff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_ff dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+1912,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_ff dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_ff dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_ff dffs dffs rst_l", false,-1);
        tracep->declBus(c+3725,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_ff dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_cmd_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+178,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_cmd_ff din", false,-1, 1,0);
        tracep->declBit(c+11198,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_cmd_ff clk", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_cmd_ff clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_cmd_ff rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_cmd_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_cmd_ff scan_mode", false,-1);
        tracep->declBus(c+3727,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_cmd_ff dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_cmd_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+178,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_cmd_ff dffs din", false,-1, 1,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_cmd_ff dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_cmd_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_cmd_ff dffs rst_l", false,-1);
        tracep->declBus(c+3727,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_cmd_ff dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_cmd_ff dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+178,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_cmd_ff dffs dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_cmd_ff dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_cmd_ff dffs dffs rst_l", false,-1);
        tracep->declBus(c+3727,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_cmd_ff dffs dffs dout", false,-1, 1,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_tag_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+176,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_tag_ff din", false,-1, 2,0);
        tracep->declBit(c+11198,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_tag_ff clk", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_tag_ff clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_tag_ff rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_tag_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_tag_ff scan_mode", false,-1);
        tracep->declBus(c+3638,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_tag_ff dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_tag_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+176,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_tag_ff dffs din", false,-1, 2,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_tag_ff dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_tag_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_tag_ff dffs rst_l", false,-1);
        tracep->declBus(c+3638,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_tag_ff dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_tag_ff dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+176,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_tag_ff dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_tag_ff dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_tag_ff dffs dffs rst_l", false,-1);
        tracep->declBus(c+3638,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl scvi_rsp_tag_ff dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_data_ff WIDTH", false,-1, 31,0);
        tracep->declQuad(c+174,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_data_ff din", false,-1, 63,0);
        tracep->declBit(c+11198,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_data_ff clk", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_data_ff clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_data_ff rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_data_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_data_ff scan_mode", false,-1);
        tracep->declQuad(c+3614,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_data_ff dout", false,-1, 63,0);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_data_ff dffs WIDTH", false,-1, 31,0);
        tracep->declQuad(c+174,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_data_ff dffs din", false,-1, 63,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_data_ff dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_data_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_data_ff dffs rst_l", false,-1);
        tracep->declQuad(c+3614,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_data_ff dffs dout", false,-1, 63,0);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_data_ff dffs dffs WIDTH", false,-1, 31,0);
        tracep->declQuad(c+174,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_data_ff dffs dffs din", false,-1, 63,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_data_ff dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_data_ff dffs dffs rst_l", false,-1);
        tracep->declQuad(c+3614,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_data_ff dffs dffs dout", false,-1, 63,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_mb_beat_count_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8799,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_mb_beat_count_ff din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_mb_beat_count_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_mb_beat_count_ff rst_l", false,-1);
        tracep->declBus(c+3719,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_mb_beat_count_ff dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_beat_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10820,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_beat_ff din", false,-1, 2,0);
        tracep->declBit(c+11199,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_beat_ff clk", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_beat_ff clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_beat_ff rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_beat_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_beat_ff scan_mode", false,-1);
        tracep->declBus(c+3720,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_beat_ff dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_beat_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10820,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_beat_ff dffs din", false,-1, 2,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_beat_ff dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_beat_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_beat_ff dffs rst_l", false,-1);
        tracep->declBus(c+3720,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_beat_ff dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_beat_ff dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10820,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_beat_ff dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_beat_ff dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_beat_ff dffs dffs rst_l", false,-1);
        tracep->declBus(c+3720,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_cmd_beat_ff dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rd_addr_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+1630,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rd_addr_ff din", false,-1, 2,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rd_addr_ff en", false,-1);
        tracep->declBit(c+11199,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rd_addr_ff clk", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rd_addr_ff clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rd_addr_ff rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rd_addr_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rd_addr_ff scan_mode", false,-1);
        tracep->declBus(c+1910,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rd_addr_ff dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rd_addr_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+1630,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rd_addr_ff dffs din", false,-1, 2,0);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rd_addr_ff dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rd_addr_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rd_addr_ff dffs rst_l", false,-1);
        tracep->declBus(c+1910,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rd_addr_ff dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rd_addr_ff dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+1630,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rd_addr_ff dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rd_addr_ff dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rd_addr_ff dffs dffs rst_l", false,-1);
        tracep->declBus(c+1910,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl axi_rd_addr_ff dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl act_miss_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10715,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl act_miss_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl act_miss_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl act_miss_ff rst_l", false,-1);
        tracep->declBus(c+3685,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl act_miss_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl dma_ok_prev_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl dma_ok_prev_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl dma_ok_prev_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl dma_ok_prev_ff rst_l", false,-1);
        tracep->declBus(c+3740,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl dma_ok_prev_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl reset_all_tag_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+9935,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl reset_all_tag_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl reset_all_tag_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl reset_all_tag_ff rst_l", false,-1);
        tracep->declBus(c+3646,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl reset_all_tag_ff dout", false,-1, 0,0);
        tracep->declBus(c+10954,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl status_wr_addr_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+3666,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl status_wr_addr_ff din", false,-1, 5,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl status_wr_addr_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl status_wr_addr_ff rst_l", false,-1);
        tracep->declBus(c+3664,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl status_wr_addr_ff dout", false,-1, 5,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl status_wren_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8792,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl status_wren_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl status_wren_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl status_wren_ff rst_l", false,-1);
        tracep->declBus(c+3668,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl status_wren_ff dout", false,-1, 0,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl status_data_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10714,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl status_data_ff din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl status_data_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl status_data_ff rst_l", false,-1);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl status_data_ff dout", false,-1, 2,0);
        tracep->declBus(c+10954,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_addr_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+3665,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_addr_ff din", false,-1, 5,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_addr_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_addr_ff rst_l", false,-1);
        tracep->declBus(c+3663,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_addr_ff dout", false,-1, 5,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_v_we_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+3651,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_v_we_ff din", false,-1, 3,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_v_we_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_v_we_ff rst_l", false,-1);
        tracep->declBus(c+3649,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_v_we_ff dout", false,-1, 3,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_v_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+3647,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_v_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_v_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_v_ff rst_l", false,-1);
        tracep->declBus(c+3645,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl tag_v_ff dout", false,-1, 0,0);
        tracep->declBus(c+10953,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_pmu_sigs_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10825,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_pmu_sigs_ff din", false,-1, 4,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_pmu_sigs_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_pmu_sigs_ff rst_l", false,-1);
        tracep->declBus(c+3770,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_pmu_sigs_ff dout", false,-1, 4,0);
        tracep->declBus(c+10956,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_sel_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_sel_ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+3771,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_sel_ff din", false,-1, 8,0);
        tracep->declBit(c+3655,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_sel_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_sel_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_sel_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_sel_ff scan_mode", false,-1);
        tracep->declBus(c+3772,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_sel_ff dout", false,-1, 8,0);
        tracep->declBit(c+11211,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_sel_ff l1clk", false,-1);
        tracep->declBus(c+10956,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_sel_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+3771,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_sel_ff genblock dff din", false,-1, 8,0);
        tracep->declBit(c+3655,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_sel_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_sel_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_sel_ff genblock dff rst_l", false,-1);
        tracep->declBus(c+3772,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_sel_ff genblock dff dout", false,-1, 8,0);
        tracep->declBus(c+10956,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_sel_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3773,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_sel_ff genblock dff dffs din", false,-1, 8,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_sel_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_sel_ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+3772,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_sel_ff genblock dff dffs dout", false,-1, 8,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_rd_en_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+1950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_rd_en_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_rd_en_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_rd_en_ff rst_l", false,-1);
        tracep->declBus(c+3653,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_rd_en_ff dout", false,-1, 0,0);
        tracep->declBus(c+11212,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_data_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_data_ff OVERRIDE", false,-1, 31,0);
        tracep->declQuad(c+10823,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_data_ff din", false,-1, 33,0);
        tracep->declBit(c+3653,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_data_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_data_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_data_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_data_ff scan_mode", false,-1);
        tracep->declQuad(c+1969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_data_ff dout", false,-1, 33,0);
        tracep->declBit(c+11213,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_data_ff l1clk", false,-1);
        tracep->declBus(c+11212,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_data_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declQuad(c+10823,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_data_ff genblock dff din", false,-1, 33,0);
        tracep->declBit(c+3653,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_data_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_data_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_data_ff genblock dff rst_l", false,-1);
        tracep->declQuad(c+1969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_data_ff genblock dff dout", false,-1, 33,0);
        tracep->declBus(c+11212,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_data_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declQuad(c+10826,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_data_ff genblock dff dffs din", false,-1, 33,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_data_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_data_ff genblock dff dffs rst_l", false,-1);
        tracep->declQuad(c+1969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_data_ff genblock dff dffs dout", false,-1, 33,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_valid_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+3653,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_valid_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_valid_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_valid_ff rst_l", false,-1);
        tracep->declBus(c+1971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl ifu_debug_valid_ff dout", false,-1, 0,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DATA_PGEN[0] parlo WIDTH", false,-1, 31,0);
        tracep->declBus(c+3774,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DATA_PGEN[0] parlo data_in", false,-1, 15,0);
        tracep->declBit(c+3775,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DATA_PGEN[0] parlo parity_out", false,-1);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DATA_PGEN[1] parlo WIDTH", false,-1, 31,0);
        tracep->declBus(c+3776,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DATA_PGEN[1] parlo data_in", false,-1, 15,0);
        tracep->declBit(c+3777,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DATA_PGEN[1] parlo parity_out", false,-1);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DATA_PGEN[2] parlo WIDTH", false,-1, 31,0);
        tracep->declBus(c+3778,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DATA_PGEN[2] parlo data_in", false,-1, 15,0);
        tracep->declBit(c+3779,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DATA_PGEN[2] parlo parity_out", false,-1);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DATA_PGEN[3] parlo WIDTH", false,-1, 31,0);
        tracep->declBus(c+3780,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DATA_PGEN[3] parlo data_in", false,-1, 15,0);
        tracep->declBit(c+3781,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl DATA_PGEN[3] parlo parity_out", false,-1);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[0] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[0] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3782,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[0] ic_way_status en", false,-1);
        tracep->declBit(c+11214,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[0] ic_way_status clk", false,-1);
        tracep->declBit(c+3783,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[0] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[0] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[0] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[0] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3784,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[0] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[0] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[0] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3785,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[0] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[0] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[0] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3784,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[0] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[0] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3786,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[0] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[0] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[0] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3784,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[0] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[1] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[1] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3787,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[1] ic_way_status en", false,-1);
        tracep->declBit(c+11214,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[1] ic_way_status clk", false,-1);
        tracep->declBit(c+3783,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[1] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[1] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[1] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[1] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3788,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[1] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[1] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[1] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3789,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[1] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[1] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[1] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3788,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[1] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[1] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3790,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[1] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[1] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[1] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3788,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[1] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[2] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[2] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3791,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[2] ic_way_status en", false,-1);
        tracep->declBit(c+11214,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[2] ic_way_status clk", false,-1);
        tracep->declBit(c+3783,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[2] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[2] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[2] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[2] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3792,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[2] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[2] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[2] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3793,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[2] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[2] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[2] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3792,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[2] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[2] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3794,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[2] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[2] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[2] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3792,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[2] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[3] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[3] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3795,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[3] ic_way_status en", false,-1);
        tracep->declBit(c+11214,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[3] ic_way_status clk", false,-1);
        tracep->declBit(c+3783,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[3] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[3] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[3] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[3] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3796,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[3] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[3] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[3] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3797,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[3] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[3] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[3] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3796,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[3] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[3] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3798,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[3] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[3] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[3] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3796,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[3] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[4] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[4] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3799,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[4] ic_way_status en", false,-1);
        tracep->declBit(c+11214,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[4] ic_way_status clk", false,-1);
        tracep->declBit(c+3783,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[4] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[4] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[4] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[4] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3800,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[4] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[4] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[4] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3801,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[4] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[4] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[4] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3800,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[4] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[4] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3802,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[4] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[4] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[4] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3800,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[4] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[5] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[5] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3803,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[5] ic_way_status en", false,-1);
        tracep->declBit(c+11214,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[5] ic_way_status clk", false,-1);
        tracep->declBit(c+3783,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[5] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[5] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[5] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[5] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3804,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[5] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[5] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[5] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3805,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[5] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[5] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[5] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3804,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[5] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[5] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3806,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[5] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[5] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[5] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3804,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[5] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[6] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[6] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3807,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[6] ic_way_status en", false,-1);
        tracep->declBit(c+11214,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[6] ic_way_status clk", false,-1);
        tracep->declBit(c+3783,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[6] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[6] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[6] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[6] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3808,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[6] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[6] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[6] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3809,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[6] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[6] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[6] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3808,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[6] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[6] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3810,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[6] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[6] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[6] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3808,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[6] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[7] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[7] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3811,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[7] ic_way_status en", false,-1);
        tracep->declBit(c+11214,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[7] ic_way_status clk", false,-1);
        tracep->declBit(c+3783,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[7] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[7] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[7] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[7] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3812,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[7] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[7] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[7] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3813,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[7] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[7] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[7] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3812,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[7] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[7] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3814,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[7] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[7] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[7] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3812,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[0] WAY_STATUS[7] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[0] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[0] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3782,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[0] ic_way_status en", false,-1);
        tracep->declBit(c+11215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[0] ic_way_status clk", false,-1);
        tracep->declBit(c+3815,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[0] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[0] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[0] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[0] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3816,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[0] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[0] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[0] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3817,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[0] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[0] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[0] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3816,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[0] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[0] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3818,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[0] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[0] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[0] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3816,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[0] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[1] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[1] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3787,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[1] ic_way_status en", false,-1);
        tracep->declBit(c+11215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[1] ic_way_status clk", false,-1);
        tracep->declBit(c+3815,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[1] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[1] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[1] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[1] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3819,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[1] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[1] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[1] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3820,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[1] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[1] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[1] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3819,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[1] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[1] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3821,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[1] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[1] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[1] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3819,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[1] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[2] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[2] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3791,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[2] ic_way_status en", false,-1);
        tracep->declBit(c+11215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[2] ic_way_status clk", false,-1);
        tracep->declBit(c+3815,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[2] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[2] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[2] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[2] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3822,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[2] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[2] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[2] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3823,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[2] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[2] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[2] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3822,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[2] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[2] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3824,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[2] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[2] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[2] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3822,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[2] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[3] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[3] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3795,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[3] ic_way_status en", false,-1);
        tracep->declBit(c+11215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[3] ic_way_status clk", false,-1);
        tracep->declBit(c+3815,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[3] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[3] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[3] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[3] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3825,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[3] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[3] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[3] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3826,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[3] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[3] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[3] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3825,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[3] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[3] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3827,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[3] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[3] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[3] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3825,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[3] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[4] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[4] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3799,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[4] ic_way_status en", false,-1);
        tracep->declBit(c+11215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[4] ic_way_status clk", false,-1);
        tracep->declBit(c+3815,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[4] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[4] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[4] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[4] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3828,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[4] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[4] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[4] ic_way_status dffs din", false,-1, 2,0);
    }
}

void Vrvfpgasim::traceInitSub1(void* userp, VerilatedVcd* tracep) {
    Vrvfpgasim__Syms* __restrict vlSymsp = static_cast<Vrvfpgasim__Syms*>(userp);
    Vrvfpgasim* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+3829,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[4] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[4] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[4] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3828,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[4] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[4] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3830,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[4] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[4] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[4] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3828,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[4] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[5] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[5] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3803,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[5] ic_way_status en", false,-1);
        tracep->declBit(c+11215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[5] ic_way_status clk", false,-1);
        tracep->declBit(c+3815,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[5] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[5] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[5] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[5] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3831,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[5] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[5] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[5] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3832,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[5] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[5] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[5] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3831,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[5] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[5] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3833,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[5] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[5] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[5] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3831,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[5] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[6] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[6] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3807,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[6] ic_way_status en", false,-1);
        tracep->declBit(c+11215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[6] ic_way_status clk", false,-1);
        tracep->declBit(c+3815,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[6] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[6] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[6] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[6] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3834,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[6] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[6] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[6] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3835,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[6] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[6] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[6] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3834,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[6] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[6] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3836,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[6] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[6] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[6] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3834,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[6] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[7] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[7] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3811,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[7] ic_way_status en", false,-1);
        tracep->declBit(c+11215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[7] ic_way_status clk", false,-1);
        tracep->declBit(c+3815,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[7] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[7] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[7] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[7] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3837,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[7] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[7] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[7] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3838,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[7] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[7] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[7] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3837,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[7] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[7] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3839,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[7] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[7] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[7] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3837,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[1] WAY_STATUS[7] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[0] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[0] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3782,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[0] ic_way_status en", false,-1);
        tracep->declBit(c+11216,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[0] ic_way_status clk", false,-1);
        tracep->declBit(c+3840,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[0] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[0] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[0] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[0] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3841,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[0] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[0] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[0] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3842,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[0] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[0] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[0] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3841,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[0] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[0] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3843,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[0] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[0] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[0] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3841,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[0] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[1] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[1] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3787,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[1] ic_way_status en", false,-1);
        tracep->declBit(c+11216,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[1] ic_way_status clk", false,-1);
        tracep->declBit(c+3840,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[1] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[1] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[1] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[1] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3844,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[1] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[1] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[1] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3845,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[1] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[1] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[1] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3844,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[1] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[1] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3846,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[1] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[1] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[1] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3844,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[1] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[2] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[2] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3791,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[2] ic_way_status en", false,-1);
        tracep->declBit(c+11216,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[2] ic_way_status clk", false,-1);
        tracep->declBit(c+3840,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[2] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[2] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[2] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[2] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3847,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[2] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[2] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[2] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3848,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[2] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[2] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[2] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3847,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[2] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[2] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3849,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[2] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[2] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[2] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3847,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[2] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[3] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[3] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3795,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[3] ic_way_status en", false,-1);
        tracep->declBit(c+11216,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[3] ic_way_status clk", false,-1);
        tracep->declBit(c+3840,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[3] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[3] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[3] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[3] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3850,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[3] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[3] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[3] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3851,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[3] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[3] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[3] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3850,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[3] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[3] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3852,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[3] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[3] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[3] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3850,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[3] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[4] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[4] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3799,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[4] ic_way_status en", false,-1);
        tracep->declBit(c+11216,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[4] ic_way_status clk", false,-1);
        tracep->declBit(c+3840,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[4] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[4] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[4] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[4] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3853,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[4] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[4] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[4] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3854,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[4] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[4] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[4] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3853,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[4] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[4] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3855,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[4] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[4] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[4] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3853,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[4] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[5] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[5] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3803,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[5] ic_way_status en", false,-1);
        tracep->declBit(c+11216,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[5] ic_way_status clk", false,-1);
        tracep->declBit(c+3840,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[5] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[5] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[5] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[5] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3856,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[5] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[5] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[5] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3857,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[5] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[5] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[5] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3856,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[5] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[5] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3858,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[5] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[5] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[5] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3856,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[5] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[6] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[6] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3807,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[6] ic_way_status en", false,-1);
        tracep->declBit(c+11216,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[6] ic_way_status clk", false,-1);
        tracep->declBit(c+3840,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[6] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[6] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[6] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[6] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3859,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[6] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[6] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[6] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3860,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[6] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[6] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[6] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3859,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[6] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[6] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3861,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[6] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[6] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[6] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3859,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[6] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[7] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[7] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3811,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[7] ic_way_status en", false,-1);
        tracep->declBit(c+11216,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[7] ic_way_status clk", false,-1);
        tracep->declBit(c+3840,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[7] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[7] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[7] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[7] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3862,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[7] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[7] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[7] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3863,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[7] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[7] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[7] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3862,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[7] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[7] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3864,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[7] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[7] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[7] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3862,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[2] WAY_STATUS[7] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[0] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[0] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3782,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[0] ic_way_status en", false,-1);
        tracep->declBit(c+11217,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[0] ic_way_status clk", false,-1);
        tracep->declBit(c+3865,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[0] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[0] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[0] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[0] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3866,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[0] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[0] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[0] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3867,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[0] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[0] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[0] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3866,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[0] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[0] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3868,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[0] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[0] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[0] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3866,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[0] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[1] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[1] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3787,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[1] ic_way_status en", false,-1);
        tracep->declBit(c+11217,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[1] ic_way_status clk", false,-1);
        tracep->declBit(c+3865,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[1] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[1] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[1] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[1] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3869,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[1] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[1] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[1] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3870,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[1] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[1] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[1] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3869,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[1] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[1] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3871,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[1] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[1] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[1] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3869,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[1] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[2] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[2] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3791,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[2] ic_way_status en", false,-1);
        tracep->declBit(c+11217,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[2] ic_way_status clk", false,-1);
        tracep->declBit(c+3865,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[2] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[2] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[2] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[2] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3872,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[2] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[2] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[2] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3873,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[2] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[2] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[2] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3872,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[2] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[2] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3874,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[2] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[2] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[2] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3872,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[2] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[3] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[3] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3795,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[3] ic_way_status en", false,-1);
        tracep->declBit(c+11217,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[3] ic_way_status clk", false,-1);
        tracep->declBit(c+3865,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[3] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[3] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[3] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[3] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3875,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[3] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[3] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[3] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3876,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[3] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[3] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[3] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3875,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[3] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[3] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3877,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[3] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[3] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[3] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3875,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[3] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[4] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[4] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3799,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[4] ic_way_status en", false,-1);
        tracep->declBit(c+11217,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[4] ic_way_status clk", false,-1);
        tracep->declBit(c+3865,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[4] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[4] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[4] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[4] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3878,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[4] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[4] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[4] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3879,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[4] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[4] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[4] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3878,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[4] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[4] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3880,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[4] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[4] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[4] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3878,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[4] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[5] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[5] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3803,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[5] ic_way_status en", false,-1);
        tracep->declBit(c+11217,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[5] ic_way_status clk", false,-1);
        tracep->declBit(c+3865,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[5] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[5] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[5] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[5] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3881,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[5] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[5] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[5] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3882,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[5] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[5] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[5] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3881,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[5] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[5] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3883,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[5] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[5] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[5] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3881,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[5] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[6] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[6] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3807,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[6] ic_way_status en", false,-1);
        tracep->declBit(c+11217,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[6] ic_way_status clk", false,-1);
        tracep->declBit(c+3865,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[6] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[6] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[6] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[6] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3884,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[6] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[6] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[6] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3885,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[6] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[6] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[6] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3884,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[6] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[6] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3886,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[6] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[6] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[6] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3884,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[6] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[7] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[7] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3811,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[7] ic_way_status en", false,-1);
        tracep->declBit(c+11217,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[7] ic_way_status clk", false,-1);
        tracep->declBit(c+3865,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[7] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[7] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[7] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[7] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3887,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[7] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[7] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[7] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3888,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[7] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[7] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[7] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3887,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[7] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[7] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3889,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[7] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[7] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[7] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3887,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[3] WAY_STATUS[7] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[0] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[0] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3782,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[0] ic_way_status en", false,-1);
        tracep->declBit(c+11218,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[0] ic_way_status clk", false,-1);
        tracep->declBit(c+3890,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[0] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[0] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[0] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[0] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3891,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[0] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[0] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[0] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3892,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[0] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[0] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[0] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3891,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[0] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[0] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3893,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[0] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[0] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[0] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3891,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[0] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[1] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[1] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3787,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[1] ic_way_status en", false,-1);
        tracep->declBit(c+11218,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[1] ic_way_status clk", false,-1);
        tracep->declBit(c+3890,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[1] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[1] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[1] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[1] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3894,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[1] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[1] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[1] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3895,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[1] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[1] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[1] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3894,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[1] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[1] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3896,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[1] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[1] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[1] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3894,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[1] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[2] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[2] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3791,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[2] ic_way_status en", false,-1);
        tracep->declBit(c+11218,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[2] ic_way_status clk", false,-1);
        tracep->declBit(c+3890,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[2] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[2] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[2] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[2] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3897,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[2] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[2] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[2] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3898,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[2] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[2] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[2] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3897,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[2] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[2] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3899,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[2] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[2] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[2] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3897,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[2] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[3] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[3] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3795,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[3] ic_way_status en", false,-1);
        tracep->declBit(c+11218,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[3] ic_way_status clk", false,-1);
        tracep->declBit(c+3890,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[3] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[3] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[3] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[3] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3900,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[3] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[3] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[3] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3901,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[3] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[3] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[3] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3900,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[3] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[3] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3902,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[3] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[3] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[3] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3900,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[3] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[4] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[4] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3799,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[4] ic_way_status en", false,-1);
        tracep->declBit(c+11218,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[4] ic_way_status clk", false,-1);
        tracep->declBit(c+3890,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[4] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[4] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[4] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[4] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3903,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[4] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[4] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[4] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3904,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[4] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[4] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[4] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3903,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[4] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[4] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3905,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[4] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[4] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[4] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3903,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[4] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[5] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[5] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3803,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[5] ic_way_status en", false,-1);
        tracep->declBit(c+11218,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[5] ic_way_status clk", false,-1);
        tracep->declBit(c+3890,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[5] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[5] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[5] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[5] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3906,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[5] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[5] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[5] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3907,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[5] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[5] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[5] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3906,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[5] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[5] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3908,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[5] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[5] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[5] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3906,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[5] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[6] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[6] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3807,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[6] ic_way_status en", false,-1);
        tracep->declBit(c+11218,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[6] ic_way_status clk", false,-1);
        tracep->declBit(c+3890,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[6] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[6] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[6] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[6] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3909,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[6] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[6] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[6] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3910,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[6] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[6] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[6] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3909,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[6] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[6] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3911,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[6] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[6] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[6] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3909,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[6] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[7] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[7] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3811,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[7] ic_way_status en", false,-1);
        tracep->declBit(c+11218,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[7] ic_way_status clk", false,-1);
        tracep->declBit(c+3890,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[7] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[7] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[7] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[7] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3912,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[7] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[7] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[7] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3913,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[7] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[7] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[7] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3912,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[7] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[7] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3914,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[7] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[7] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[7] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3912,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[4] WAY_STATUS[7] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[0] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[0] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3782,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[0] ic_way_status en", false,-1);
        tracep->declBit(c+11219,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[0] ic_way_status clk", false,-1);
        tracep->declBit(c+3915,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[0] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[0] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[0] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[0] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3916,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[0] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[0] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[0] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3917,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[0] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[0] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[0] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3916,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[0] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[0] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3918,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[0] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[0] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[0] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3916,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[0] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[1] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[1] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3787,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[1] ic_way_status en", false,-1);
        tracep->declBit(c+11219,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[1] ic_way_status clk", false,-1);
        tracep->declBit(c+3915,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[1] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[1] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[1] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[1] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3919,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[1] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[1] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[1] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3920,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[1] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[1] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[1] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3919,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[1] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[1] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3921,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[1] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[1] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[1] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3919,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[1] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[2] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[2] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3791,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[2] ic_way_status en", false,-1);
        tracep->declBit(c+11219,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[2] ic_way_status clk", false,-1);
        tracep->declBit(c+3915,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[2] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[2] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[2] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[2] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3922,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[2] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[2] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[2] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3923,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[2] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[2] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[2] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3922,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[2] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[2] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3924,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[2] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[2] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[2] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3922,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[2] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[3] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[3] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3795,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[3] ic_way_status en", false,-1);
        tracep->declBit(c+11219,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[3] ic_way_status clk", false,-1);
        tracep->declBit(c+3915,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[3] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[3] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[3] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[3] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3925,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[3] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[3] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[3] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3926,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[3] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[3] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[3] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3925,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[3] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[3] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3927,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[3] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[3] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[3] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3925,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[3] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[4] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[4] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3799,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[4] ic_way_status en", false,-1);
        tracep->declBit(c+11219,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[4] ic_way_status clk", false,-1);
        tracep->declBit(c+3915,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[4] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[4] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[4] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[4] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3928,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[4] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[4] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[4] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3929,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[4] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[4] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[4] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3928,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[4] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[4] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3930,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[4] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[4] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[4] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3928,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[4] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[5] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[5] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3803,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[5] ic_way_status en", false,-1);
        tracep->declBit(c+11219,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[5] ic_way_status clk", false,-1);
        tracep->declBit(c+3915,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[5] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[5] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[5] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[5] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3931,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[5] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[5] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[5] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3932,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[5] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[5] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[5] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3931,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[5] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[5] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3933,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[5] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[5] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[5] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3931,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[5] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[6] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[6] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3807,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[6] ic_way_status en", false,-1);
        tracep->declBit(c+11219,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[6] ic_way_status clk", false,-1);
        tracep->declBit(c+3915,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[6] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[6] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[6] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[6] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3934,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[6] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[6] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[6] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3935,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[6] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[6] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[6] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3934,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[6] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[6] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3936,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[6] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[6] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[6] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3934,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[6] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[7] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[7] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3811,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[7] ic_way_status en", false,-1);
        tracep->declBit(c+11219,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[7] ic_way_status clk", false,-1);
        tracep->declBit(c+3915,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[7] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[7] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[7] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[7] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3937,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[7] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[7] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[7] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3938,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[7] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[7] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[7] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3937,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[7] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[7] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[7] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[7] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[7] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3937,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[5] WAY_STATUS[7] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[0] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[0] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3782,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[0] ic_way_status en", false,-1);
        tracep->declBit(c+11220,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[0] ic_way_status clk", false,-1);
        tracep->declBit(c+3940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[0] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[0] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[0] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[0] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[0] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[0] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[0] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3942,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[0] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[0] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[0] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[0] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[0] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3943,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[0] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[0] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[0] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[0] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[1] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[1] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3787,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[1] ic_way_status en", false,-1);
        tracep->declBit(c+11220,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[1] ic_way_status clk", false,-1);
        tracep->declBit(c+3940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[1] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[1] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[1] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[1] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[1] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[1] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[1] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3945,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[1] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[1] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[1] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[1] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[1] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3946,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[1] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[1] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[1] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[1] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[2] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[2] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3791,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[2] ic_way_status en", false,-1);
        tracep->declBit(c+11220,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[2] ic_way_status clk", false,-1);
        tracep->declBit(c+3940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[2] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[2] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[2] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[2] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3947,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[2] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[2] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[2] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[2] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[2] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[2] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3947,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[2] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[2] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[2] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[2] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[2] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3947,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[2] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[3] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[3] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3795,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[3] ic_way_status en", false,-1);
        tracep->declBit(c+11220,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[3] ic_way_status clk", false,-1);
        tracep->declBit(c+3940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[3] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[3] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[3] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[3] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[3] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[3] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[3] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[3] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[3] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[3] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[3] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[3] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[3] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[3] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[3] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[3] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[4] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[4] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3799,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[4] ic_way_status en", false,-1);
        tracep->declBit(c+11220,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[4] ic_way_status clk", false,-1);
        tracep->declBit(c+3940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[4] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[4] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[4] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[4] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3953,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[4] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[4] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[4] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3954,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[4] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[4] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[4] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3953,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[4] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[4] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[4] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[4] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[4] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3953,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[4] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[5] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[5] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3803,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[5] ic_way_status en", false,-1);
        tracep->declBit(c+11220,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[5] ic_way_status clk", false,-1);
        tracep->declBit(c+3940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[5] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[5] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[5] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[5] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3956,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[5] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[5] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[5] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[5] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[5] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[5] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3956,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[5] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[5] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3958,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[5] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[5] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[5] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3956,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[5] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[6] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[6] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3807,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[6] ic_way_status en", false,-1);
        tracep->declBit(c+11220,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[6] ic_way_status clk", false,-1);
        tracep->declBit(c+3940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[6] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[6] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[6] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[6] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[6] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[6] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[6] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3960,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[6] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[6] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[6] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[6] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[6] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3961,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[6] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[6] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[6] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[6] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[7] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[7] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3811,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[7] ic_way_status en", false,-1);
        tracep->declBit(c+11220,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[7] ic_way_status clk", false,-1);
        tracep->declBit(c+3940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[7] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[7] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[7] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[7] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3962,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[7] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[7] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[7] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3963,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[7] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[7] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[7] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3962,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[7] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[7] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3964,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[7] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[7] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[7] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3962,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[6] WAY_STATUS[7] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[0] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[0] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3782,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[0] ic_way_status en", false,-1);
        tracep->declBit(c+11221,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[0] ic_way_status clk", false,-1);
        tracep->declBit(c+3965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[0] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[0] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[0] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[0] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[0] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[0] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[0] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[0] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[0] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[0] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[0] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[0] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[0] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[0] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[0] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[0] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[1] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[1] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3787,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[1] ic_way_status en", false,-1);
        tracep->declBit(c+11221,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[1] ic_way_status clk", false,-1);
        tracep->declBit(c+3965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[1] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[1] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[1] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[1] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[1] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[1] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[1] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[1] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[1] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[1] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[1] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[1] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[1] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[1] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[1] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[1] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[2] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[2] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3791,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[2] ic_way_status en", false,-1);
        tracep->declBit(c+11221,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[2] ic_way_status clk", false,-1);
        tracep->declBit(c+3965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[2] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[2] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[2] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[2] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[2] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[2] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[2] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3973,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[2] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[2] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[2] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[2] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[2] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[2] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[2] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[2] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[2] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[3] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[3] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3795,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[3] ic_way_status en", false,-1);
        tracep->declBit(c+11221,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[3] ic_way_status clk", false,-1);
        tracep->declBit(c+3965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[3] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[3] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[3] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[3] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3975,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[3] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[3] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[3] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[3] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[3] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[3] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3975,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[3] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[3] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3977,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[3] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[3] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[3] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3975,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[3] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[4] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[4] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3799,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[4] ic_way_status en", false,-1);
        tracep->declBit(c+11221,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[4] ic_way_status clk", false,-1);
        tracep->declBit(c+3965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[4] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[4] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[4] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[4] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[4] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[4] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[4] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3979,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[4] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[4] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[4] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[4] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[4] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3980,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[4] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[4] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[4] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[4] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[5] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[5] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3803,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[5] ic_way_status en", false,-1);
        tracep->declBit(c+11221,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[5] ic_way_status clk", false,-1);
        tracep->declBit(c+3965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[5] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[5] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[5] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[5] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3981,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[5] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[5] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[5] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3982,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[5] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[5] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[5] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3981,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[5] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[5] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3983,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[5] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[5] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[5] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3981,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[5] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[6] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[6] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3807,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[6] ic_way_status en", false,-1);
        tracep->declBit(c+11221,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[6] ic_way_status clk", false,-1);
        tracep->declBit(c+3965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[6] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[6] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[6] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[6] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3984,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[6] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[6] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[6] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3985,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[6] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[6] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[6] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3984,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[6] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[6] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3986,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[6] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[6] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[6] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3984,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[6] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[7] ic_way_status WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[7] ic_way_status din", false,-1, 2,0);
        tracep->declBit(c+3811,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[7] ic_way_status en", false,-1);
        tracep->declBit(c+11221,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[7] ic_way_status clk", false,-1);
        tracep->declBit(c+3965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[7] ic_way_status clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[7] ic_way_status rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[7] ic_way_status rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[7] ic_way_status scan_mode", false,-1);
        tracep->declBus(c+3987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[7] ic_way_status dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[7] ic_way_status dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[7] ic_way_status dffs din", false,-1, 2,0);
        tracep->declBit(c+3988,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[7] ic_way_status dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[7] ic_way_status dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[7] ic_way_status dffs rst_l", false,-1);
        tracep->declBus(c+3987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[7] ic_way_status dffs dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[7] ic_way_status dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+3989,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[7] ic_way_status dffs dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[7] ic_way_status dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[7] ic_way_status dffs dffs rst_l", false,-1);
        tracep->declBus(c+3987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_WAY_STATUS[7] WAY_STATUS[7] ic_way_status dffs dffs dout", false,-1, 2,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7575,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+3990,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7576,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+3990,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7577,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+3990,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7578,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+3991,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7579,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+3991,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7580,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+3991,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7581,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+3992,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7582,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+3992,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7583,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+3992,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7584,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+3993,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7585,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+3993,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7586,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+3993,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[0] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7587,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+3994,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7588,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+3994,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7589,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+3994,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7590,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+3995,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7591,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+3995,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7592,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+3995,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7593,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+3996,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7594,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+3996,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7595,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+3996,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7596,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+3997,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7597,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+3997,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7598,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+3997,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[1] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7599,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+3998,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7600,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+3998,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7601,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+3998,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7602,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+3999,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7603,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+3999,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7604,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+3999,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7605,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4000,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7606,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4000,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7607,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4000,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7608,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4001,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7609,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4001,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7610,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4001,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[2] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7611,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4002,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7612,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4002,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7613,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4002,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7614,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4003,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7615,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4003,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7616,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4003,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7617,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4004,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7618,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4004,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7619,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4004,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7620,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4005,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7621,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4005,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7622,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4005,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[3] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7623,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4006,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7624,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4006,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7625,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4006,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7626,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4007,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7627,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4007,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7628,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4007,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7629,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4008,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7630,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4008,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7631,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4008,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7632,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4009,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7633,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4009,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7634,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4009,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[4] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7635,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4010,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7636,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4010,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7637,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4010,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7638,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4011,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7639,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4011,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7640,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4011,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7641,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4012,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7642,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4012,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7643,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4012,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7644,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4013,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7645,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4013,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7646,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4013,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[5] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7647,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4014,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7648,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4014,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7649,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4014,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7650,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4015,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7651,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4015,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7652,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4015,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7653,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4016,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7654,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4016,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7655,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4016,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7656,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4017,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7657,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4017,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7658,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4017,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[6] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7659,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4018,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7660,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4018,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7661,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4018,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7662,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4019,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7663,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4019,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7664,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4019,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7665,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4020,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7666,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4020,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4020,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7668,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4021,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7669,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4021,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7670,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4021,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[7] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7671,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4022,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7672,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4022,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7673,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4022,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7674,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4023,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7675,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4023,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7676,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4023,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7677,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4024,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7678,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4024,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7679,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4024,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7680,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4025,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7681,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4025,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7682,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4025,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[8] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7683,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4026,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7684,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4026,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7685,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4026,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7686,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4027,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7687,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4027,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7688,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4027,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7689,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4028,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7690,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4028,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7691,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4028,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7692,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4029,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7693,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4029,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7694,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4029,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[9] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7695,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4030,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7696,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4030,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7697,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4030,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7698,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4031,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7699,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4031,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7700,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4031,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7701,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4032,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7702,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4032,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7703,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4032,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7704,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4033,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7705,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4033,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7706,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4033,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[10] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7707,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4034,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7708,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4034,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7709,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4034,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7710,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4035,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7711,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4035,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7712,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4035,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7713,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4036,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7714,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4036,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7715,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4036,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7716,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4037,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7717,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4037,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7718,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4037,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[11] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7719,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4038,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7720,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4038,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7721,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4038,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7722,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4039,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7723,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4039,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7724,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4039,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7725,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4040,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7726,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4040,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7727,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4040,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7728,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4041,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7729,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4041,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7730,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4041,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[12] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7731,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4042,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7732,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4042,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7733,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4042,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7734,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4043,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7735,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4043,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7736,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4043,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7737,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4044,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7738,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4044,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7739,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4044,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7740,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4045,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7741,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4045,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7742,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4045,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[13] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4046,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7744,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4046,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7745,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4046,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7746,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7747,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7748,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7749,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4048,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7750,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4048,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7751,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4048,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7752,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4049,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7753,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4049,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7754,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4049,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[14] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7755,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4050,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7756,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4050,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7757,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4050,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7758,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4051,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7759,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4051,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7760,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4051,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7761,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4052,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7762,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4052,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7763,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4052,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7764,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4053,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7765,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4053,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7766,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4053,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[15] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7767,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4054,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7768,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4054,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7769,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4054,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7770,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4055,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7771,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4055,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7772,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4055,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7773,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4056,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7774,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4056,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7775,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4056,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7776,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4057,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7777,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4057,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7778,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4057,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[16] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7779,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4058,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7780,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4058,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7781,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4058,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7782,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4059,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7783,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4059,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7784,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4059,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7785,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4060,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7786,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4060,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7787,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4060,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7788,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4061,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7789,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4061,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7790,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4061,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[17] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7791,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4062,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7792,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4062,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7793,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4062,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7794,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4063,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7795,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4063,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7796,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4063,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7797,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4064,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7798,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4064,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7799,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4064,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7800,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4065,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7801,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4065,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7802,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4065,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[18] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7803,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4066,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7804,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4066,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7805,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4066,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7806,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4067,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7807,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4067,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7808,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4067,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7809,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4068,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7810,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4068,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7811,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4068,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7812,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4069,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7813,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4069,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7814,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4069,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[19] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7815,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4070,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7816,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4070,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7817,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4070,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7818,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4071,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7819,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4071,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7820,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4071,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7821,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4072,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7822,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4072,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7823,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4072,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7824,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4073,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7825,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4073,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7826,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4073,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[20] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7827,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4074,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7828,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4074,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7829,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4074,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7830,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4075,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7831,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4075,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7832,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4075,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7833,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4076,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7834,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4076,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7835,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4076,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7836,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4077,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7837,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4077,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7838,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4077,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[21] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7839,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4078,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7840,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4078,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7841,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4078,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7842,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4079,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7843,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4079,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7844,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4079,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7845,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7846,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7847,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7848,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4081,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7849,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4081,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7850,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4081,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[22] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7851,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4082,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7852,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4082,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7853,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4082,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7854,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4083,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7855,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4083,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7856,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4083,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7857,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4084,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7858,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4084,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7859,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4084,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7860,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4085,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7861,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4085,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7862,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4085,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[23] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7863,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4086,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7864,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4086,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7865,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4086,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7866,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4087,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7867,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4087,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7868,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4087,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7869,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4088,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7870,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4088,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7871,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4088,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7872,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4089,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7873,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4089,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7874,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4089,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[24] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7875,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4090,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7876,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4090,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7877,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4090,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7878,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4091,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7879,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4091,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7880,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4091,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7881,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4092,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7882,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4092,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7883,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4092,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7884,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7885,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7886,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[25] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7887,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4094,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7888,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4094,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7889,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4094,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7890,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4095,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7891,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4095,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7892,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4095,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7893,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4096,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7894,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4096,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7895,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4096,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7896,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4097,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7897,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4097,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7898,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4097,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[26] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7899,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4098,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7900,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4098,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7901,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4098,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7902,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4099,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7903,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4099,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7904,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4099,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7905,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4100,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7906,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4100,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7907,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4100,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7908,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4101,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7909,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4101,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7910,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4101,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[27] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7911,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4102,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7912,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4102,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7913,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4102,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7914,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4103,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7915,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4103,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7916,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4103,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7917,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4104,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7918,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4104,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7919,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4104,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7920,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4105,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7921,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4105,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7922,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4105,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[28] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7923,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4106,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7924,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4106,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7925,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4106,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7926,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4107,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7927,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4107,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7928,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4107,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7929,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4108,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7930,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4108,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7931,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4108,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7932,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4109,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7933,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4109,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7934,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4109,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[29] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7935,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4110,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7936,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4110,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7937,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4110,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7938,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4111,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4111,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4111,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4112,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7942,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4112,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7943,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4112,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4113,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7945,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4113,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7946,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4113,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[30] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7947,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4114,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4114,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4114,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4115,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4115,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4115,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7953,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4116,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7954,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4116,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4116,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7956,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4117,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4117,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7958,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4117,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[0] TAG_VALID[31] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7575,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4118,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4118,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7960,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4118,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7578,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4119,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7961,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4119,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7962,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4119,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7581,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4120,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7963,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4120,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7964,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4120,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7584,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4121,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4121,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4121,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[0] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7587,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7590,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4123,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4123,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4123,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7593,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4124,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4124,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4124,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7596,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4125,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7973,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4125,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4125,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[1] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7599,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4126,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7975,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4126,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4126,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7602,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4127,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7977,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4127,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4127,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7605,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4128,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7979,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4128,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7980,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4128,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7608,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4129,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7981,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4129,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7982,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4129,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[2] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7611,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4130,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7983,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4130,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7984,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4130,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7614,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4131,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7985,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4131,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7986,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4131,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7617,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4132,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4132,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7988,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4132,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7620,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4133,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7989,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4133,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7990,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4133,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[3] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7623,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4134,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7991,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4134,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7992,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4134,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7626,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4135,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7993,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4135,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7994,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4135,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7629,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4136,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7995,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4136,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7996,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4136,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7632,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4137,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7997,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4137,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7998,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4137,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[4] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7635,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4138,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+7999,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4138,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8000,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4138,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7638,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4139,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8001,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4139,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8002,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4139,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7641,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4140,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8003,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4140,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8004,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4140,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7644,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4141,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8005,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4141,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8006,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4141,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[5] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7647,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4142,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8007,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4142,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8008,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4142,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7650,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4143,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8009,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4143,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8010,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4143,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7653,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4144,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8011,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4144,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8012,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4144,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7656,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4145,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8013,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4145,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8014,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4145,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[6] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7659,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4146,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8015,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4146,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8016,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4146,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7662,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4147,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8017,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4147,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8018,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4147,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7665,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4148,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8019,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4148,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8020,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4148,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7668,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4149,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8021,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4149,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8022,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4149,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[7] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7671,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4150,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8023,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4150,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8024,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4150,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7674,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4151,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8025,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4151,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8026,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4151,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7677,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4152,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8027,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4152,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8028,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4152,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7680,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4153,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8029,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4153,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8030,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4153,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[8] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7683,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4154,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8031,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4154,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8032,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4154,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7686,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4155,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8033,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4155,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8034,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4155,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7689,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4156,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8035,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4156,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8036,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4156,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7692,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4157,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8037,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4157,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8038,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4157,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[9] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7695,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4158,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8039,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4158,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8040,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4158,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7698,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4159,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8041,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4159,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8042,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4159,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7701,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4160,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8043,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4160,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8044,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4160,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7704,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4161,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8045,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4161,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8046,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4161,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[10] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7707,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4162,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4162,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8048,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4162,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7710,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4163,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8049,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4163,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8050,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4163,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7713,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4164,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8051,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4164,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8052,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4164,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7716,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4165,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8053,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4165,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8054,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4165,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[11] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7719,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4166,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8055,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4166,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8056,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4166,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7722,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4167,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8057,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4167,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8058,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4167,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7725,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4168,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8059,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4168,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8060,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4168,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7728,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8061,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8062,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[12] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7731,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4170,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8063,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4170,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8064,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4170,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7734,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4171,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8065,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4171,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8066,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4171,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7737,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4172,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8067,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4172,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8068,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4172,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7740,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4173,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8069,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4173,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8070,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4173,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[13] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4174,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8071,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4174,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8072,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4174,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7746,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4175,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8073,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4175,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8074,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4175,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7749,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4176,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8075,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4176,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8076,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4176,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7752,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4177,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8077,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4177,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8078,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4177,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[14] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7755,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4178,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8079,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4178,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4178,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7758,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4179,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8081,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4179,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8082,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4179,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7761,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4180,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8083,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4180,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8084,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4180,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7764,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4181,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8085,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4181,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8086,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4181,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[15] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7767,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4182,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8087,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4182,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8088,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4182,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7770,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4183,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8089,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4183,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8090,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4183,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7773,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4184,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8091,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4184,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8092,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4184,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7776,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4185,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4185,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8094,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4185,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[16] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7779,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4186,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8095,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4186,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8096,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4186,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7782,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4187,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8097,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4187,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8098,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4187,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7785,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4188,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8099,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4188,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8100,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4188,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7788,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4189,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8101,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4189,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8102,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4189,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[17] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7791,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4190,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8103,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4190,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8104,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4190,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7794,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4191,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8105,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4191,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8106,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4191,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7797,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4192,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8107,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4192,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8108,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4192,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7800,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4193,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8109,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4193,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8110,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4193,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[18] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7803,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4194,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8111,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4194,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8112,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4194,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7806,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4195,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8113,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4195,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8114,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4195,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7809,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4196,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8115,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4196,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8116,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4196,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7812,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4197,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8117,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4197,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8118,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4197,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[19] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7815,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4198,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8119,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4198,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8120,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4198,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7818,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4199,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8121,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4199,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4199,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7821,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4200,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8123,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4200,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8124,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4200,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7824,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4201,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8125,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4201,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8126,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4201,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[20] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7827,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4202,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8127,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4202,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8128,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4202,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7830,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4203,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8129,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4203,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8130,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4203,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7833,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4204,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8131,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4204,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8132,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4204,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7836,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4205,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8133,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4205,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8134,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4205,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[21] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7839,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4206,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8135,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4206,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8136,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4206,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7842,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4207,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8137,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4207,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8138,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4207,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7845,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4208,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8139,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4208,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8140,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4208,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7848,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4209,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8141,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4209,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8142,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4209,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[22] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7851,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4210,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8143,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4210,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8144,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4210,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7854,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4211,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8145,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4211,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8146,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4211,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7857,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4212,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8147,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4212,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8148,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4212,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7860,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4213,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8149,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4213,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8150,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4213,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[23] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7863,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4214,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8151,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4214,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8152,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4214,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7866,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8153,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8154,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7869,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4216,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8155,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4216,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8156,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4216,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7872,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4217,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8157,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4217,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8158,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4217,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[24] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7875,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4218,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8159,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4218,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8160,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4218,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7878,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4219,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8161,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4219,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8162,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4219,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7881,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4220,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8163,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4220,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8164,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4220,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7884,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4221,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8165,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4221,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8166,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4221,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[25] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7887,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8167,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8168,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7890,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8170,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7893,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8171,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8172,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7896,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8173,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8174,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[26] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7899,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8175,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8176,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7902,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8177,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8178,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7905,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8179,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8180,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7908,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8181,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8182,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[27] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7911,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4230,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8183,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4230,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8184,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4230,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7914,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4231,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8185,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4231,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8186,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4231,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7917,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8187,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8188,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7920,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4233,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8189,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4233,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8190,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4233,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[28] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7923,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4234,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8191,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4234,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8192,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4234,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7926,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8193,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8194,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7929,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4236,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8195,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4236,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8196,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4236,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7932,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4237,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8197,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4237,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8198,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4237,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[29] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7935,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4238,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8199,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4238,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8200,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4238,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7938,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4239,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8201,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4239,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8202,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4239,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4240,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8203,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4240,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8204,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4240,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4241,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8205,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4241,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8206,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4241,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[30] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way0_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way0_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7947,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way0_tagvalid_dup en", false,-1);
        tracep->declBit(c+11226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way0_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way0_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way0_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way0_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way0_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4242,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way0_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way0_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way0_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8207,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way0_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way0_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way0_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4242,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way0_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way0_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8208,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way0_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way0_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way0_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4242,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way0_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way1_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way1_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way1_tagvalid_dup en", false,-1);
        tracep->declBit(c+11227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way1_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way1_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way1_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way1_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way1_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4243,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way1_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way1_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way1_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8209,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way1_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way1_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way1_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4243,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way1_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way1_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8210,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way1_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way1_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way1_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4243,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way1_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way2_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way2_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7953,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way2_tagvalid_dup en", false,-1);
        tracep->declBit(c+11228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way2_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way2_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way2_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way2_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way2_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4244,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way2_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way2_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way2_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8211,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way2_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way2_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way2_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4244,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way2_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way2_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8212,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way2_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way2_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way2_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4244,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way2_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way3_tagvalid_dup WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way3_tagvalid_dup din", false,-1, 0,0);
        tracep->declBit(c+7956,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way3_tagvalid_dup en", false,-1);
        tracep->declBit(c+11229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way3_tagvalid_dup clk", false,-1);
        tracep->declBit(c+9972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way3_tagvalid_dup clken", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way3_tagvalid_dup rawclk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way3_tagvalid_dup rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way3_tagvalid_dup scan_mode", false,-1);
        tracep->declBus(c+4245,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way3_tagvalid_dup dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way3_tagvalid_dup dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+7574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way3_tagvalid_dup dffs din", false,-1, 0,0);
        tracep->declBit(c+8213,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way3_tagvalid_dup dffs en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way3_tagvalid_dup dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way3_tagvalid_dup dffs rst_l", false,-1);
        tracep->declBus(c+4245,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way3_tagvalid_dup dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way3_tagvalid_dup dffs dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8214,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way3_tagvalid_dup dffs dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way3_tagvalid_dup dffs dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way3_tagvalid_dup dffs dffs rst_l", false,-1);
        tracep->declBus(c+4245,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv ifu mem_ctl CLK_GRP_TAG_VALID[1] TAG_VALID[31] ic_way3_tagvalid_dup dffs dffs dout", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec clk", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec free_clk", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec active_clk", false,-1);
        tracep->declBit(c+2194,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_pause_state_cg", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec rst_l", false,-1);
        tracep->declBus(c+11073,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec rst_vec", false,-1, 31,1);
        tracep->declBit(c+9724,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec nmi_int", false,-1);
        tracep->declBus(c+9793,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec nmi_vec", false,-1, 31,1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i_cpu_halt_req", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i_cpu_run_req", false,-1);
        tracep->declBit(c+1937,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec o_cpu_halt_status", false,-1);
        tracep->declBit(c+1936,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec o_cpu_halt_ack", false,-1);
        tracep->declBit(c+1939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec o_cpu_run_ack", false,-1);
        tracep->declBit(c+1938,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec o_debug_mode_status", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec mpc_debug_halt_req", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec mpc_debug_run_req", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec mpc_reset_run_req", false,-1);
        tracep->declBit(c+9926,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec mpc_debug_halt_ack", false,-1);
        tracep->declBit(c+9927,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec mpc_debug_run_ack", false,-1);
        tracep->declBit(c+9928,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec debug_brkpt_status", false,-1);
        tracep->declBit(c+8396,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_ib0_valid_eff_d", false,-1);
        tracep->declBit(c+8395,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_ib1_valid_eff_d", false,-1);
        tracep->declBit(c+2178,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_pmu_i0_br_misp", false,-1);
        tracep->declBit(c+2179,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_pmu_i0_br_ataken", false,-1);
        tracep->declBit(c+2180,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_pmu_i0_pc4", false,-1);
        tracep->declBit(c+2119,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_pmu_i1_br_misp", false,-1);
        tracep->declBit(c+2181,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_pmu_i1_br_ataken", false,-1);
        tracep->declBit(c+2182,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_pmu_i1_pc4", false,-1);
        tracep->declBit(c+2040,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_nonblock_load_valid_dc3", false,-1);
        tracep->declBus(c+2041,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_nonblock_load_tag_dc3", false,-1, 2,0);
        tracep->declBit(c+2042,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_nonblock_load_inv_dc5", false,-1);
        tracep->declBus(c+2043,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_nonblock_load_inv_tag_dc5", false,-1, 2,0);
        tracep->declBit(c+2044,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_nonblock_load_data_valid", false,-1);
        tracep->declBit(c+2032,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_nonblock_load_data_error", false,-1);
        tracep->declBus(c+2045,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_nonblock_load_data_tag", false,-1, 2,0);
        tracep->declBus(c+2046,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_nonblock_load_data", false,-1, 31,0);
        tracep->declBit(c+2184,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_pmu_bus_trxn", false,-1);
        tracep->declBit(c+2185,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_pmu_bus_misaligned", false,-1);
        tracep->declBit(c+2186,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_pmu_bus_error", false,-1);
        tracep->declBit(c+2187,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_pmu_bus_busy", false,-1);
        tracep->declBit(c+2183,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_pmu_misaligned_dc3", false,-1);
        tracep->declBus(c+1967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_pmu_instr_aligned", false,-1, 1,0);
        tracep->declBit(c+1968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_pmu_align_stall", false,-1);
        tracep->declBit(c+9948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_pmu_fetch_stall", false,-1);
        tracep->declBit(c+2188,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_pmu_ic_miss", false,-1);
        tracep->declBit(c+2189,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_pmu_ic_hit", false,-1);
        tracep->declBit(c+2190,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_pmu_bus_error", false,-1);
        tracep->declBit(c+2191,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_pmu_bus_busy", false,-1);
        tracep->declBit(c+2192,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_pmu_bus_trxn", false,-1);
        tracep->declBus(c+1994,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_trigger_match_dc3", false,-1, 3,0);
        tracep->declBit(c+10548,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dbg_cmd_valid", false,-1);
        tracep->declBus(c+8823,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dbg_cmd_size", false,-1, 1,0);
        tracep->declBit(c+8821,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dbg_cmd_write", false,-1);
        tracep->declBus(c+8822,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dbg_cmd_type", false,-1, 1,0);
        tracep->declBus(c+8819,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dbg_cmd_addr", false,-1, 31,0);
        tracep->declBus(c+8885,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dbg_cmd_wrdata", false,-1, 1,0);
        tracep->declBit(c+2139,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_i0_icaf", false,-1);
        tracep->declBit(c+2140,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_i1_icaf", false,-1);
        tracep->declBit(c+2141,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_i0_icaf_second", false,-1);
        tracep->declBit(c+2142,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_i1_icaf_second", false,-1);
        tracep->declBit(c+2143,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_i0_perr", false,-1);
        tracep->declBit(c+2144,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_i1_perr", false,-1);
        tracep->declBit(c+2145,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_i0_sbecc", false,-1);
        tracep->declBit(c+2146,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_i1_sbecc", false,-1);
        tracep->declBit(c+2147,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_i0_dbecc", false,-1);
        tracep->declBit(c+2148,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_i1_dbecc", false,-1);
        tracep->declBit(c+1945,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_freeze_dc3", false,-1);
        tracep->declBit(c+2038,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_idle_any", false,-1);
        tracep->declBit(c+2039,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_halt_idle_any", false,-1);
        tracep->declArray(c+2149,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i0_brp", false,-1, 67,0);
        tracep->declArray(c+2152,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i1_brp", false,-1, 67,0);
        tracep->declQuad(c+2028,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_error_pkt_dc3", false,-1, 37,0);
        tracep->declBit(c+2030,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_single_ecc_error_incr", false,-1);
        tracep->declBit(c+2037,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_load_ecc_stbuf_full_dc3", false,-1);
        tracep->declBit(c+2032,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_imprecise_error_load_any", false,-1);
        tracep->declBit(c+2033,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_imprecise_error_store_any", false,-1);
        tracep->declBus(c+2034,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_imprecise_error_addr_any", false,-1, 31,0);
        tracep->declBit(c+2031,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_freeze_external_ints_dc3", false,-1);
        tracep->declBit(c+2093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i0_flush_lower_e4", false,-1);
        tracep->declBit(c+2094,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i1_flush_lower_e4", false,-1);
        tracep->declBus(c+2095,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i0_flush_path_e4", false,-1, 31,1);
        tracep->declBus(c+2096,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i1_flush_path_e4", false,-1, 31,1);
        tracep->declBus(c+2067,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_illegal_inst", false,-1, 15,0);
        tracep->declBit(c+2064,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_div_stall", false,-1);
        tracep->declBus(c+2062,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_div_result", false,-1, 31,0);
        tracep->declBit(c+2063,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_div_finish", false,-1);
        tracep->declBus(c+2059,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_mul_result_e3", false,-1, 31,0);
        tracep->declBus(c+2049,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_csr_rs1_e1", false,-1, 31,0);
        tracep->declBus(c+2026,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_result_dc3", false,-1, 31,0);
        tracep->declBus(c+2027,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_result_corr_dc4", false,-1, 31,0);
        tracep->declBit(c+2035,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_load_stall_any", false,-1);
        tracep->declBit(c+2036,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_store_stall_any", false,-1);
        tracep->declBit(c+9936,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dma_dccm_stall_any", false,-1);
        tracep->declBit(c+9937,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dma_iccm_stall_any", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec iccm_dma_sb_error", false,-1);
        tracep->declBit(c+2016,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i0_flush_final", false,-1);
        tracep->declBit(c+2017,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i1_flush_final", false,-1);
        tracep->declBus(c+1986,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_npc_e4", false,-1, 31,1);
        tracep->declBit(c+2018,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_flush_final", false,-1);
        tracep->declBus(c+1982,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i0_result_e1", false,-1, 31,0);
        tracep->declBus(c+1983,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i1_result_e1", false,-1, 31,0);
        tracep->declBus(c+2071,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i0_result_e4", false,-1, 31,0);
        tracep->declBus(c+2072,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i1_result_e4", false,-1, 31,0);
        tracep->declBit(c+2010,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_i0_valid", false,-1);
        tracep->declBit(c+2011,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_i1_valid", false,-1);
        tracep->declBus(c+2012,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_i0_instr", false,-1, 31,0);
        tracep->declBus(c+2013,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_i1_instr", false,-1, 31,0);
        tracep->declBus(c+2014,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_i0_pc", false,-1, 31,1);
        tracep->declBus(c+2015,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_i1_pc", false,-1, 31,1);
        tracep->declBit(c+2057,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_i0_pc4", false,-1);
        tracep->declBit(c+2058,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_i1_pc4", false,-1);
        tracep->declBus(c+1984,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i0_pc_e1", false,-1, 31,1);
        tracep->declBus(c+1985,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i1_pc_e1", false,-1, 31,1);
        tracep->declBit(c+2209,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec mexintpend", false,-1);
        tracep->declBit(c+9726,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec timer_int", false,-1);
        tracep->declBus(c+2205,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec pic_claimid", false,-1, 7,0);
        tracep->declBus(c+2206,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec pic_pl", false,-1, 3,0);
        tracep->declBit(c+2210,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec mhwakeup", false,-1);
        tracep->declBus(c+2207,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_meicurpl", false,-1, 3,0);
        tracep->declBus(c+2208,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_meipt", false,-1, 3,0);
        tracep->declQuad(c+1969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_ic_debug_rd_data", false,-1, 33,0);
        tracep->declBit(c+1971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_ic_debug_rd_data_valid", false,-1);
        tracep->declQuad(c+1972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_ic_diag_pkt", false,-1, 52,0);
        tracep->declBit(c+10757,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dbg_halt_req", false,-1);
        tracep->declBit(c+516,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dbg_resume_req", false,-1);
        tracep->declBit(c+2009,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_miss_state_idle", false,-1);
        tracep->declBit(c+9933,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_flush_noredir_wb", false,-1);
        tracep->declBit(c+9945,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_mpc_halted_only", false,-1);
        tracep->declBit(c+9946,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_dbg_halted", false,-1);
        tracep->declBit(c+2176,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_pmu_fw_halted", false,-1);
        tracep->declBit(c+1938,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_debug_mode", false,-1);
        tracep->declBit(c+9947,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_resume_ack", false,-1);
        tracep->declBit(c+10643,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_flush_leak_one_wb", false,-1);
        tracep->declBit(c+9934,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_flush_err_wb", false,-1);
        tracep->declBit(c+10273,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_stall_dma", false,-1);
        tracep->declBit(c+2177,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_debug_wdata_rs1_d", false,-1);
        tracep->declBus(c+2175,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_dbg_rddata", false,-1, 31,0);
        tracep->declBit(c+9943,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_dbg_cmd_done", false,-1);
        tracep->declBit(c+9944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_dbg_cmd_fail", false,-1);
        tracep->declArray(c+1989,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec trigger_pkt_any", false,-1, 151,0);
        tracep->declBus(c+2125,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i0_br_index_e4", false,-1, 5,4);
        tracep->declBus(c+2104,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i0_br_hist_e4", false,-1, 1,0);
        tracep->declBus(c+2105,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i0_br_bank_e4", false,-1, 1,0);
        tracep->declBit(c+2106,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i0_br_error_e4", false,-1);
        tracep->declBit(c+2107,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i0_br_start_error_e4", false,-1);
        tracep->declBit(c+2108,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i0_br_valid_e4", false,-1);
        tracep->declBit(c+2109,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i0_br_mp_e4", false,-1);
        tracep->declBit(c+2112,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i0_br_middle_e4", false,-1);
        tracep->declBus(c+2103,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i0_br_fghr_e4", false,-1, 4,0);
        tracep->declBus(c+2126,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i1_br_index_e4", false,-1, 5,4);
        tracep->declBus(c+2114,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i1_br_hist_e4", false,-1, 1,0);
        tracep->declBus(c+2115,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i1_br_bank_e4", false,-1, 1,0);
        tracep->declBit(c+2116,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i1_br_error_e4", false,-1);
        tracep->declBit(c+2117,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i1_br_start_error_e4", false,-1);
        tracep->declBit(c+2118,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i1_br_valid_e4", false,-1);
        tracep->declBit(c+2119,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i1_br_mp_e4", false,-1);
        tracep->declBit(c+2122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i1_br_middle_e4", false,-1);
        tracep->declBus(c+2113,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i1_br_fghr_e4", false,-1, 4,0);
        tracep->declBit(c+2124,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i1_br_way_e4", false,-1);
        tracep->declBit(c+2123,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec exu_i0_br_way_e4", false,-1);
        tracep->declBus(c+1974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec gpr_i0_rs1_d", false,-1, 31,0);
        tracep->declBus(c+1975,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec gpr_i0_rs2_d", false,-1, 31,0);
        tracep->declBus(c+1976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec gpr_i1_rs1_d", false,-1, 31,0);
        tracep->declBus(c+1977,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec gpr_i1_rs2_d", false,-1, 31,0);
        tracep->declBus(c+1997,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_immed_d", false,-1, 31,0);
        tracep->declBus(c+1998,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_immed_d", false,-1, 31,0);
        tracep->declBus(c+10265,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_br_immed_d", false,-1, 12,1);
        tracep->declBus(c+10266,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_br_immed_d", false,-1, 12,1);
        tracep->declBus(c+8393,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i0_ap", false,-1, 19,0);
        tracep->declBus(c+8394,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i1_ap", false,-1, 19,0);
        tracep->declBit(c+10267,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_alu_decode_d", false,-1);
        tracep->declBit(c+10268,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_alu_decode_d", false,-1);
        tracep->declBit(c+1999,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_select_pc_d", false,-1);
        tracep->declBit(c+2000,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_select_pc_d", false,-1);
        tracep->declBus(c+2001,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_pc_d", false,-1, 31,1);
        tracep->declBus(c+2002,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_pc_d", false,-1, 31,1);
        tracep->declBit(c+2003,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_rs1_bypass_en_d", false,-1);
        tracep->declBit(c+2004,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_rs2_bypass_en_d", false,-1);
        tracep->declBit(c+2005,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_rs1_bypass_en_d", false,-1);
        tracep->declBit(c+2006,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_rs2_bypass_en_d", false,-1);
        tracep->declBus(c+1978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i0_rs1_bypass_data_d", false,-1, 31,0);
        tracep->declBus(c+1979,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i0_rs2_bypass_data_d", false,-1, 31,0);
        tracep->declBus(c+1980,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i1_rs1_bypass_data_d", false,-1, 31,0);
        tracep->declBus(c+1981,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i1_rs2_bypass_data_d", false,-1, 31,0);
        tracep->declBit(c+1995,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_ib3_valid_d", false,-1);
        tracep->declBit(c+1996,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_ib2_valid_d", false,-1);
        tracep->declBus(c+8397,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec lsu_p", false,-1, 18,0);
        tracep->declBus(c+10270,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec mul_p", false,-1, 5,0);
        tracep->declBus(c+10271,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec div_p", false,-1, 2,0);
        tracep->declBus(c+2023,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_lsu_offset_d", false,-1, 11,0);
        tracep->declBit(c+2024,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_lsu_d", false,-1);
        tracep->declBit(c+2025,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_lsu_d", false,-1);
        tracep->declBit(c+2047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec flush_final_e3", false,-1);
        tracep->declBit(c+2048,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i0_flush_final_e3", false,-1);
        tracep->declBit(c+10269,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_csr_ren_d", false,-1);
        tracep->declBit(c+7553,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_cancel_e4", false,-1);
        tracep->declBit(c+2050,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_flush_lower_wb", false,-1);
        tracep->declBus(c+2055,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_flush_path_wb", false,-1, 31,1);
        tracep->declBit(c+2051,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_i0_kill_writeb_wb", false,-1);
        tracep->declBit(c+2052,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_i1_kill_writeb_wb", false,-1);
        tracep->declBit(c+9935,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_fence_i_wb", false,-1);
        tracep->declBit(c+2060,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_mul_d", false,-1);
        tracep->declBit(c+2061,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_mul_d", false,-1);
        tracep->declBit(c+2065,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_div_d", false,-1);
        tracep->declBit(c+2066,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_div_d", false,-1);
        tracep->declBit(c+2068,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_valid_e1", false,-1);
        tracep->declBit(c+2069,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_div_decode_e4", false,-1);
        tracep->declBus(c+2070,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec pred_correct_npc_e2", false,-1, 31,1);
        tracep->declBit(c+2073,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_rs1_bypass_en_e3", false,-1);
        tracep->declBit(c+2074,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_rs2_bypass_en_e3", false,-1);
        tracep->declBit(c+2075,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_rs1_bypass_en_e3", false,-1);
        tracep->declBit(c+2076,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_rs2_bypass_en_e3", false,-1);
        tracep->declBus(c+2077,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i0_rs1_bypass_data_e3", false,-1, 31,0);
        tracep->declBus(c+2078,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i0_rs2_bypass_data_e3", false,-1, 31,0);
        tracep->declBus(c+2079,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i1_rs1_bypass_data_e3", false,-1, 31,0);
        tracep->declBus(c+2080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i1_rs2_bypass_data_e3", false,-1, 31,0);
        tracep->declBit(c+2081,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_sec_decode_e3", false,-1);
        tracep->declBit(c+2082,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_sec_decode_e3", false,-1);
        tracep->declBus(c+2083,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_pc_e3", false,-1, 31,1);
        tracep->declBus(c+2084,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_pc_e3", false,-1, 31,1);
        tracep->declBit(c+2085,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_rs1_bypass_en_e2", false,-1);
        tracep->declBit(c+2086,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_rs2_bypass_en_e2", false,-1);
        tracep->declBit(c+2087,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_rs1_bypass_en_e2", false,-1);
        tracep->declBit(c+2088,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_rs2_bypass_en_e2", false,-1);
        tracep->declBus(c+2089,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i0_rs1_bypass_data_e2", false,-1, 31,0);
        tracep->declBus(c+2090,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i0_rs2_bypass_data_e2", false,-1, 31,0);
        tracep->declBus(c+2091,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i1_rs1_bypass_data_e2", false,-1, 31,0);
        tracep->declBus(c+2092,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i1_rs2_bypass_data_e2", false,-1, 31,0);
        tracep->declBus(c+2097,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_br0_wb_pkt", false,-1, 15,0);
        tracep->declBus(c+2098,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_br1_wb_pkt", false,-1, 15,0);
        tracep->declBus(c+7549,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_perfcnt0", false,-1, 1,0);
        tracep->declBus(c+7550,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_perfcnt1", false,-1, 1,0);
        tracep->declBus(c+7551,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_perfcnt2", false,-1, 1,0);
        tracep->declBus(c+7552,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_perfcnt3", false,-1, 1,0);
        tracep->declArray(c+8400,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i0_predict_p_d", false,-1, 73,0);
        tracep->declArray(c+8403,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i1_predict_p_d", false,-1, 73,0);
        tracep->declBit(c+8398,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_lsu_decode_d", false,-1);
        tracep->declBus(c+2136,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i0_result_e4_eff", false,-1, 31,0);
        tracep->declBus(c+2137,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i1_result_e4_eff", false,-1, 31,0);
        tracep->declBit(c+2053,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_i0_valid_e4", false,-1);
        tracep->declBit(c+2054,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_i1_valid_e4", false,-1);
        tracep->declBus(c+2138,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec i0_result_e2", false,-1, 31,0);
        tracep->declBus(c+2056,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_mrac_ff", false,-1, 31,0);
        tracep->declBus(c+1987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_i0_pc_e4", false,-1, 31,1);
        tracep->declBus(c+1988,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_i1_pc_e4", false,-1, 31,1);
        tracep->declBus(c+10274,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_data_en", false,-1, 4,2);
        tracep->declBus(c+10275,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_ctl_en", false,-1, 4,1);
        tracep->declBus(c+10276,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_data_en", false,-1, 4,2);
        tracep->declBus(c+10277,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_ctl_en", false,-1, 4,1);
        tracep->declBit(c+10278,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_nonblock_load_freeze_dc2", false,-1);
        tracep->declBus(c+2195,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_i0_cinst", false,-1, 15,0);
        tracep->declBus(c+2196,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec ifu_i1_cinst", false,-1, 15,0);
        tracep->declArray(c+2197,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec trace_rv_trace_pkt", false,-1, 237,0);
        tracep->declBit(c+2167,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_sideeffect_posted_disable", false,-1);
        tracep->declBit(c+1966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_core_ecc_disable", false,-1);
        tracep->declBit(c+2161,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_sec_alu_disable", false,-1);
        tracep->declBit(c+2162,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_non_blocking_disable", false,-1);
        tracep->declBit(c+2163,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_fast_div_disable", false,-1);
        tracep->declBit(c+2164,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_bpred_disable", false,-1);
        tracep->declBit(c+2165,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_wb_coalescing_disable", false,-1);
        tracep->declBit(c+2166,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_ld_miss_byp_wb_disable", false,-1);
        tracep->declBus(c+2168,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_dma_qos_prty", false,-1, 2,0);
        tracep->declBit(c+2169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_misc_clk_override", false,-1);
        tracep->declBit(c+2170,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_exu_clk_override", false,-1);
        tracep->declBit(c+2171,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_ifu_clk_override", false,-1);
        tracep->declBit(c+2172,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_lsu_clk_override", false,-1);
        tracep->declBit(c+2173,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_bus_clk_override", false,-1);
        tracep->declBit(c+2174,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_pic_clk_override", false,-1);
        tracep->declBit(c+1964,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_dccm_clk_override", false,-1);
        tracep->declBit(c+1965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_icm_clk_override", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec scan_mode", false,-1);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec GPR_BANKS", false,-1, 31,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec GPR_BANKS_LOG2", false,-1, 31,0);
        tracep->declBit(c+4246,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_dec_clk_override", false,-1);
        tracep->declBit(c+4246,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec clk_override", false,-1);
        tracep->declBit(c+4247,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_ib1_valid_d", false,-1);
        tracep->declBit(c+4248,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_ib0_valid_d", false,-1);
        tracep->declBus(c+10279,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_pmu_instr_decoded", false,-1, 1,0);
        tracep->declBit(c+10280,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_pmu_decode_stall", false,-1);
        tracep->declBit(c+10281,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_pmu_presync_stall", false,-1);
        tracep->declBit(c+4249,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_pmu_postsync_stall", false,-1);
        tracep->declBit(c+4250,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_wr_pause_wb", false,-1);
        tracep->declBit(c+4251,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_rs1_en_d", false,-1);
        tracep->declBit(c+4252,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_rs2_en_d", false,-1);
        tracep->declBit(c+10273,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_fence_pending", false,-1);
        tracep->declBus(c+4253,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_rs1_d", false,-1, 4,0);
        tracep->declBus(c+4254,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_rs2_d", false,-1, 4,0);
        tracep->declBit(c+4255,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_rs1_en_d", false,-1);
        tracep->declBit(c+4256,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_rs2_en_d", false,-1);
        tracep->declBus(c+4257,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_rs1_d", false,-1, 4,0);
        tracep->declBus(c+4258,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_rs2_d", false,-1, 4,0);
        tracep->declBus(c+4259,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_instr_d", false,-1, 31,0);
        tracep->declBus(c+4260,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_instr_d", false,-1, 31,0);
        tracep->declBit(c+4261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_pipelining_disable", false,-1);
        tracep->declBit(c+4262,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_dual_issue_disable", false,-1);
        tracep->declBus(c+4263,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_waddr_wb", false,-1, 4,0);
        tracep->declBit(c+4264,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_wen_wb", false,-1);
        tracep->declBus(c+2175,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_wdata_wb", false,-1, 31,0);
        tracep->declBus(c+4265,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_waddr_wb", false,-1, 4,0);
        tracep->declBit(c+4266,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_wen_wb", false,-1);
        tracep->declBus(c+4267,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_wdata_wb", false,-1, 31,0);
        tracep->declBit(c+4268,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_csr_wen_wb", false,-1);
        tracep->declBus(c+4269,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_csr_rdaddr_d", false,-1, 11,0);
        tracep->declBus(c+4270,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_csr_wraddr_wb", false,-1, 11,0);
        tracep->declBus(c+4271,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_csr_wrdata_wb", false,-1, 31,0);
        tracep->declBus(c+4272,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_csr_rddata_d", false,-1, 31,0);
        tracep->declBit(c+8215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_csr_legal_d", false,-1);
        tracep->declBit(c+4273,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_csr_wen_unq_d", false,-1);
        tracep->declBit(c+4274,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_csr_any_unq_d", false,-1);
        tracep->declBit(c+4275,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_csr_stall_int_ff", false,-1);
        tracep->declBus(c+9973,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_packet_e4", false,-1, 25,0);
        tracep->declBit(c+4276,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_pc4_d", false,-1);
        tracep->declBit(c+4277,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_pc4_d", false,-1);
        tracep->declBit(c+4278,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_presync_d", false,-1);
        tracep->declBit(c+4279,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_postsync_d", false,-1);
        tracep->declBit(c+9974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_debug_stall", false,-1);
        tracep->declBus(c+4280,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_illegal_inst", false,-1, 31,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec wen_bank_id", false,-1);
        tracep->declBus(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec wr_bank_id", false,-1, 0,0);
        tracep->declBit(c+4281,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_icaf_d", false,-1);
        tracep->declBit(c+4282,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_icaf_d", false,-1);
        tracep->declBit(c+4283,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_perr_d", false,-1);
        tracep->declBit(c+4284,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_perr_d", false,-1);
        tracep->declBit(c+4285,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_sbecc_d", false,-1);
        tracep->declBit(c+4286,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_sbecc_d", false,-1);
        tracep->declBit(c+4287,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_dbecc_d", false,-1);
        tracep->declBit(c+4288,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_dbecc_d", false,-1);
        tracep->declBit(c+4289,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_icaf_second_d", false,-1);
        tracep->declBit(c+10282,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_decode_d", false,-1);
        tracep->declBit(c+10283,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_decode_d", false,-1);
        tracep->declBus(c+4290,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_trigger_match_d", false,-1, 3,0);
        tracep->declBus(c+4291,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_trigger_match_d", false,-1, 3,0);
        tracep->declBit(c+4292,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_debug_fence_d", false,-1);
        tracep->declBit(c+4293,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_nonblock_load_wen", false,-1);
        tracep->declBus(c+4294,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_nonblock_load_waddr", false,-1, 4,0);
        tracep->declBit(c+9975,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_flush_pause_wb", false,-1);
        tracep->declBit(c+4295,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_load_e4", false,-1);
        tracep->declBit(c+4296,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_pause_state", false,-1);
        tracep->declArray(c+4297,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_brp", false,-1, 67,0);
        tracep->declArray(c+4300,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_brp", false,-1, 67,0);
        tracep->declBus(c+4303,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_cinst_d", false,-1, 15,0);
        tracep->declBus(c+4304,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_cinst_d", false,-1, 15,0);
        tracep->declBus(c+4305,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_inst_wb1", false,-1, 31,0);
        tracep->declBus(c+4306,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_inst_wb1", false,-1, 31,0);
        tracep->declBus(c+4307,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i0_pc_wb1", false,-1, 31,1);
        tracep->declBus(c+4308,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_i1_pc_wb1", false,-1, 31,1);
        tracep->declBit(c+4309,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_i1_valid_wb1", false,-1);
        tracep->declBit(c+4310,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_i0_valid_wb1", false,-1);
        tracep->declBit(c+4311,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_int_valid_wb1", false,-1);
        tracep->declBus(c+4312,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_exc_cause_wb1", false,-1, 4,0);
        tracep->declBus(c+4313,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_mtval_wb1", false,-1, 31,0);
        tracep->declBit(c+4314,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_i0_exc_valid_wb1", false,-1);
        tracep->declBit(c+4315,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec dec_tlu_i1_exc_valid_wb1", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff free_clk", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff active_clk", false,-1);
        tracep->declBit(c+10548,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dbg_cmd_valid", false,-1);
        tracep->declBit(c+8821,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dbg_cmd_write", false,-1);
        tracep->declBus(c+8822,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dbg_cmd_type", false,-1, 1,0);
        tracep->declBus(c+8823,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dbg_cmd_size", false,-1, 1,0);
        tracep->declBus(c+8819,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dbg_cmd_addr", false,-1, 31,0);
        tracep->declBit(c+2018,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff exu_flush_final", false,-1);
        tracep->declBit(c+8396,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_ib0_valid_eff_d", false,-1);
        tracep->declBit(c+8395,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_ib1_valid_eff_d", false,-1);
        tracep->declArray(c+2149,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff i0_brp", false,-1, 67,0);
        tracep->declArray(c+2152,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff i1_brp", false,-1, 67,0);
        tracep->declBit(c+2057,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i0_pc4", false,-1);
        tracep->declBit(c+2058,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i1_pc4", false,-1);
        tracep->declBit(c+2010,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i0_valid", false,-1);
        tracep->declBit(c+2011,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i1_valid", false,-1);
        tracep->declBit(c+2139,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i0_icaf", false,-1);
        tracep->declBit(c+2140,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i1_icaf", false,-1);
        tracep->declBit(c+2141,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i0_icaf_second", false,-1);
        tracep->declBit(c+2142,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i1_icaf_second", false,-1);
        tracep->declBit(c+2143,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i0_perr", false,-1);
        tracep->declBit(c+2144,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i1_perr", false,-1);
        tracep->declBit(c+2145,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i0_sbecc", false,-1);
        tracep->declBit(c+2146,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i1_sbecc", false,-1);
        tracep->declBit(c+2147,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i0_dbecc", false,-1);
        tracep->declBit(c+2148,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i1_dbecc", false,-1);
        tracep->declBus(c+2012,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i0_instr", false,-1, 31,0);
        tracep->declBus(c+2013,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i1_instr", false,-1, 31,0);
        tracep->declBus(c+2014,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i0_pc", false,-1, 31,1);
        tracep->declBus(c+2015,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i1_pc", false,-1, 31,1);
        tracep->declBit(c+10282,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_i0_decode_d", false,-1);
        tracep->declBit(c+10283,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_i1_decode_d", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff rst_l", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff clk", false,-1);
        tracep->declBit(c+1995,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_ib3_valid_d", false,-1);
        tracep->declBit(c+1996,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_ib2_valid_d", false,-1);
        tracep->declBit(c+4247,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_ib1_valid_d", false,-1);
        tracep->declBit(c+4248,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_ib0_valid_d", false,-1);
        tracep->declBus(c+4259,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_i0_instr_d", false,-1, 31,0);
        tracep->declBus(c+4260,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_i1_instr_d", false,-1, 31,0);
        tracep->declBus(c+2001,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_i0_pc_d", false,-1, 31,1);
        tracep->declBus(c+2002,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_i1_pc_d", false,-1, 31,1);
        tracep->declBit(c+4276,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_i0_pc4_d", false,-1);
        tracep->declBit(c+4277,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_i1_pc4_d", false,-1);
        tracep->declArray(c+4297,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_i0_brp", false,-1, 67,0);
        tracep->declArray(c+4300,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_i1_brp", false,-1, 67,0);
        tracep->declBit(c+4281,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_i0_icaf_d", false,-1);
        tracep->declBit(c+4282,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_i1_icaf_d", false,-1);
        tracep->declBit(c+4289,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_i0_icaf_second_d", false,-1);
        tracep->declBit(c+4283,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_i0_perr_d", false,-1);
        tracep->declBit(c+4284,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_i1_perr_d", false,-1);
        tracep->declBit(c+4285,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_i0_sbecc_d", false,-1);
        tracep->declBit(c+4286,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_i1_sbecc_d", false,-1);
        tracep->declBit(c+4287,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_i0_dbecc_d", false,-1);
        tracep->declBit(c+4288,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_i1_dbecc_d", false,-1);
        tracep->declBit(c+2177,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_debug_wdata_rs1_d", false,-1);
        tracep->declBit(c+4292,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_debug_fence_d", false,-1);
        tracep->declBus(c+2195,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i0_cinst", false,-1, 15,0);
        tracep->declBus(c+2196,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i1_cinst", false,-1, 15,0);
        tracep->declBus(c+4303,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_i0_cinst_d", false,-1, 15,0);
        tracep->declBus(c+4304,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dec_i1_cinst_d", false,-1, 15,0);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff scan_mode", false,-1);
        tracep->declBus(c+10956,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff TOTAL_INT", false,-1, 31,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff DCCM_BITS", false,-1, 31,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff DCCM_BANK_BITS", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff DCCM_NUM_BANKS", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff DCCM_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+11077,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff DCCM_FDATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff DCCM_BYTE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10943,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff DCCM_ECC_WIDTH", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff LSU_RDBUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff DMA_BUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff LSU_STBUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff LSU_SB_BITS", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff DEC_INSTBUF_DEPTH", false,-1, 31,0);
        tracep->declBus(c+11078,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ICCM_SIZE", false,-1, 31,0);
        tracep->declBus(c+11079,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ICCM_BITS", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ICCM_NUM_BANKS", false,-1, 31,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ICCM_BANK_BITS", false,-1, 31,0);
        tracep->declBus(c+10961,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ICCM_INDEX_BITS", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ICCM_BANK_HI", false,-1, 31,0);
        tracep->declBus(c+10959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ICACHE_TAG_HIGH", false,-1, 31,0);
        tracep->declBus(c+10954,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ICACHE_TAG_LOW", false,-1, 31,0);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ICACHE_IC_DEPTH", false,-1, 31,0);
        tracep->declBus(c+11080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ICACHE_TAG_DEPTH", false,-1, 31,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff LSU_BUS_TAG", false,-1, 31,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff DMA_BUS_TAG", false,-1, 31,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff SB_BUS_TAG", false,-1, 31,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff IFU_BUS_TAG", false,-1, 31,0);
        tracep->declBit(c+4316,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff flush_final", false,-1);
        tracep->declBus(c+8663,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ibval_in", false,-1, 3,0);
        tracep->declBus(c+4317,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ibval", false,-1, 3,0);
        tracep->declBus(c+8406,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib3_in", false,-1, 31,0);
        tracep->declBus(c+8407,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib2_in", false,-1, 31,0);
        tracep->declBus(c+8408,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1_in", false,-1, 31,0);
        tracep->declBus(c+10828,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0_in", false,-1, 31,0);
        tracep->declBus(c+4318,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib3", false,-1, 31,0);
        tracep->declBus(c+4319,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib2", false,-1, 31,0);
        tracep->declBus(c+4260,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1", false,-1, 31,0);
        tracep->declBus(c+4259,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0", false,-1, 31,0);
        tracep->declQuad(c+8409,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc3_in", false,-1, 36,0);
        tracep->declQuad(c+8411,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc2_in", false,-1, 36,0);
        tracep->declQuad(c+8413,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1_in", false,-1, 36,0);
        tracep->declQuad(c+8664,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0_in", false,-1, 36,0);
        tracep->declQuad(c+4320,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc3", false,-1, 36,0);
        tracep->declQuad(c+4322,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc2", false,-1, 36,0);
        tracep->declQuad(c+4324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1", false,-1, 36,0);
        tracep->declQuad(c+4326,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0", false,-1, 36,0);
        tracep->declBus(c+8415,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst3_in", false,-1, 15,0);
        tracep->declBus(c+8416,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst2_in", false,-1, 15,0);
        tracep->declBus(c+8417,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1_in", false,-1, 15,0);
        tracep->declBus(c+8666,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0_in", false,-1, 15,0);
        tracep->declBus(c+4328,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst3", false,-1, 15,0);
        tracep->declBus(c+4329,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst2", false,-1, 15,0);
        tracep->declBus(c+4304,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1", false,-1, 15,0);
        tracep->declBus(c+4303,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0", false,-1, 15,0);
        tracep->declBit(c+10284,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff write_i1_ib3", false,-1);
        tracep->declBit(c+10285,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff write_i0_ib3", false,-1);
        tracep->declBit(c+10286,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff write_i1_ib2", false,-1);
        tracep->declBit(c+10287,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff write_i0_ib2", false,-1);
        tracep->declBit(c+10288,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff write_i1_ib1", false,-1);
        tracep->declBit(c+10289,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff write_i0_ib1", false,-1);
        tracep->declBit(c+10550,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff write_i0_ib0", false,-1);
        tracep->declBit(c+10290,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff shift2", false,-1);
        tracep->declBit(c+10291,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff shift1", false,-1);
        tracep->declBit(c+10292,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff shift0", false,-1);
        tracep->declBit(c+10293,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff shift_ib1_ib0", false,-1);
        tracep->declBit(c+10294,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff shift_ib2_ib1", false,-1);
        tracep->declBit(c+10295,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff shift_ib3_ib2", false,-1);
        tracep->declBit(c+10296,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff shift_ib2_ib0", false,-1);
        tracep->declBit(c+10297,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff shift_ib3_ib1", false,-1);
        tracep->declBit(c+4330,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i0_val", false,-1);
        tracep->declBit(c+4331,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i1_val", false,-1);
        tracep->declBit(c+10551,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff debug_valid", false,-1);
        tracep->declBus(c+8886,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dreg", false,-1, 4,0);
        tracep->declBus(c+8887,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff dcsr", false,-1, 11,0);
        tracep->declBus(c+10829,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0_debug_in", false,-1, 31,0);
        tracep->declBit(c+10552,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff debug_read", false,-1);
        tracep->declBit(c+10553,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff debug_write", false,-1);
        tracep->declBit(c+10830,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff debug_read_gpr", false,-1);
        tracep->declBit(c+10554,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff debug_write_gpr", false,-1);
        tracep->declBit(c+10831,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff debug_read_csr", false,-1);
        tracep->declBit(c+10555,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff debug_write_csr", false,-1);
        tracep->declBus(c+10556,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ibvalid", false,-1, 3,0);
        tracep->declBus(c+8706,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff i0_wen", false,-1, 3,0);
        tracep->declBus(c+4332,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff i1_wen", false,-1, 3,1);
        tracep->declBus(c+10298,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff shift_ibval", false,-1, 3,0);
        tracep->declBus(c+10557,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ibwrite", false,-1, 3,0);
        tracep->declQuad(c+4333,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i1_pcdata", false,-1, 36,0);
        tracep->declQuad(c+4335,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ifu_i0_pcdata", false,-1, 36,0);
        tracep->declArray(c+8418,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp3_in", false,-1, 67,0);
        tracep->declArray(c+4337,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp3", false,-1, 67,0);
        tracep->declArray(c+8421,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp2_in", false,-1, 67,0);
        tracep->declArray(c+4340,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp2", false,-1, 67,0);
        tracep->declArray(c+8424,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1_in", false,-1, 67,0);
        tracep->declArray(c+4300,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1", false,-1, 67,0);
        tracep->declArray(c+8667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0_in", false,-1, 67,0);
        tracep->declArray(c+4297,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0", false,-1, 67,0);
        tracep->declBit(c+10832,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff debug_fence_in", false,-1);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff flush_upperff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2018,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff flush_upperff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff flush_upperff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff flush_upperff rst_l", false,-1);
        tracep->declBus(c+4316,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff flush_upperff dout", false,-1, 0,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ibvalff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8663,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ibvalff din", false,-1, 3,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ibvalff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ibvalff rst_l", false,-1);
        tracep->declBus(c+4317,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ibvalff dout", false,-1, 3,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+8417,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1ff din", false,-1, 15,0);
        tracep->declBit(c+10558,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1ff scan_mode", false,-1);
        tracep->declBus(c+4304,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1ff dout", false,-1, 15,0);
        tracep->declBit(c+11230,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1ff l1clk", false,-1);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8417,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1ff genblock dff din", false,-1, 15,0);
        tracep->declBit(c+10558,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1ff genblock dff rst_l", false,-1);
        tracep->declBus(c+4304,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1ff genblock dff dout", false,-1, 15,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8670,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1ff genblock dff dffs din", false,-1, 15,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4304,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst1ff genblock dff dffs dout", false,-1, 15,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+8666,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0ff din", false,-1, 15,0);
        tracep->declBit(c+10559,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0ff scan_mode", false,-1);
        tracep->declBus(c+4303,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0ff dout", false,-1, 15,0);
        tracep->declBit(c+11231,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0ff l1clk", false,-1);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8666,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0ff genblock dff din", false,-1, 15,0);
        tracep->declBit(c+10559,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0ff genblock dff rst_l", false,-1);
        tracep->declBus(c+4303,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0ff genblock dff dout", false,-1, 15,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8671,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0ff genblock dff dffs din", false,-1, 15,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4303,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff cinst0ff genblock dff dffs dout", false,-1, 15,0);
        tracep->declBus(c+11232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1ff OVERRIDE", false,-1, 31,0);
        tracep->declQuad(c+8413,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1ff din", false,-1, 36,0);
        tracep->declBit(c+10558,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1ff scan_mode", false,-1);
        tracep->declQuad(c+4324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1ff dout", false,-1, 36,0);
        tracep->declBit(c+11233,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1ff l1clk", false,-1);
        tracep->declBus(c+11232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declQuad(c+8413,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1ff genblock dff din", false,-1, 36,0);
        tracep->declBit(c+10558,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1ff genblock dff rst_l", false,-1);
        tracep->declQuad(c+4324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1ff genblock dff dout", false,-1, 36,0);
        tracep->declBus(c+11232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declQuad(c+8672,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1ff genblock dff dffs din", false,-1, 36,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1ff genblock dff dffs rst_l", false,-1);
        tracep->declQuad(c+4324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc1ff genblock dff dffs dout", false,-1, 36,0);
        tracep->declBus(c+11232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0ff OVERRIDE", false,-1, 31,0);
        tracep->declQuad(c+8664,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0ff din", false,-1, 36,0);
        tracep->declBit(c+10559,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0ff scan_mode", false,-1);
        tracep->declQuad(c+4326,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0ff dout", false,-1, 36,0);
        tracep->declBit(c+11234,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0ff l1clk", false,-1);
        tracep->declBus(c+11232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declQuad(c+8664,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0ff genblock dff din", false,-1, 36,0);
        tracep->declBit(c+10559,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0ff genblock dff rst_l", false,-1);
        tracep->declQuad(c+4326,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0ff genblock dff dout", false,-1, 36,0);
        tracep->declBus(c+11232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declQuad(c+8674,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0ff genblock dff dffs din", false,-1, 36,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0ff genblock dff dffs rst_l", false,-1);
        tracep->declQuad(c+4326,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff pc0ff genblock dff dffs dout", false,-1, 36,0);
        tracep->declBus(c+11235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1ff OVERRIDE", false,-1, 31,0);
        tracep->declArray(c+8424,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1ff din", false,-1, 67,0);
        tracep->declBit(c+10558,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1ff scan_mode", false,-1);
        tracep->declArray(c+4300,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1ff dout", false,-1, 67,0);
        tracep->declBit(c+11236,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1ff l1clk", false,-1);
        tracep->declBus(c+11235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declArray(c+8424,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1ff genblock dff din", false,-1, 67,0);
        tracep->declBit(c+10558,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1ff genblock dff rst_l", false,-1);
        tracep->declArray(c+4300,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1ff genblock dff dout", false,-1, 67,0);
        tracep->declBus(c+11235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declArray(c+8676,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1ff genblock dff dffs din", false,-1, 67,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1ff genblock dff dffs rst_l", false,-1);
        tracep->declArray(c+4300,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp1ff genblock dff dffs dout", false,-1, 67,0);
        tracep->declBus(c+11235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0ff OVERRIDE", false,-1, 31,0);
        tracep->declArray(c+8667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0ff din", false,-1, 67,0);
        tracep->declBit(c+10559,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0ff scan_mode", false,-1);
        tracep->declArray(c+4297,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0ff dout", false,-1, 67,0);
        tracep->declBit(c+11237,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0ff l1clk", false,-1);
        tracep->declBus(c+11235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declArray(c+8667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0ff genblock dff din", false,-1, 67,0);
        tracep->declBit(c+10559,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0ff genblock dff rst_l", false,-1);
        tracep->declArray(c+4297,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0ff genblock dff dout", false,-1, 67,0);
        tracep->declBus(c+11235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declArray(c+8679,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0ff genblock dff dffs din", false,-1, 67,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0ff genblock dff dffs rst_l", false,-1);
        tracep->declArray(c+4297,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff bp0ff genblock dff dffs dout", false,-1, 67,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+8408,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1ff din", false,-1, 31,0);
        tracep->declBit(c+10558,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1ff scan_mode", false,-1);
        tracep->declBus(c+4260,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1ff dout", false,-1, 31,0);
        tracep->declBit(c+11238,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1ff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8408,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1ff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10558,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1ff genblock dff rst_l", false,-1);
        tracep->declBus(c+4260,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1ff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8682,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1ff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4260,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib1ff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff debug_wdata_rs1ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10560,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff debug_wdata_rs1ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff debug_wdata_rs1ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff debug_wdata_rs1ff rst_l", false,-1);
        tracep->declBus(c+2177,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff debug_wdata_rs1ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff debug_fence_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10832,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff debug_fence_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff debug_fence_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff debug_fence_ff rst_l", false,-1);
        tracep->declBus(c+4292,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff debug_fence_ff dout", false,-1, 0,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+10828,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0ff din", false,-1, 31,0);
        tracep->declBit(c+10559,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0ff scan_mode", false,-1);
        tracep->declBus(c+4259,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0ff dout", false,-1, 31,0);
        tracep->declBit(c+11239,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0ff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10828,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0ff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10559,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0ff genblock dff rst_l", false,-1);
        tracep->declBus(c+4259,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0ff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+10833,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0ff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4259,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff ib0ff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst3ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst3ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+8415,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst3ff din", false,-1, 15,0);
        tracep->declBit(c+10561,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst3ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst3ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst3ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst3ff scan_mode", false,-1);
        tracep->declBus(c+4328,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst3ff dout", false,-1, 15,0);
        tracep->declBit(c+11240,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst3ff l1clk", false,-1);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst3ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8415,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst3ff genblock dff din", false,-1, 15,0);
        tracep->declBit(c+10561,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst3ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst3ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst3ff genblock dff rst_l", false,-1);
        tracep->declBus(c+4328,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst3ff genblock dff dout", false,-1, 15,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst3ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8683,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst3ff genblock dff dffs din", false,-1, 15,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst3ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst3ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4328,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst3ff genblock dff dffs dout", false,-1, 15,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst2ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst2ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+8416,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst2ff din", false,-1, 15,0);
        tracep->declBit(c+10562,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst2ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst2ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst2ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst2ff scan_mode", false,-1);
        tracep->declBus(c+4329,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst2ff dout", false,-1, 15,0);
        tracep->declBit(c+11241,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst2ff l1clk", false,-1);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst2ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8416,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst2ff genblock dff din", false,-1, 15,0);
        tracep->declBit(c+10562,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst2ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst2ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst2ff genblock dff rst_l", false,-1);
        tracep->declBus(c+4329,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst2ff genblock dff dout", false,-1, 15,0);
        tracep->declBus(c+11047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst2ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8684,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst2ff genblock dff dffs din", false,-1, 15,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst2ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst2ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4329,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk3 cinst2ff genblock dff dffs dout", false,-1, 15,0);
        tracep->declBus(c+11232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc3ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc3ff OVERRIDE", false,-1, 31,0);
        tracep->declQuad(c+8409,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc3ff din", false,-1, 36,0);
        tracep->declBit(c+10561,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc3ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc3ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc3ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc3ff scan_mode", false,-1);
        tracep->declQuad(c+4320,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc3ff dout", false,-1, 36,0);
        tracep->declBit(c+11242,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc3ff l1clk", false,-1);
        tracep->declBus(c+11232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc3ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declQuad(c+8409,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc3ff genblock dff din", false,-1, 36,0);
        tracep->declBit(c+10561,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc3ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc3ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc3ff genblock dff rst_l", false,-1);
        tracep->declQuad(c+4320,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc3ff genblock dff dout", false,-1, 36,0);
        tracep->declBus(c+11232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc3ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declQuad(c+8685,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc3ff genblock dff dffs din", false,-1, 36,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc3ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc3ff genblock dff dffs rst_l", false,-1);
        tracep->declQuad(c+4320,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc3ff genblock dff dffs dout", false,-1, 36,0);
        tracep->declBus(c+11232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc2ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc2ff OVERRIDE", false,-1, 31,0);
        tracep->declQuad(c+8411,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc2ff din", false,-1, 36,0);
        tracep->declBit(c+10562,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc2ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc2ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc2ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc2ff scan_mode", false,-1);
        tracep->declQuad(c+4322,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc2ff dout", false,-1, 36,0);
        tracep->declBit(c+11243,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc2ff l1clk", false,-1);
        tracep->declBus(c+11232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc2ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declQuad(c+8411,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc2ff genblock dff din", false,-1, 36,0);
        tracep->declBit(c+10562,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc2ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc2ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc2ff genblock dff rst_l", false,-1);
        tracep->declQuad(c+4322,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc2ff genblock dff dout", false,-1, 36,0);
        tracep->declBus(c+11232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc2ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declQuad(c+8687,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc2ff genblock dff dffs din", false,-1, 36,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc2ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc2ff genblock dff dffs rst_l", false,-1);
        tracep->declQuad(c+4322,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk5 pc2ff genblock dff dffs dout", false,-1, 36,0);
        tracep->declBus(c+11235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp3ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp3ff OVERRIDE", false,-1, 31,0);
        tracep->declArray(c+8418,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp3ff din", false,-1, 67,0);
        tracep->declBit(c+10561,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp3ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp3ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp3ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp3ff scan_mode", false,-1);
        tracep->declArray(c+4337,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp3ff dout", false,-1, 67,0);
        tracep->declBit(c+11244,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp3ff l1clk", false,-1);
        tracep->declBus(c+11235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp3ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declArray(c+8418,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp3ff genblock dff din", false,-1, 67,0);
        tracep->declBit(c+10561,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp3ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp3ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp3ff genblock dff rst_l", false,-1);
        tracep->declArray(c+4337,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp3ff genblock dff dout", false,-1, 67,0);
        tracep->declBus(c+11235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp3ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declArray(c+8689,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp3ff genblock dff dffs din", false,-1, 67,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp3ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp3ff genblock dff dffs rst_l", false,-1);
        tracep->declArray(c+4337,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp3ff genblock dff dffs dout", false,-1, 67,0);
        tracep->declBus(c+11235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp2ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp2ff OVERRIDE", false,-1, 31,0);
        tracep->declArray(c+8421,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp2ff din", false,-1, 67,0);
        tracep->declBit(c+10562,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp2ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp2ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp2ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp2ff scan_mode", false,-1);
        tracep->declArray(c+4340,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp2ff dout", false,-1, 67,0);
        tracep->declBit(c+11245,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp2ff l1clk", false,-1);
        tracep->declBus(c+11235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp2ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declArray(c+8421,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp2ff genblock dff din", false,-1, 67,0);
        tracep->declBit(c+10562,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp2ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp2ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp2ff genblock dff rst_l", false,-1);
        tracep->declArray(c+4340,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp2ff genblock dff dout", false,-1, 67,0);
        tracep->declBus(c+11235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp2ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declArray(c+8692,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp2ff genblock dff dffs din", false,-1, 67,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp2ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp2ff genblock dff dffs rst_l", false,-1);
        tracep->declArray(c+4340,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk7 bp2ff genblock dff dffs dout", false,-1, 67,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib3ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib3ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+8406,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib3ff din", false,-1, 31,0);
        tracep->declBit(c+10561,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib3ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib3ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib3ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib3ff scan_mode", false,-1);
        tracep->declBus(c+4318,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib3ff dout", false,-1, 31,0);
        tracep->declBit(c+11246,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib3ff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib3ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8406,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib3ff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10561,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib3ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib3ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib3ff genblock dff rst_l", false,-1);
        tracep->declBus(c+4318,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib3ff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib3ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8695,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib3ff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib3ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib3ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4318,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib3ff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib2ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib2ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+8407,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib2ff din", false,-1, 31,0);
        tracep->declBit(c+10562,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib2ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib2ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib2ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib2ff scan_mode", false,-1);
        tracep->declBus(c+4319,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib2ff dout", false,-1, 31,0);
        tracep->declBit(c+11247,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib2ff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib2ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8407,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib2ff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10562,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib2ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib2ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib2ff genblock dff rst_l", false,-1);
        tracep->declBus(c+4319,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib2ff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib2ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8696,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib2ff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib2ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib2ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4319,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec instbuff genblk9 ib2ff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+4303,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_cinst_d", false,-1, 15,0);
        tracep->declBus(c+4304,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_cinst_d", false,-1, 15,0);
        tracep->declBus(c+4305,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_inst_wb1", false,-1, 31,0);
        tracep->declBus(c+4306,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_inst_wb1", false,-1, 31,0);
        tracep->declBus(c+4307,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_pc_wb1", false,-1, 31,1);
        tracep->declBus(c+4308,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_pc_wb1", false,-1, 31,1);
        tracep->declBit(c+2040,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_nonblock_load_valid_dc3", false,-1);
        tracep->declBus(c+2041,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_nonblock_load_tag_dc3", false,-1, 2,0);
        tracep->declBit(c+2042,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_nonblock_load_inv_dc5", false,-1);
        tracep->declBus(c+2043,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_nonblock_load_inv_tag_dc5", false,-1, 2,0);
        tracep->declBit(c+2044,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_nonblock_load_data_valid", false,-1);
        tracep->declBit(c+2032,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_nonblock_load_data_error", false,-1);
        tracep->declBus(c+2045,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_nonblock_load_data_tag", false,-1, 2,0);
        tracep->declBus(c+4290,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_trigger_match_d", false,-1, 3,0);
        tracep->declBus(c+4291,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_trigger_match_d", false,-1, 3,0);
        tracep->declBit(c+4250,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_tlu_wr_pause_wb", false,-1);
        tracep->declBit(c+4261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_tlu_pipelining_disable", false,-1);
        tracep->declBit(c+4262,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_tlu_dual_issue_disable", false,-1);
        tracep->declBit(c+2161,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_tlu_sec_alu_disable", false,-1);
        tracep->declBus(c+1994,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_trigger_match_dc3", false,-1, 3,0);
        tracep->declBit(c+2183,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_pmu_misaligned_dc3", false,-1);
        tracep->declBit(c+9974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_tlu_debug_stall", false,-1);
        tracep->declBit(c+10643,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_tlu_flush_leak_one_wb", false,-1);
        tracep->declBit(c+4292,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_debug_fence_d", false,-1);
        tracep->declBus(c+8885,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dbg_cmd_wrdata", false,-1, 1,0);
        tracep->declBit(c+4281,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_icaf_d", false,-1);
        tracep->declBit(c+4282,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_icaf_d", false,-1);
        tracep->declBit(c+4289,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_icaf_second_d", false,-1);
        tracep->declBit(c+4283,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_perr_d", false,-1);
        tracep->declBit(c+4284,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_perr_d", false,-1);
        tracep->declBit(c+4285,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_sbecc_d", false,-1);
        tracep->declBit(c+4286,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_sbecc_d", false,-1);
        tracep->declBit(c+4287,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_dbecc_d", false,-1);
        tracep->declBit(c+4288,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_dbecc_d", false,-1);
        tracep->declArray(c+4297,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_brp", false,-1, 67,0);
        tracep->declArray(c+4300,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_brp", false,-1, 67,0);
        tracep->declBus(c+2067,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode ifu_illegal_inst", false,-1, 15,0);
        tracep->declBus(c+2001,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_pc_d", false,-1, 31,1);
        tracep->declBit(c+1945,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_freeze_dc3", false,-1);
        tracep->declBit(c+2039,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_halt_idle_any", false,-1);
        tracep->declBit(c+2035,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_load_stall_any", false,-1);
        tracep->declBit(c+2036,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_store_stall_any", false,-1);
        tracep->declBit(c+9936,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dma_dccm_stall_any", false,-1);
        tracep->declBit(c+2063,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode exu_div_finish", false,-1);
        tracep->declBit(c+2064,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode exu_div_stall", false,-1);
        tracep->declBus(c+2062,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode exu_div_result", false,-1, 31,0);
        tracep->declBit(c+2051,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_tlu_i0_kill_writeb_wb", false,-1);
        tracep->declBit(c+2052,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_tlu_i1_kill_writeb_wb", false,-1);
        tracep->declBit(c+2050,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_tlu_flush_lower_wb", false,-1);
        tracep->declBit(c+9975,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_tlu_flush_pause_wb", false,-1);
        tracep->declBit(c+4278,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_tlu_presync_d", false,-1);
        tracep->declBit(c+4279,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_tlu_postsync_d", false,-1);
        tracep->declBus(c+2059,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode exu_mul_result_e3", false,-1, 31,0);
        tracep->declBit(c+4276,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_pc4_d", false,-1);
        tracep->declBit(c+4277,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_pc4_d", false,-1);
        tracep->declBus(c+4272,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_csr_rddata_d", false,-1, 31,0);
        tracep->declBit(c+8215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_csr_legal_d", false,-1);
        tracep->declBus(c+2049,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode exu_csr_rs1_e1", false,-1, 31,0);
        tracep->declBus(c+2026,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_result_dc3", false,-1, 31,0);
        tracep->declBus(c+2027,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_result_corr_dc4", false,-1, 31,0);
        tracep->declBit(c+2016,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode exu_i0_flush_final", false,-1);
        tracep->declBit(c+2017,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode exu_i1_flush_final", false,-1);
        tracep->declBus(c+1984,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode exu_i0_pc_e1", false,-1, 31,1);
        tracep->declBus(c+1985,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode exu_i1_pc_e1", false,-1, 31,1);
        tracep->declBus(c+4259,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_instr_d", false,-1, 31,0);
        tracep->declBus(c+4260,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_instr_d", false,-1, 31,0);
        tracep->declBit(c+4248,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_ib0_valid_d", false,-1);
        tracep->declBit(c+4247,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_ib1_valid_d", false,-1);
        tracep->declBus(c+1982,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode exu_i0_result_e1", false,-1, 31,0);
        tracep->declBus(c+1983,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode exu_i1_result_e1", false,-1, 31,0);
        tracep->declBus(c+2071,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode exu_i0_result_e4", false,-1, 31,0);
        tracep->declBus(c+2072,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode exu_i1_result_e4", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode clk", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode active_clk", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode free_clk", false,-1);
        tracep->declBit(c+4246,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode clk_override", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode rst_l", false,-1);
        tracep->declBit(c+4251,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_rs1_en_d", false,-1);
        tracep->declBit(c+4252,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_rs2_en_d", false,-1);
        tracep->declBus(c+4253,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_rs1_d", false,-1, 4,0);
        tracep->declBus(c+4254,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_rs2_d", false,-1, 4,0);
        tracep->declBus(c+1997,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_immed_d", false,-1, 31,0);
        tracep->declBit(c+4255,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_rs1_en_d", false,-1);
        tracep->declBit(c+4256,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_rs2_en_d", false,-1);
        tracep->declBus(c+4257,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_rs1_d", false,-1, 4,0);
        tracep->declBus(c+4258,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_rs2_d", false,-1, 4,0);
        tracep->declBus(c+1998,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_immed_d", false,-1, 31,0);
        tracep->declBus(c+10265,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_br_immed_d", false,-1, 12,1);
        tracep->declBus(c+10266,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_br_immed_d", false,-1, 12,1);
        tracep->declBus(c+8393,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_ap", false,-1, 19,0);
        tracep->declBus(c+8394,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_ap", false,-1, 19,0);
        tracep->declBit(c+10282,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_decode_d", false,-1);
        tracep->declBit(c+10283,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_decode_d", false,-1);
        tracep->declBit(c+8396,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_ib0_valid_eff_d", false,-1);
        tracep->declBit(c+8395,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_ib1_valid_eff_d", false,-1);
        tracep->declBit(c+10267,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_alu_decode_d", false,-1);
        tracep->declBit(c+10268,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_alu_decode_d", false,-1);
        tracep->declBus(c+1978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs1_bypass_data_d", false,-1, 31,0);
        tracep->declBus(c+1979,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs2_bypass_data_d", false,-1, 31,0);
        tracep->declBus(c+1980,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_bypass_data_d", false,-1, 31,0);
        tracep->declBus(c+1981,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_bypass_data_d", false,-1, 31,0);
        tracep->declBus(c+4263,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_waddr_wb", false,-1, 4,0);
        tracep->declBit(c+4264,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_wen_wb", false,-1);
        tracep->declBus(c+2175,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_wdata_wb", false,-1, 31,0);
        tracep->declBus(c+4265,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_waddr_wb", false,-1, 4,0);
        tracep->declBit(c+4266,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_wen_wb", false,-1);
        tracep->declBus(c+4267,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_wdata_wb", false,-1, 31,0);
        tracep->declBit(c+1999,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_select_pc_d", false,-1);
        tracep->declBit(c+2000,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_select_pc_d", false,-1);
        tracep->declBit(c+2003,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_rs1_bypass_en_d", false,-1);
        tracep->declBit(c+2004,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_rs2_bypass_en_d", false,-1);
        tracep->declBit(c+2005,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_rs1_bypass_en_d", false,-1);
        tracep->declBit(c+2006,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_rs2_bypass_en_d", false,-1);
        tracep->declBus(c+8397,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_p", false,-1, 18,0);
        tracep->declBus(c+10270,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode mul_p", false,-1, 5,0);
        tracep->declBus(c+10271,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode div_p", false,-1, 2,0);
        tracep->declBus(c+2023,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_lsu_offset_d", false,-1, 11,0);
        tracep->declBit(c+2024,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_lsu_d", false,-1);
        tracep->declBit(c+2025,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_lsu_d", false,-1);
        tracep->declBit(c+2060,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_mul_d", false,-1);
        tracep->declBit(c+2061,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_mul_d", false,-1);
        tracep->declBit(c+2065,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_div_d", false,-1);
        tracep->declBit(c+2066,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_div_d", false,-1);
        tracep->declBit(c+2047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode flush_final_e3", false,-1);
        tracep->declBit(c+2048,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_flush_final_e3", false,-1);
        tracep->declBit(c+10269,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_csr_ren_d", false,-1);
        tracep->declBit(c+4273,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_csr_wen_unq_d", false,-1);
        tracep->declBit(c+4274,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_csr_any_unq_d", false,-1);
        tracep->declBit(c+4268,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_csr_wen_wb", false,-1);
        tracep->declBus(c+4269,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_csr_rdaddr_d", false,-1, 11,0);
        tracep->declBus(c+4270,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_csr_wraddr_wb", false,-1, 11,0);
        tracep->declBus(c+4271,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_csr_wrdata_wb", false,-1, 31,0);
        tracep->declBit(c+4275,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_csr_stall_int_ff", false,-1);
        tracep->declBit(c+2053,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_tlu_i0_valid_e4", false,-1);
        tracep->declBit(c+2054,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_tlu_i1_valid_e4", false,-1);
        tracep->declBus(c+9973,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_tlu_packet_e4", false,-1, 25,0);
        tracep->declBit(c+10273,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_fence_pending", false,-1);
        tracep->declBus(c+1987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_tlu_i0_pc_e4", false,-1, 31,1);
        tracep->declBus(c+1988,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_tlu_i1_pc_e4", false,-1, 31,1);
        tracep->declBus(c+4280,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_illegal_inst", false,-1, 31,0);
        tracep->declBit(c+2068,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_valid_e1", false,-1);
        tracep->declBit(c+2069,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_div_decode_e4", false,-1);
        tracep->declBus(c+2070,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode pred_correct_npc_e2", false,-1, 31,1);
        tracep->declBit(c+2073,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_rs1_bypass_en_e3", false,-1);
        tracep->declBit(c+2074,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_rs2_bypass_en_e3", false,-1);
        tracep->declBit(c+2075,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_rs1_bypass_en_e3", false,-1);
        tracep->declBit(c+2076,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_rs2_bypass_en_e3", false,-1);
        tracep->declBus(c+2077,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs1_bypass_data_e3", false,-1, 31,0);
        tracep->declBus(c+2078,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs2_bypass_data_e3", false,-1, 31,0);
        tracep->declBus(c+2079,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_bypass_data_e3", false,-1, 31,0);
        tracep->declBus(c+2080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_bypass_data_e3", false,-1, 31,0);
        tracep->declBit(c+2081,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_sec_decode_e3", false,-1);
        tracep->declBit(c+2082,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_sec_decode_e3", false,-1);
        tracep->declBus(c+2083,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_pc_e3", false,-1, 31,1);
        tracep->declBus(c+2084,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_pc_e3", false,-1, 31,1);
        tracep->declBit(c+2085,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_rs1_bypass_en_e2", false,-1);
        tracep->declBit(c+2086,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_rs2_bypass_en_e2", false,-1);
        tracep->declBit(c+2087,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_rs1_bypass_en_e2", false,-1);
        tracep->declBit(c+2088,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_rs2_bypass_en_e2", false,-1);
        tracep->declBus(c+2089,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs1_bypass_data_e2", false,-1, 31,0);
        tracep->declBus(c+2090,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs2_bypass_data_e2", false,-1, 31,0);
        tracep->declBus(c+2091,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_bypass_data_e2", false,-1, 31,0);
        tracep->declBus(c+2092,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_bypass_data_e2", false,-1, 31,0);
        tracep->declArray(c+8400,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_predict_p_d", false,-1, 73,0);
        tracep->declArray(c+8403,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_predict_p_d", false,-1, 73,0);
        tracep->declBit(c+8398,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_lsu_decode_d", false,-1);
        tracep->declBus(c+2136,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_result_e4_eff", false,-1, 31,0);
        tracep->declBus(c+2137,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_result_e4_eff", false,-1, 31,0);
        tracep->declBus(c+2138,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_result_e2", false,-1, 31,0);
        tracep->declBus(c+10274,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_data_en", false,-1, 4,2);
        tracep->declBus(c+10275,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_ctl_en", false,-1, 4,1);
        tracep->declBus(c+10276,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_data_en", false,-1, 4,2);
        tracep->declBus(c+10277,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i1_ctl_en", false,-1, 4,1);
        tracep->declBus(c+10279,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_pmu_instr_decoded", false,-1, 1,0);
        tracep->declBit(c+10280,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_pmu_decode_stall", false,-1);
        tracep->declBit(c+10281,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_pmu_presync_stall", false,-1);
        tracep->declBit(c+4249,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_pmu_postsync_stall", false,-1);
        tracep->declBit(c+4293,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_nonblock_load_wen", false,-1);
        tracep->declBus(c+4294,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_nonblock_load_waddr", false,-1, 4,0);
        tracep->declBit(c+10278,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_nonblock_load_freeze_dc2", false,-1);
        tracep->declBit(c+4296,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_pause_state", false,-1);
        tracep->declBit(c+2194,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_pause_state_cg", false,-1);
        tracep->declBit(c+4295,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_load_e4", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode scan_mode", false,-1);
        tracep->declBus(c+4343,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dec_i0_pc_d_ext", false,-1, 31,0);
        tracep->declQuad(c+4344,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_dp_raw", false,-1, 49,0);
        tracep->declQuad(c+4346,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_dp", false,-1, 49,0);
        tracep->declQuad(c+4348,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_dp_raw", false,-1, 49,0);
        tracep->declQuad(c+4350,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_dp", false,-1, 49,0);
        tracep->declBus(c+4259,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0", false,-1, 31,0);
        tracep->declBus(c+4260,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1", false,-1, 31,0);
        tracep->declBit(c+4248,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_valid_d", false,-1);
        tracep->declBit(c+4247,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_valid_d", false,-1);
        tracep->declBus(c+1982,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_result_e1", false,-1, 31,0);
        tracep->declBus(c+1983,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_result_e1", false,-1, 31,0);
        tracep->declBus(c+4352,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_result_e2", false,-1, 31,0);
        tracep->declBus(c+4353,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_result_e3", false,-1, 31,0);
        tracep->declBus(c+4354,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_result_e3", false,-1, 31,0);
        tracep->declBus(c+4355,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_result_e4", false,-1, 31,0);
        tracep->declBus(c+4356,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_result_e4", false,-1, 31,0);
        tracep->declBus(c+2175,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_result_wb", false,-1, 31,0);
        tracep->declBus(c+4267,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_result_wb", false,-1, 31,0);
        tracep->declBus(c+1984,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_pc_e1", false,-1, 31,1);
        tracep->declBus(c+1985,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_pc_e1", false,-1, 31,1);
        tracep->declBus(c+4357,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_pc_e2", false,-1, 31,1);
        tracep->declBus(c+4358,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_pc_e2", false,-1, 31,1);
        tracep->declBus(c+2083,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_pc_e3", false,-1, 31,1);
        tracep->declBus(c+2084,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_pc_e3", false,-1, 31,1);
        tracep->declBus(c+4359,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_pc_e4", false,-1, 31,1);
        tracep->declBus(c+1988,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_pc_e4", false,-1, 31,1);
        tracep->declBus(c+4360,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs1bypass", false,-1, 9,0);
        tracep->declBus(c+4361,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs2bypass", false,-1, 9,0);
        tracep->declBus(c+4362,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1bypass", false,-1, 9,0);
        tracep->declBus(c+4363,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2bypass", false,-1, 9,0);
        tracep->declBit(c+4364,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_jalimm20", false,-1);
        tracep->declBit(c+4365,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_jalimm20", false,-1);
        tracep->declBit(c+4366,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_uiimm20", false,-1);
        tracep->declBit(c+4367,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_uiimm20", false,-1);
        tracep->declBit(c+8427,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_decode_d", false,-1);
        tracep->declBus(c+4368,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_immed_d", false,-1, 31,0);
        tracep->declBit(c+10299,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_presync", false,-1);
        tracep->declBit(c+10300,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_postsync", false,-1);
        tracep->declBit(c+4249,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode postsync_stall", false,-1);
        tracep->declBit(c+4369,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode ps_stall", false,-1);
        tracep->declBit(c+4370,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode prior_inflight", false,-1);
        tracep->declBit(c+4371,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode prior_inflight_e1e4", false,-1);
        tracep->declBit(c+4372,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode prior_inflight_wb", false,-1);
        tracep->declBit(c+8428,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_clr_d", false,-1);
        tracep->declBit(c+8429,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_set_d", false,-1);
        tracep->declBit(c+8430,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_write_d", false,-1);
        tracep->declBit(c+4373,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_clr_e1", false,-1);
        tracep->declBit(c+4374,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_set_e1", false,-1);
        tracep->declBit(c+4375,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_write_e1", false,-1);
        tracep->declBit(c+4376,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_imm_e1", false,-1);
        tracep->declBus(c+4377,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_mask_e1", false,-1, 31,0);
        tracep->declBus(c+4378,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_data_e1", false,-1, 31,0);
        tracep->declBus(c+4379,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_data_in", false,-1, 31,0);
        tracep->declBus(c+4380,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_data", false,-1, 31,0);
        tracep->declBit(c+4381,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_data_wen", false,-1);
        tracep->declBus(c+4382,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csrimm_e1", false,-1, 4,0);
        tracep->declBus(c+4383,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_rddata_e1", false,-1, 31,0);
        tracep->declBit(c+2050,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode flush_lower_wb", false,-1);
        tracep->declBit(c+4384,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_load_block_d", false,-1);
        tracep->declBit(c+4385,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_mul_block_d", false,-1);
        tracep->declBit(c+4386,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_load2_block_d", false,-1);
        tracep->declBit(c+4387,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_mul2_block_d", false,-1);
        tracep->declBit(c+8431,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode mul_decode_d", false,-1);
        tracep->declBit(c+8432,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode div_decode_d", false,-1);
        tracep->declBus(c+4388,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode div_pc", false,-1, 31,1);
        tracep->declBit(c+4389,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode div_stall", false,-1);
        tracep->declBit(c+4390,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode div_stall_ff", false,-1);
        tracep->declBus(c+4391,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode div_trigger", false,-1, 3,0);
        tracep->declBit(c+9976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_legal", false,-1);
        tracep->declBit(c+10301,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode shift_illegal", false,-1);
        tracep->declBit(c+8433,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_inst_en", false,-1);
        tracep->declBus(c+4392,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_inst", false,-1, 31,0);
        tracep->declBit(c+8434,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_lockout_in", false,-1);
        tracep->declBit(c+4393,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_lockout", false,-1);
        tracep->declBit(c+10302,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_legal_decode_d", false,-1);
        tracep->declBit(c+4394,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_flush_final_e3", false,-1);
        tracep->declBus(c+4395,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_result_e3_final", false,-1, 31,0);
        tracep->declBus(c+4396,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_result_e3_final", false,-1, 31,0);
        tracep->declBus(c+4397,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_result_wb_raw", false,-1, 31,0);
        tracep->declBus(c+4267,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_result_wb_raw", false,-1, 31,0);
        tracep->declBus(c+8435,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode last_br_immed_d", false,-1, 12,1);
        tracep->declBit(c+4398,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_depend_i0_d", false,-1);
        tracep->declBit(c+4399,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs1_depend_i0_e1", false,-1);
        tracep->declBit(c+4400,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs1_depend_i0_e2", false,-1);
        tracep->declBit(c+4401,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs1_depend_i0_e3", false,-1);
        tracep->declBit(c+4402,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs1_depend_i0_e4", false,-1);
        tracep->declBit(c+4403,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs1_depend_i0_wb", false,-1);
        tracep->declBit(c+4404,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs1_depend_i1_e1", false,-1);
        tracep->declBit(c+4405,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs1_depend_i1_e2", false,-1);
        tracep->declBit(c+4406,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs1_depend_i1_e3", false,-1);
        tracep->declBit(c+4407,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs1_depend_i1_e4", false,-1);
        tracep->declBit(c+4408,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs1_depend_i1_wb", false,-1);
        tracep->declBit(c+4409,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs2_depend_i0_e1", false,-1);
        tracep->declBit(c+4410,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs2_depend_i0_e2", false,-1);
        tracep->declBit(c+4411,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs2_depend_i0_e3", false,-1);
        tracep->declBit(c+4412,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs2_depend_i0_e4", false,-1);
        tracep->declBit(c+4413,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs2_depend_i0_wb", false,-1);
        tracep->declBit(c+4414,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs2_depend_i1_e1", false,-1);
        tracep->declBit(c+4415,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs2_depend_i1_e2", false,-1);
        tracep->declBit(c+4416,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs2_depend_i1_e3", false,-1);
        tracep->declBit(c+4417,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs2_depend_i1_e4", false,-1);
        tracep->declBit(c+4418,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs2_depend_i1_wb", false,-1);
        tracep->declBit(c+4419,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_depend_i0_e1", false,-1);
        tracep->declBit(c+4420,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_depend_i0_e2", false,-1);
        tracep->declBit(c+4421,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_depend_i0_e3", false,-1);
        tracep->declBit(c+4422,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_depend_i0_e4", false,-1);
        tracep->declBit(c+4423,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_depend_i0_wb", false,-1);
        tracep->declBit(c+4424,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_depend_i1_e1", false,-1);
        tracep->declBit(c+4425,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_depend_i1_e2", false,-1);
        tracep->declBit(c+4426,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_depend_i1_e3", false,-1);
        tracep->declBit(c+4427,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_depend_i1_e4", false,-1);
        tracep->declBit(c+4428,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_depend_i1_wb", false,-1);
        tracep->declBit(c+4429,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_depend_i0_e1", false,-1);
        tracep->declBit(c+4430,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_depend_i0_e2", false,-1);
        tracep->declBit(c+4431,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_depend_i0_e3", false,-1);
        tracep->declBit(c+4432,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_depend_i0_e4", false,-1);
        tracep->declBit(c+4433,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_depend_i0_wb", false,-1);
        tracep->declBit(c+4434,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_depend_i1_e1", false,-1);
        tracep->declBit(c+4435,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_depend_i1_e2", false,-1);
        tracep->declBit(c+4436,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_depend_i1_e3", false,-1);
        tracep->declBit(c+4437,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_depend_i1_e4", false,-1);
        tracep->declBit(c+4438,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_depend_i1_wb", false,-1);
        tracep->declBit(c+4439,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_depend_i0_d", false,-1);
        tracep->declBit(c+4440,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_depend_i0_d", false,-1);
        tracep->declBit(c+4441,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_secondary_d", false,-1);
        tracep->declBit(c+4442,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_secondary_d", false,-1);
        tracep->declBit(c+4443,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_secondary_block_d", false,-1);
        tracep->declBit(c+4444,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_secondary_block_d", false,-1);
        tracep->declBit(c+4445,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode non_block_case_d", false,-1);
        tracep->declBit(c+10303,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_div_decode_d", false,-1);
        tracep->declBus(c+4446,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_result_e4_final", false,-1, 31,0);
        tracep->declBus(c+4447,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_result_e4_final", false,-1, 31,0);
        tracep->declBit(c+4448,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_load_block_d", false,-1);
        tracep->declBit(c+4449,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_mul_block_d", false,-1);
        tracep->declBus(c+4450,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs1_depth_d", false,-1, 3,0);
        tracep->declBus(c+4451,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs2_depth_d", false,-1, 3,0);
        tracep->declBus(c+4452,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_depth_d", false,-1, 3,0);
        tracep->declBus(c+4453,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_depth_d", false,-1, 3,0);
        tracep->declBit(c+4454,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs1_match_e1_e2", false,-1);
        tracep->declBit(c+4455,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs1_match_e1_e3", false,-1);
        tracep->declBit(c+4456,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs2_match_e1_e2", false,-1);
        tracep->declBit(c+4457,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs2_match_e1_e3", false,-1);
        tracep->declBit(c+4458,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_match_e1_e2", false,-1);
        tracep->declBit(c+4459,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_match_e1_e3", false,-1);
        tracep->declBit(c+4460,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_match_e1_e2", false,-1);
        tracep->declBit(c+4461,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_match_e1_e3", false,-1);
        tracep->declBit(c+8216,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_load_stall_d", false,-1);
        tracep->declBit(c+8217,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_load_stall_d", false,-1);
        tracep->declBit(c+8218,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_store_stall_d", false,-1);
        tracep->declBit(c+8219,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_store_stall_d", false,-1);
        tracep->declBit(c+4462,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_predict_nt", false,-1);
        tracep->declBit(c+4463,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_predict_t", false,-1);
        tracep->declBit(c+4464,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_predict_nt", false,-1);
        tracep->declBit(c+4465,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_predict_t", false,-1);
        tracep->declBit(c+4466,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_notbr_error", false,-1);
        tracep->declBit(c+4467,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_br_toffset_error", false,-1);
        tracep->declBit(c+4468,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_notbr_error", false,-1);
        tracep->declBit(c+4469,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_br_toffset_error", false,-1);
        tracep->declBit(c+4470,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_ret_error", false,-1);
        tracep->declBit(c+4471,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_ret_error", false,-1);
        tracep->declBit(c+4472,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_br_error", false,-1);
        tracep->declBit(c+4473,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_br_error", false,-1);
        tracep->declBit(c+4474,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_br_error_all", false,-1);
        tracep->declBit(c+4475,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_br_error_all", false,-1);
        tracep->declBus(c+4476,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_br_offset", false,-1, 11,0);
        tracep->declBus(c+4477,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_br_offset", false,-1, 11,0);
        tracep->declBit(c+1945,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze", false,-1);
        tracep->declBus(c+4478,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_pcall_imm", false,-1, 20,1);
        tracep->declBus(c+4479,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_pcall_imm", false,-1, 20,1);
        tracep->declBit(c+4480,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_pcall_12b_offset", false,-1);
        tracep->declBit(c+4481,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_pcall_12b_offset", false,-1);
        tracep->declBit(c+4482,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_pcall_raw", false,-1);
        tracep->declBit(c+4483,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_pcall_raw", false,-1);
        tracep->declBit(c+4484,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_pcall_case", false,-1);
        tracep->declBit(c+4485,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_pcall_case", false,-1);
        tracep->declBit(c+4486,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_pcall", false,-1);
        tracep->declBit(c+4487,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_pcall", false,-1);
        tracep->declBit(c+4488,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_pja_raw", false,-1);
        tracep->declBit(c+4489,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_pja_raw", false,-1);
        tracep->declBit(c+4490,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_pja_case", false,-1);
        tracep->declBit(c+4491,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_pja_case", false,-1);
        tracep->declBit(c+4492,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_pja", false,-1);
        tracep->declBit(c+4493,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_pja", false,-1);
        tracep->declBit(c+4494,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_pret_case", false,-1);
        tracep->declBit(c+4495,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_pret_case", false,-1);
        tracep->declBit(c+4496,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_pret_raw", false,-1);
        tracep->declBit(c+4497,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_pret", false,-1);
        tracep->declBit(c+4498,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_pret_raw", false,-1);
        tracep->declBit(c+4499,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_pret", false,-1);
        tracep->declBit(c+4500,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_jal", false,-1);
        tracep->declBit(c+4501,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_jal", false,-1);
        tracep->declBit(c+4502,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_predict_br", false,-1);
        tracep->declBit(c+4503,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_predict_br", false,-1);
        tracep->declBit(c+4504,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_prior1", false,-1);
        tracep->declBit(c+4505,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_prior2", false,-1);
        tracep->declBus(c+4506,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_result_e4_freeze", false,-1, 31,0);
        tracep->declBus(c+4507,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_result_e4_freeze", false,-1, 31,0);
        tracep->declBus(c+4508,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_result_wb_freeze", false,-1, 31,0);
        tracep->declBus(c+4509,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_result_wb_freeze", false,-1, 31,0);
        tracep->declBus(c+4510,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_result_wb_eff", false,-1, 31,0);
        tracep->declBus(c+4511,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_result_wb_eff", false,-1, 31,0);
        tracep->declBus(c+4512,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1rs1_intra", false,-1, 2,0);
        tracep->declBus(c+4513,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1rs2_intra", false,-1, 2,0);
        tracep->declBit(c+4514,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_intra_bypass", false,-1);
        tracep->declBit(c+4515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_intra_bypass", false,-1);
        tracep->declBit(c+4516,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode store_data_bypass_c1", false,-1);
        tracep->declBit(c+4517,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode store_data_bypass_c2", false,-1);
        tracep->declBus(c+4518,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode store_data_bypass_e4_c1", false,-1, 1,0);
        tracep->declBus(c+4519,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode store_data_bypass_e4_c2", false,-1, 1,0);
        tracep->declBus(c+4520,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode store_data_bypass_e4_c3", false,-1, 1,0);
        tracep->declBit(c+4521,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode store_data_bypass_i0_e2_c2", false,-1);
        tracep->declBus(c+4522,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs1_class_d", false,-1, 3,0);
        tracep->declBus(c+4523,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs2_class_d", false,-1, 3,0);
        tracep->declBus(c+4524,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_class_d", false,-1, 3,0);
        tracep->declBus(c+4525,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_class_d", false,-1, 3,0);
        tracep->declBus(c+10304,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_dc", false,-1, 3,0);
        tracep->declBus(c+4526,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e1c", false,-1, 3,0);
        tracep->declBus(c+4527,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e2c", false,-1, 3,0);
        tracep->declBus(c+4528,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e3c", false,-1, 3,0);
        tracep->declBus(c+4529,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e4c", false,-1, 3,0);
        tracep->declBus(c+4530,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_wbc", false,-1, 3,0);
        tracep->declBus(c+10305,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_dc", false,-1, 3,0);
        tracep->declBus(c+4531,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e1c", false,-1, 3,0);
        tracep->declBus(c+4532,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e2c", false,-1, 3,0);
        tracep->declBus(c+4533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e3c", false,-1, 3,0);
        tracep->declBus(c+4534,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e4c", false,-1, 3,0);
        tracep->declBus(c+4535,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_wbc", false,-1, 3,0);
        tracep->declBit(c+4536,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs1_match_e1", false,-1);
        tracep->declBit(c+4537,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs1_match_e2", false,-1);
        tracep->declBit(c+4538,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs1_match_e3", false,-1);
        tracep->declBit(c+4539,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_match_e1", false,-1);
        tracep->declBit(c+4540,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_match_e2", false,-1);
        tracep->declBit(c+4541,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs1_match_e3", false,-1);
        tracep->declBit(c+4542,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs2_match_e1", false,-1);
        tracep->declBit(c+4543,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs2_match_e2", false,-1);
        tracep->declBit(c+4544,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rs2_match_e3", false,-1);
        tracep->declBit(c+4545,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_match_e1", false,-1);
        tracep->declBit(c+4546,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_match_e2", false,-1);
        tracep->declBit(c+4547,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rs2_match_e3", false,-1);
        tracep->declBit(c+4548,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_secondary_stall_d", false,-1);
        tracep->declBit(c+4549,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_ap_pc2", false,-1);
        tracep->declBit(c+4276,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_ap_pc4", false,-1);
        tracep->declBit(c+4550,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_ap_pc2", false,-1);
        tracep->declBit(c+4277,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_ap_pc4", false,-1);
        tracep->declBit(c+4551,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode div_wen_wb", false,-1);
        tracep->declBit(c+4552,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rd_en_d", false,-1);
        tracep->declBit(c+4553,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rd_en_d", false,-1);
        tracep->declBus(c+4554,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_rd_d", false,-1, 4,0);
        tracep->declBus(c+4555,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_rd_d", false,-1, 4,0);
        tracep->declBit(c+4556,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode load_ldst_bypass_c1", false,-1);
        tracep->declBit(c+4557,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode load_mul_rs1_bypass_e1", false,-1);
        tracep->declBit(c+4558,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode load_mul_rs2_bypass_e1", false,-1);
        tracep->declBit(c+8436,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode leak1_i0_stall_in", false,-1);
        tracep->declBit(c+4559,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode leak1_i0_stall", false,-1);
        tracep->declBit(c+8749,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode leak1_i1_stall_in", false,-1);
        tracep->declBit(c+4560,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode leak1_i1_stall", false,-1);
        tracep->declBit(c+4560,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode leak1_mode", false,-1);
        tracep->declBit(c+4561,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_csr_write_only_d", false,-1);
        tracep->declBit(c+4562,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode prior_inflight_e1e3", false,-1);
        tracep->declBit(c+4563,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode prior_inflight_eff", false,-1);
        tracep->declBit(c+4274,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode any_csr_d", false,-1);
        tracep->declBit(c+4564,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode prior_csr_write", false,-1);
        tracep->declBus(c+10306,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_pipe_en", false,-1, 5,0);
        tracep->declBit(c+10307,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e1_ctl_en", false,-1);
        tracep->declBit(c+10308,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e2_ctl_en", false,-1);
        tracep->declBit(c+10309,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e3_ctl_en", false,-1);
        tracep->declBit(c+10310,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e4_ctl_en", false,-1);
        tracep->declBit(c+10311,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_wb_ctl_en", false,-1);
        tracep->declBit(c+10312,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e1_data_en", false,-1);
        tracep->declBit(c+10313,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e2_data_en", false,-1);
        tracep->declBit(c+10314,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e3_data_en", false,-1);
        tracep->declBit(c+10315,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e4_data_en", false,-1);
        tracep->declBit(c+10316,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_wb_data_en", false,-1);
        tracep->declBit(c+10317,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_wb1_data_en", false,-1);
        tracep->declBus(c+10318,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_pipe_en", false,-1, 5,0);
        tracep->declBit(c+8437,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e1_ctl_en", false,-1);
        tracep->declBit(c+8438,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e2_ctl_en", false,-1);
        tracep->declBit(c+8439,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e3_ctl_en", false,-1);
        tracep->declBit(c+8440,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e4_ctl_en", false,-1);
        tracep->declBit(c+8441,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_wb_ctl_en", false,-1);
        tracep->declBit(c+10319,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e1_data_en", false,-1);
        tracep->declBit(c+10320,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e2_data_en", false,-1);
        tracep->declBit(c+10321,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e3_data_en", false,-1);
        tracep->declBit(c+10322,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e4_data_en", false,-1);
        tracep->declBit(c+10323,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_wb_data_en", false,-1);
        tracep->declBit(c+10324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_wb1_data_en", false,-1);
        tracep->declBit(c+10325,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode debug_fence_i", false,-1);
        tracep->declBit(c+10326,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode debug_fence", false,-1);
        tracep->declBit(c+4565,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_csr_write", false,-1);
        tracep->declBit(c+10281,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode presync_stall", false,-1);
        tracep->declBit(c+4566,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_instr_error", false,-1);
        tracep->declBit(c+4567,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_icaf_d", false,-1);
        tracep->declBit(c+4568,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_icaf_d", false,-1);
        tracep->declBit(c+4569,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_not_alu_eff", false,-1);
        tracep->declBit(c+4570,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_not_alu_eff", false,-1);
        tracep->declBit(c+2161,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode disable_secondary", false,-1);
        tracep->declBit(c+8220,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode clear_pause", false,-1);
        tracep->declBit(c+8221,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode pause_state_in", false,-1);
        tracep->declBit(c+4296,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode pause_state", false,-1);
        tracep->declBit(c+4296,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode pause_stall", false,-1);
        tracep->declBus(c+4571,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_pc_wb", false,-1, 31,1);
        tracep->declBit(c+4572,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_brp_valid", false,-1);
        tracep->declBit(c+4573,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode nonblock_load_cancel", false,-1);
        tracep->declBit(c+4574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_idle", false,-1);
        tracep->declBit(c+4575,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_read_e1", false,-1);
        tracep->declBit(c+10327,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_block_d", false,-1);
        tracep->declBit(c+10328,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_block_d", false,-1);
        tracep->declBit(c+8335,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode ps_stall_in", false,-1);
        tracep->declBit(c+4576,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_after_unfreeze1", false,-1);
        tracep->declBit(c+4577,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_after_unfreeze2", false,-1);
        tracep->declBit(c+4578,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode unfreeze_cycle1", false,-1);
        tracep->declBit(c+4579,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode unfreeze_cycle2", false,-1);
        tracep->declBit(c+4580,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode tlu_wr_pause_wb1", false,-1);
        tracep->declBit(c+4581,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode tlu_wr_pause_wb2", false,-1);
        tracep->declBus(c+10955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode NBLOAD_SIZE", false,-1, 31,0);
        tracep->declBus(c+10943,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode NBLOAD_SIZE_MSB", false,-1, 31,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode NBLOAD_TAG_MSB", false,-1, 31,0);
        tracep->declBit(c+2040,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_write", false,-1);
        tracep->declBit(c+4582,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_inv_reset", false,-1);
        tracep->declBit(c+4583,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_data_reset", false,-1);
        tracep->declBus(c+2041,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_write_tag", false,-1, 2,0);
        tracep->declBus(c+2043,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_inv_reset_tag", false,-1, 2,0);
        tracep->declBus(c+2045,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_data_reset_tag", false,-1, 2,0);
        tracep->declBus(c+4584,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_wen", false,-1, 7,0);
        tracep->declBus(c+2045,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode load_data_tag", false,-1, 2,0);
        tracep->declBus(c+4585,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode nonblock_load_write", false,-1, 7,0);
        tracep->declArray(c+4586,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam", false,-1, 79,0);
        tracep->declArray(c+4589,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_in", false,-1, 79,0);
        tracep->declBus(c+4592,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode nonblock_load_rd", false,-1, 4,0);
        tracep->declBit(c+4593,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_nonblock_load_stall", false,-1);
        tracep->declBit(c+4594,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_nonblock_load_stall", false,-1);
        tracep->declBit(c+4595,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_nonblock_boundary_stall", false,-1);
        tracep->declBit(c+4596,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_nonblock_boundary_stall", false,-1);
        tracep->declBit(c+8442,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_depend_load_e1_d", false,-1);
        tracep->declBit(c+8443,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_depend_load_e2_d", false,-1);
        tracep->declBit(c+8444,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_depend_load_e1_d", false,-1);
        tracep->declBit(c+8445,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_depend_load_e2_d", false,-1);
        tracep->declBit(c+8446,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode depend_load_e1_d", false,-1);
        tracep->declBit(c+8447,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode depend_load_e2_d", false,-1);
        tracep->declBit(c+8448,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode depend_load_same_cycle_d", false,-1);
        tracep->declBit(c+4597,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode depend_load_e2_e1", false,-1);
        tracep->declBit(c+4598,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode depend_load_same_cycle_e1", false,-1);
        tracep->declBit(c+4599,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode depend_load_same_cycle_e2", false,-1);
        tracep->declBit(c+4600,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode nonblock_load_valid_dc4", false,-1);
        tracep->declBit(c+4601,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode nonblock_load_valid_wb", false,-1);
        tracep->declBit(c+4602,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_load_kill_wen", false,-1);
        tracep->declBit(c+4603,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_load_kill_wen", false,-1);
        tracep->declBit(c+4604,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode found", false,-1);
        tracep->declBit(c+4605,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_reset_same_dest_wb", false,-1);
        tracep->declBus(c+4606,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_inv_reset_val", false,-1, 7,0);
        tracep->declBus(c+4607,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_data_reset_val", false,-1, 7,0);
        tracep->declBit(c+4608,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_wen_wb", false,-1);
        tracep->declBit(c+4609,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_wen_wb", false,-1);
        tracep->declBus(c+10329,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_itype", false,-1, 3,0);
        tracep->declBus(c+10330,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_itype", false,-1, 3,0);
        tracep->declBit(c+10269,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_read", false,-1);
        tracep->declBit(c+4273,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_write", false,-1);
        tracep->declBit(c+4610,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_br_unpred", false,-1);
        tracep->declBit(c+4611,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_br_unpred", false,-1);
        tracep->declBit(c+10331,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode debug_fence_raw", false,-1);
        tracep->declBit(c+4612,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_before", false,-1);
        tracep->declBit(c+4613,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_e3", false,-1);
        tracep->declBit(c+4614,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_e4", false,-1);
        tracep->declBus(c+4615,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4t_i0trigger", false,-1, 3,0);
        tracep->declBus(c+4616,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4t_i1trigger", false,-1, 3,0);
        tracep->declBit(c+4295,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4d_i0load", false,-1);
        tracep->declBus(c+4617,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode div_waddr_wb", false,-1, 4,0);
        tracep->declBus(c+4618,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode last_br_immed_e1", false,-1, 12,1);
        tracep->declBus(c+4619,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode last_br_immed_e2", false,-1, 12,1);
        tracep->declBus(c+4620,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_inst_d", false,-1, 31,0);
        tracep->declBus(c+4621,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_inst_d", false,-1, 31,0);
        tracep->declBus(c+4622,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_inst_e1", false,-1, 31,0);
        tracep->declBus(c+4623,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_inst_e1", false,-1, 31,0);
        tracep->declBus(c+4624,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_inst_e2", false,-1, 31,0);
        tracep->declBus(c+4625,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_inst_e2", false,-1, 31,0);
        tracep->declBus(c+4626,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_inst_e3", false,-1, 31,0);
        tracep->declBus(c+4627,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_inst_e3", false,-1, 31,0);
        tracep->declBus(c+4628,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_inst_e4", false,-1, 31,0);
        tracep->declBus(c+4629,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_inst_e4", false,-1, 31,0);
        tracep->declBus(c+4630,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_inst_wb", false,-1, 31,0);
        tracep->declBus(c+4631,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_inst_wb", false,-1, 31,0);
        tracep->declBus(c+4305,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_inst_wb1", false,-1, 31,0);
        tracep->declBus(c+4306,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_inst_wb1", false,-1, 31,0);
        tracep->declBus(c+4632,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode div_inst", false,-1, 31,0);
        tracep->declBus(c+4633,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_pc_wb", false,-1, 31,1);
        tracep->declBus(c+4307,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_pc_wb1", false,-1, 31,1);
        tracep->declBus(c+4308,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_pc_wb1", false,-1, 31,1);
        tracep->declBus(c+4634,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode last_pc_e2", false,-1, 31,1);
        tracep->declBus(c+4635,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0r", false,-1, 14,0);
        tracep->declBus(c+4636,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1r", false,-1, 14,0);
        tracep->declBus(c+10332,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dt", false,-1, 25,0);
        tracep->declBus(c+4637,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1t_in", false,-1, 25,0);
        tracep->declBus(c+4638,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1t", false,-1, 25,0);
        tracep->declBus(c+4639,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2t_in", false,-1, 25,0);
        tracep->declBus(c+4640,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2t", false,-1, 25,0);
        tracep->declBus(c+4641,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3t_in", false,-1, 25,0);
        tracep->declBus(c+4642,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3t", false,-1, 25,0);
        tracep->declBus(c+4643,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4t", false,-1, 25,0);
        tracep->declBus(c+4644,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e4c_in", false,-1, 3,0);
        tracep->declBus(c+4645,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e4c_in", false,-1, 3,0);
        tracep->declArray(c+8449,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode dd", false,-1, 66,0);
        tracep->declArray(c+4646,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1d", false,-1, 66,0);
        tracep->declArray(c+4649,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2d", false,-1, 66,0);
        tracep->declArray(c+4652,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3d", false,-1, 66,0);
        tracep->declArray(c+4655,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4d", false,-1, 66,0);
        tracep->declArray(c+4658,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbd", false,-1, 66,0);
        tracep->declArray(c+4661,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1d_in", false,-1, 66,0);
        tracep->declArray(c+4664,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2d_in", false,-1, 66,0);
        tracep->declArray(c+4667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3d_in", false,-1, 66,0);
        tracep->declArray(c+4670,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4d_in", false,-1, 66,0);
        tracep->declBus(c+11248,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+11248,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1loadff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8452,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1loadff din", false,-1, 1,0);
        tracep->declBit(c+10307,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1loadff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1loadff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1loadff rst_l", false,-1);
        tracep->declBus(c+4673,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1loadff dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1loadff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8453,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1loadff dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1loadff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1loadff dffs rst_l", false,-1);
        tracep->declBus(c+4673,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1loadff dffs dout", false,-1, 1,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2loadff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4598,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2loadff din", false,-1, 0,0);
        tracep->declBit(c+10308,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2loadff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2loadff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2loadff rst_l", false,-1);
        tracep->declBus(c+4599,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2loadff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2loadff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8454,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2loadff dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2loadff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2loadff dffs rst_l", false,-1);
        tracep->declBus(c+4599,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2loadff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4nbloadff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2040,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4nbloadff din", false,-1, 0,0);
        tracep->declBit(c+10310,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4nbloadff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4nbloadff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4nbloadff rst_l", false,-1);
        tracep->declBus(c+4600,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4nbloadff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4nbloadff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8455,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4nbloadff dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4nbloadff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4nbloadff dffs rst_l", false,-1);
        tracep->declBus(c+4600,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4nbloadff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbnbloadff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4600,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbnbloadff din", false,-1, 0,0);
        tracep->declBit(c+10311,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbnbloadff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbnbloadff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbnbloadff rst_l", false,-1);
        tracep->declBus(c+4601,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbnbloadff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbnbloadff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8456,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbnbloadff dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbnbloadff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbnbloadff dffs rst_l", false,-1);
        tracep->declBus(c+4601,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbnbloadff dffs dout", false,-1, 0,0);
        tracep->declBus(c+4259,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_dec inst", false,-1, 31,0);
        tracep->declQuad(c+4344,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_dec out", false,-1, 49,0);
        tracep->declBus(c+4259,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_dec i", false,-1, 31,0);
        tracep->declBus(c+4260,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_dec inst", false,-1, 31,0);
        tracep->declQuad(c+4348,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_dec out", false,-1, 49,0);
        tracep->declBus(c+4260,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_dec i", false,-1, 31,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_idle_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2039,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_idle_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_idle_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_idle_ff rst_l", false,-1);
        tracep->declBus(c+4574,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode lsu_idle_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode leak1_i1_stall_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8749,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode leak1_i1_stall_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode leak1_i1_stall_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode leak1_i1_stall_ff rst_l", false,-1);
        tracep->declBus(c+4560,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode leak1_i1_stall_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode leak1_i0_stall_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8436,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode leak1_i0_stall_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode leak1_i0_stall_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode leak1_i0_stall_ff rst_l", false,-1);
        tracep->declBus(c+4559,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode leak1_i0_stall_ff dout", false,-1, 0,0);
        tracep->declBus(c+10953,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csrmiscff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8457,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csrmiscff din", false,-1, 4,0);
        tracep->declBit(c+4674,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csrmiscff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csrmiscff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csrmiscff rst_l", false,-1);
        tracep->declBus(c+4675,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csrmiscff dout", false,-1, 4,0);
        tracep->declBus(c+10953,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csrmiscff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8458,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csrmiscff dffs din", false,-1, 4,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csrmiscff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csrmiscff dffs rst_l", false,-1);
        tracep->declBus(c+4675,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csrmiscff dffs dout", false,-1, 4,0);
        tracep->declBus(c+11232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_data_e1ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_data_e1ff OVERRIDE", false,-1, 31,0);
        tracep->declQuad(c+4676,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_data_e1ff din", false,-1, 36,0);
        tracep->declBit(c+10312,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_data_e1ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_data_e1ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_data_e1ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_data_e1ff scan_mode", false,-1);
        tracep->declQuad(c+4678,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_data_e1ff dout", false,-1, 36,0);
        tracep->declBit(c+11249,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_data_e1ff l1clk", false,-1);
        tracep->declBus(c+11232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_data_e1ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declQuad(c+4676,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_data_e1ff genblock dff din", false,-1, 36,0);
        tracep->declBit(c+10312,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_data_e1ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_data_e1ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_data_e1ff genblock dff rst_l", false,-1);
        tracep->declQuad(c+4678,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_data_e1ff genblock dff dout", false,-1, 36,0);
        tracep->declBus(c+11232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_data_e1ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declQuad(c+8459,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_data_e1ff genblock dff dffs din", false,-1, 36,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_data_e1ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_data_e1ff genblock dff dffs rst_l", false,-1);
        tracep->declQuad(c+4678,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode csr_data_e1ff genblock dff dffs dout", false,-1, 36,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode pause_state_f WIDTH", false,-1, 31,0);
        tracep->declBus(c+8221,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode pause_state_f din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode pause_state_f clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode pause_state_f rst_l", false,-1);
        tracep->declBus(c+4296,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode pause_state_f dout", false,-1, 0,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode pause_state_wb_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4680,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode pause_state_wb_ff din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode pause_state_wb_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode pause_state_wb_ff rst_l", false,-1);
        tracep->declBus(c+4681,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode pause_state_wb_ff dout", false,-1, 1,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4379,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_ff din", false,-1, 31,0);
        tracep->declBit(c+4381,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_ff scan_mode", false,-1);
        tracep->declBus(c+4380,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_ff dout", false,-1, 31,0);
        tracep->declBit(c+11250,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_ff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4379,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_ff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+4381,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_ff genblock dff rst_l", false,-1);
        tracep->declBus(c+4380,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_ff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+4682,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_ff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4380,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode write_csr_ff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_any_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_any_ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4392,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_any_ff din", false,-1, 31,0);
        tracep->declBit(c+8433,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_any_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_any_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_any_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_any_ff scan_mode", false,-1);
        tracep->declBus(c+4280,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_any_ff dout", false,-1, 31,0);
        tracep->declBit(c+11251,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_any_ff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_any_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4392,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_any_ff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+8433,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_any_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_any_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_any_ff genblock dff rst_l", false,-1);
        tracep->declBus(c+4280,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_any_ff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_any_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8461,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_any_ff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_any_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_any_ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4280,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_any_ff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_lockout_any_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8434,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_lockout_any_ff din", false,-1, 0,0);
        tracep->declBit(c+4674,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_lockout_any_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_lockout_any_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_lockout_any_ff rst_l", false,-1);
        tracep->declBus(c+4393,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_lockout_any_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_lockout_any_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8462,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_lockout_any_ff dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_lockout_any_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_lockout_any_ff dffs rst_l", false,-1);
        tracep->declBus(c+4393,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode illegal_lockout_any_ff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode postsync_stallff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8335,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode postsync_stallff din", false,-1, 0,0);
        tracep->declBit(c+4674,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode postsync_stallff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode postsync_stallff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode postsync_stallff rst_l", false,-1);
        tracep->declBus(c+4369,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode postsync_stallff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode postsync_stallff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8336,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode postsync_stallff dffs din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode postsync_stallff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode postsync_stallff dffs rst_l", false,-1);
        tracep->declBus(c+4369,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode postsync_stallff dffs dout", false,-1, 0,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode flushff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4683,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode flushff din", false,-1, 1,0);
        tracep->declBit(c+4674,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode flushff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode flushff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode flushff rst_l", false,-1);
        tracep->declBus(c+4684,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode flushff dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode flushff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+4685,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode flushff dffs din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode flushff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode flushff dffs rst_l", false,-1);
        tracep->declBus(c+4684,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode flushff dffs dout", false,-1, 1,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freezeff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4686,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freezeff din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freezeff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freezeff rst_l", false,-1);
        tracep->declBus(c+4687,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freezeff dout", false,-1, 1,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_e4ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_e4ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4446,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_e4ff din", false,-1, 31,0);
        tracep->declBit(c+4576,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_e4ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_e4ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_e4ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_e4ff scan_mode", false,-1);
        tracep->declBus(c+4506,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_e4ff dout", false,-1, 31,0);
        tracep->declBit(c+11252,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_e4ff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_e4ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4446,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_e4ff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+4576,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_e4ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_e4ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_e4ff genblock dff rst_l", false,-1);
        tracep->declBus(c+4506,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_e4ff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_e4ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+4688,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_e4ff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_e4ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_e4ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4506,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_e4ff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_e4ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_e4ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4447,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_e4ff din", false,-1, 31,0);
        tracep->declBit(c+4576,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_e4ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_e4ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_e4ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_e4ff scan_mode", false,-1);
        tracep->declBus(c+4507,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_e4ff dout", false,-1, 31,0);
        tracep->declBit(c+11253,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_e4ff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_e4ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4447,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_e4ff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+4576,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_e4ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_e4ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_e4ff genblock dff rst_l", false,-1);
        tracep->declBus(c+4507,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_e4ff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_e4ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+4689,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_e4ff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_e4ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_e4ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4507,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_e4ff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_wbff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_wbff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4690,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_wbff din", false,-1, 31,0);
        tracep->declBit(c+4576,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_wbff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_wbff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_wbff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_wbff scan_mode", false,-1);
        tracep->declBus(c+4508,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_wbff dout", false,-1, 31,0);
        tracep->declBit(c+11254,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_wbff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_wbff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4690,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_wbff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+4576,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_wbff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_wbff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_wbff genblock dff rst_l", false,-1);
        tracep->declBus(c+4508,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_wbff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_wbff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+4691,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_wbff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_wbff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_wbff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4508,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i0_wbff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_wbff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_wbff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4692,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_wbff din", false,-1, 31,0);
        tracep->declBit(c+4576,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_wbff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_wbff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_wbff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_wbff scan_mode", false,-1);
        tracep->declBus(c+4509,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_wbff dout", false,-1, 31,0);
        tracep->declBit(c+11255,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_wbff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_wbff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4692,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_wbff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+4576,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_wbff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_wbff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_wbff genblock dff rst_l", false,-1);
        tracep->declBus(c+4509,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_wbff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_wbff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+4693,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_wbff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_wbff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_wbff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4509,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_i1_wbff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e1ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e1ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+10332,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e1ff din", false,-1, 25,0);
        tracep->declBit(c+10307,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e1ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e1ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e1ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e1ff scan_mode", false,-1);
        tracep->declBus(c+4638,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e1ff dout", false,-1, 25,0);
        tracep->declBit(c+11256,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e1ff l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e1ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10332,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e1ff genblock dff din", false,-1, 25,0);
        tracep->declBit(c+10307,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e1ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e1ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e1ff genblock dff rst_l", false,-1);
        tracep->declBus(c+4638,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e1ff genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e1ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8463,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e1ff genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e1ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e1ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4638,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e1ff genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e2ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e2ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4637,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e2ff din", false,-1, 25,0);
        tracep->declBit(c+10308,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e2ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e2ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e2ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e2ff scan_mode", false,-1);
        tracep->declBus(c+4640,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e2ff dout", false,-1, 25,0);
        tracep->declBit(c+11257,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e2ff l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e2ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4637,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e2ff genblock dff din", false,-1, 25,0);
        tracep->declBit(c+10308,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e2ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e2ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e2ff genblock dff rst_l", false,-1);
        tracep->declBus(c+4640,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e2ff genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e2ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8464,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e2ff genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e2ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e2ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4640,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e2ff genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e3ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e3ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4639,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e3ff din", false,-1, 25,0);
        tracep->declBit(c+10309,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e3ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e3ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e3ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e3ff scan_mode", false,-1);
        tracep->declBus(c+4642,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e3ff dout", false,-1, 25,0);
        tracep->declBit(c+11258,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e3ff l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e3ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4639,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e3ff genblock dff din", false,-1, 25,0);
        tracep->declBit(c+10309,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e3ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e3ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e3ff genblock dff rst_l", false,-1);
        tracep->declBus(c+4642,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e3ff genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e3ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8465,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e3ff genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e3ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e3ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4642,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e3ff genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e4ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e4ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4641,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e4ff din", false,-1, 25,0);
        tracep->declBit(c+10310,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e4ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e4ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e4ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e4ff scan_mode", false,-1);
        tracep->declBus(c+4643,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e4ff dout", false,-1, 25,0);
        tracep->declBit(c+11259,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e4ff l1clk", false,-1);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e4ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4641,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e4ff genblock dff din", false,-1, 25,0);
        tracep->declBit(c+10310,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e4ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e4ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e4ff genblock dff rst_l", false,-1);
        tracep->declBus(c+4643,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e4ff genblock dff dout", false,-1, 25,0);
        tracep->declBus(c+11122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e4ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8466,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e4ff genblock dff dffs din", false,-1, 25,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e4ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e4ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4643,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode trap_e4ff genblock dff dffs dout", false,-1, 25,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_before_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+1945,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_before_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_before_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_before_ff rst_l", false,-1);
        tracep->declBus(c+4612,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_before_ff dout", false,-1, 0,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_e4_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4613,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_e4_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_e4_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_e4_ff rst_l", false,-1);
        tracep->declBus(c+4614,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode freeze_e4_ff dout", false,-1, 0,0);
        tracep->declBus(c+10956,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4_trigger_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4_trigger_ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4694,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4_trigger_ff din", false,-1, 8,0);
        tracep->declBit(c+4613,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4_trigger_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4_trigger_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4_trigger_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4_trigger_ff scan_mode", false,-1);
        tracep->declBus(c+4695,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4_trigger_ff dout", false,-1, 8,0);
        tracep->declBit(c+11260,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4_trigger_ff l1clk", false,-1);
        tracep->declBus(c+10956,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4_trigger_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4694,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4_trigger_ff genblock dff din", false,-1, 8,0);
        tracep->declBit(c+4613,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4_trigger_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4_trigger_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4_trigger_ff genblock dff rst_l", false,-1);
        tracep->declBus(c+4695,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4_trigger_ff genblock dff dout", false,-1, 8,0);
        tracep->declBus(c+10956,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4_trigger_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+4696,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4_trigger_ff genblock dff dffs din", false,-1, 8,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4_trigger_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4_trigger_ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4695,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4_trigger_ff genblock dff dffs dout", false,-1, 8,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e1c_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10304,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e1c_ff din", false,-1, 3,0);
        tracep->declBit(c+10307,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e1c_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e1c_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e1c_ff rst_l", false,-1);
        tracep->declBus(c+4526,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e1c_ff dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e1c_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8467,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e1c_ff dffs din", false,-1, 3,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e1c_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e1c_ff dffs rst_l", false,-1);
        tracep->declBus(c+4526,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e1c_ff dffs dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e2c_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4526,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e2c_ff din", false,-1, 3,0);
        tracep->declBit(c+10308,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e2c_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e2c_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e2c_ff rst_l", false,-1);
        tracep->declBus(c+4527,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e2c_ff dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e2c_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8468,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e2c_ff dffs din", false,-1, 3,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e2c_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e2c_ff dffs rst_l", false,-1);
        tracep->declBus(c+4527,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e2c_ff dffs dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e3c_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4527,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e3c_ff din", false,-1, 3,0);
        tracep->declBit(c+10309,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e3c_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e3c_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e3c_ff rst_l", false,-1);
        tracep->declBus(c+4528,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e3c_ff dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e3c_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8469,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e3c_ff dffs din", false,-1, 3,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e3c_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e3c_ff dffs rst_l", false,-1);
        tracep->declBus(c+4528,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e3c_ff dffs dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e4c_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4644,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e4c_ff din", false,-1, 3,0);
        tracep->declBit(c+10310,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e4c_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e4c_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e4c_ff rst_l", false,-1);
        tracep->declBus(c+4529,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e4c_ff dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e4c_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8470,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e4c_ff dffs din", false,-1, 3,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e4c_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e4c_ff dffs rst_l", false,-1);
        tracep->declBus(c+4529,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_e4c_ff dffs dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_wbc_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4529,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_wbc_ff din", false,-1, 3,0);
        tracep->declBit(c+10311,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_wbc_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_wbc_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_wbc_ff rst_l", false,-1);
        tracep->declBus(c+4530,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_wbc_ff dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_wbc_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8471,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_wbc_ff dffs din", false,-1, 3,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_wbc_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_wbc_ff dffs rst_l", false,-1);
        tracep->declBus(c+4530,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0_wbc_ff dffs dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e1c_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10305,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e1c_ff din", false,-1, 3,0);
        tracep->declBit(c+10307,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e1c_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e1c_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e1c_ff rst_l", false,-1);
        tracep->declBus(c+4531,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e1c_ff dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e1c_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8472,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e1c_ff dffs din", false,-1, 3,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e1c_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e1c_ff dffs rst_l", false,-1);
        tracep->declBus(c+4531,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e1c_ff dffs dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e2c_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4531,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e2c_ff din", false,-1, 3,0);
        tracep->declBit(c+10308,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e2c_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e2c_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e2c_ff rst_l", false,-1);
        tracep->declBus(c+4532,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e2c_ff dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e2c_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8473,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e2c_ff dffs din", false,-1, 3,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e2c_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e2c_ff dffs rst_l", false,-1);
        tracep->declBus(c+4532,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e2c_ff dffs dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e3c_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4532,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e3c_ff din", false,-1, 3,0);
        tracep->declBit(c+10309,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e3c_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e3c_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e3c_ff rst_l", false,-1);
        tracep->declBus(c+4533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e3c_ff dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e3c_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8474,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e3c_ff dffs din", false,-1, 3,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e3c_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e3c_ff dffs rst_l", false,-1);
        tracep->declBus(c+4533,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e3c_ff dffs dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e4c_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4645,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e4c_ff din", false,-1, 3,0);
        tracep->declBit(c+10310,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e4c_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e4c_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e4c_ff rst_l", false,-1);
        tracep->declBus(c+4534,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e4c_ff dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e4c_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8475,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e4c_ff dffs din", false,-1, 3,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e4c_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e4c_ff dffs rst_l", false,-1);
        tracep->declBus(c+4534,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_e4c_ff dffs dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_wbc_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4534,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_wbc_ff din", false,-1, 3,0);
        tracep->declBit(c+10311,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_wbc_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_wbc_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_wbc_ff rst_l", false,-1);
        tracep->declBus(c+4535,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_wbc_ff dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_wbc_ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8476,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_wbc_ff dffs din", false,-1, 3,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_wbc_ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_wbc_ff dffs rst_l", false,-1);
        tracep->declBus(c+4535,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1_wbc_ff dffs dout", false,-1, 3,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0cg0ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10333,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0cg0ff din", false,-1, 2,0);
        tracep->declBit(c+4674,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0cg0ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0cg0ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0cg0ff rst_l", false,-1);
        tracep->declBus(c+4697,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0cg0ff dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0cg0ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8477,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0cg0ff dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0cg0ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0cg0ff dffs rst_l", false,-1);
        tracep->declBus(c+4697,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0cg0ff dffs dout", false,-1, 2,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0cg1ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10334,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0cg1ff din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0cg1ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0cg1ff rst_l", false,-1);
        tracep->declBus(c+4698,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0cg1ff dout", false,-1, 1,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1cg0ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10335,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1cg0ff din", false,-1, 2,0);
        tracep->declBit(c+4674,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1cg0ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1cg0ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1cg0ff rst_l", false,-1);
        tracep->declBus(c+4699,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1cg0ff dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1cg0ff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8478,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1cg0ff dffs din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1cg0ff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1cg0ff dffs rst_l", false,-1);
        tracep->declBus(c+4699,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1cg0ff dffs dout", false,-1, 2,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1cg1ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10336,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1cg1ff din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1cg1ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1cg1ff rst_l", false,-1);
        tracep->declBus(c+4700,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1cg1ff dout", false,-1, 1,0);
        tracep->declBus(c+11261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1ff OVERRIDE", false,-1, 31,0);
        tracep->declArray(c+8449,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1ff din", false,-1, 66,0);
        tracep->declBit(c+10307,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1ff scan_mode", false,-1);
        tracep->declArray(c+4646,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1ff dout", false,-1, 66,0);
        tracep->declBit(c+11262,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1ff l1clk", false,-1);
        tracep->declBus(c+11261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declArray(c+8449,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1ff genblock dff din", false,-1, 66,0);
        tracep->declBit(c+10307,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1ff genblock dff rst_l", false,-1);
        tracep->declArray(c+4646,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1ff genblock dff dout", false,-1, 66,0);
        tracep->declBus(c+11261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declArray(c+8479,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1ff genblock dff dffs din", false,-1, 66,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1ff genblock dff dffs rst_l", false,-1);
        tracep->declArray(c+4646,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1ff genblock dff dffs dout", false,-1, 66,0);
        tracep->declBus(c+11261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2ff OVERRIDE", false,-1, 31,0);
        tracep->declArray(c+4661,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2ff din", false,-1, 66,0);
        tracep->declBit(c+10308,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2ff scan_mode", false,-1);
        tracep->declArray(c+4649,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2ff dout", false,-1, 66,0);
        tracep->declBit(c+11263,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2ff l1clk", false,-1);
        tracep->declBus(c+11261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declArray(c+4661,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2ff genblock dff din", false,-1, 66,0);
        tracep->declBit(c+10308,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2ff genblock dff rst_l", false,-1);
        tracep->declArray(c+4649,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2ff genblock dff dout", false,-1, 66,0);
        tracep->declBus(c+11261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declArray(c+8482,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2ff genblock dff dffs din", false,-1, 66,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2ff genblock dff dffs rst_l", false,-1);
        tracep->declArray(c+4649,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2ff genblock dff dffs dout", false,-1, 66,0);
        tracep->declBus(c+11261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3ff OVERRIDE", false,-1, 31,0);
        tracep->declArray(c+4664,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3ff din", false,-1, 66,0);
        tracep->declBit(c+10309,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3ff scan_mode", false,-1);
        tracep->declArray(c+4652,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3ff dout", false,-1, 66,0);
        tracep->declBit(c+11264,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3ff l1clk", false,-1);
        tracep->declBus(c+11261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declArray(c+4664,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3ff genblock dff din", false,-1, 66,0);
        tracep->declBit(c+10309,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3ff genblock dff rst_l", false,-1);
        tracep->declArray(c+4652,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3ff genblock dff dout", false,-1, 66,0);
        tracep->declBus(c+11261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declArray(c+8485,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3ff genblock dff dffs din", false,-1, 66,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3ff genblock dff dffs rst_l", false,-1);
        tracep->declArray(c+4652,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e3ff genblock dff dffs dout", false,-1, 66,0);
        tracep->declBus(c+11261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4ff OVERRIDE", false,-1, 31,0);
        tracep->declArray(c+4667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4ff din", false,-1, 66,0);
        tracep->declBit(c+10310,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4ff scan_mode", false,-1);
        tracep->declArray(c+4655,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4ff dout", false,-1, 66,0);
        tracep->declBit(c+11265,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4ff l1clk", false,-1);
        tracep->declBus(c+11261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declArray(c+4667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4ff genblock dff din", false,-1, 66,0);
        tracep->declBit(c+10310,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4ff genblock dff rst_l", false,-1);
        tracep->declArray(c+4655,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4ff genblock dff dout", false,-1, 66,0);
        tracep->declBus(c+11261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declArray(c+8488,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4ff genblock dff dffs din", false,-1, 66,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4ff genblock dff dffs rst_l", false,-1);
        tracep->declArray(c+4655,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e4ff genblock dff dffs dout", false,-1, 66,0);
        tracep->declBus(c+11261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbff OVERRIDE", false,-1, 31,0);
        tracep->declArray(c+4670,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbff din", false,-1, 66,0);
        tracep->declBit(c+8491,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbff scan_mode", false,-1);
        tracep->declArray(c+4658,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbff dout", false,-1, 66,0);
        tracep->declBit(c+11266,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbff l1clk", false,-1);
        tracep->declBus(c+11261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbff genblock dff WIDTH", false,-1, 31,0);
        tracep->declArray(c+4670,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbff genblock dff din", false,-1, 66,0);
        tracep->declBit(c+8491,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbff genblock dff rst_l", false,-1);
        tracep->declArray(c+4658,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbff genblock dff dout", false,-1, 66,0);
        tracep->declBus(c+11261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declArray(c+8492,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbff genblock dff dffs din", false,-1, 66,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbff genblock dff dffs rst_l", false,-1);
        tracep->declArray(c+4658,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode wbff genblock dff dffs dout", false,-1, 66,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divstallff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2064,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divstallff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divstallff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divstallff rst_l", false,-1);
        tracep->declBus(c+4390,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divstallff dout", false,-1, 0,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divpcff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divpcff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2001,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divpcff din", false,-1, 30,0);
        tracep->declBit(c+10303,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divpcff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divpcff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divpcff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divpcff scan_mode", false,-1);
        tracep->declBus(c+4388,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divpcff dout", false,-1, 30,0);
        tracep->declBit(c+11267,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divpcff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divpcff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2001,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divpcff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+10303,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divpcff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divpcff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divpcff genblock dff rst_l", false,-1);
        tracep->declBus(c+4388,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divpcff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divpcff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8495,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divpcff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divpcff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divpcff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4388,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divpcff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divtriggerff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4290,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divtriggerff din", false,-1, 3,0);
        tracep->declBit(c+10303,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divtriggerff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divtriggerff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divtriggerff rst_l", false,-1);
        tracep->declBus(c+4391,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divtriggerff dout", false,-1, 3,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divtriggerff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8496,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divtriggerff dffs din", false,-1, 3,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divtriggerff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divtriggerff dffs rst_l", false,-1);
        tracep->declBus(c+4391,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divtriggerff dffs dout", false,-1, 3,0);
        tracep->declBus(c+10953,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divwbaddrff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4555,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divwbaddrff din", false,-1, 4,0);
        tracep->declBit(c+10303,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divwbaddrff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divwbaddrff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divwbaddrff rst_l", false,-1);
        tracep->declBus(c+4617,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divwbaddrff dout", false,-1, 4,0);
        tracep->declBus(c+10953,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divwbaddrff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8497,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divwbaddrff dffs din", false,-1, 4,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divwbaddrff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divwbaddrff dffs rst_l", false,-1);
        tracep->declBus(c+4617,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divwbaddrff dffs dout", false,-1, 4,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divwbff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2063,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divwbff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divwbff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divwbff rst_l", false,-1);
        tracep->declBus(c+4551,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divwbff dout", false,-1, 0,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2resultff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2resultff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+1982,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2resultff din", false,-1, 31,0);
        tracep->declBit(c+10313,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2resultff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2resultff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2resultff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2resultff scan_mode", false,-1);
        tracep->declBus(c+2138,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2resultff dout", false,-1, 31,0);
        tracep->declBit(c+11268,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2resultff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2resultff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+1982,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2resultff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10313,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2resultff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2resultff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2resultff genblock dff rst_l", false,-1);
        tracep->declBus(c+2138,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2resultff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2resultff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8498,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2resultff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2resultff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2resultff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2138,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2resultff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2resultff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2resultff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+1983,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2resultff din", false,-1, 31,0);
        tracep->declBit(c+10320,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2resultff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2resultff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2resultff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2resultff scan_mode", false,-1);
        tracep->declBus(c+4352,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2resultff dout", false,-1, 31,0);
        tracep->declBit(c+11269,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2resultff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2resultff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+1983,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2resultff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10320,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2resultff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2resultff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2resultff genblock dff rst_l", false,-1);
        tracep->declBus(c+4352,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2resultff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2resultff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8499,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2resultff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2resultff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2resultff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4352,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2resultff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3resultff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3resultff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2138,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3resultff din", false,-1, 31,0);
        tracep->declBit(c+10314,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3resultff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3resultff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3resultff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3resultff scan_mode", false,-1);
        tracep->declBus(c+4353,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3resultff dout", false,-1, 31,0);
        tracep->declBit(c+11270,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3resultff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3resultff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2138,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3resultff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10314,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3resultff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3resultff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3resultff genblock dff rst_l", false,-1);
        tracep->declBus(c+4353,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3resultff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3resultff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8500,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3resultff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3resultff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3resultff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4353,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3resultff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3resultff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3resultff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4352,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3resultff din", false,-1, 31,0);
        tracep->declBit(c+10321,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3resultff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3resultff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3resultff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3resultff scan_mode", false,-1);
        tracep->declBus(c+4354,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3resultff dout", false,-1, 31,0);
        tracep->declBit(c+11271,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3resultff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3resultff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4352,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3resultff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10321,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3resultff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3resultff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3resultff genblock dff rst_l", false,-1);
        tracep->declBus(c+4354,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3resultff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3resultff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8501,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3resultff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3resultff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3resultff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4354,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3resultff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4resultff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4resultff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4395,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4resultff din", false,-1, 31,0);
        tracep->declBit(c+10315,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4resultff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4resultff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4resultff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4resultff scan_mode", false,-1);
        tracep->declBus(c+4355,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4resultff dout", false,-1, 31,0);
        tracep->declBit(c+11272,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4resultff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4resultff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4395,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4resultff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10315,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4resultff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4resultff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4resultff genblock dff rst_l", false,-1);
        tracep->declBus(c+4355,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4resultff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4resultff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8502,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4resultff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4resultff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4resultff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4355,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4resultff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4resultff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4resultff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4396,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4resultff din", false,-1, 31,0);
        tracep->declBit(c+10322,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4resultff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4resultff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4resultff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4resultff scan_mode", false,-1);
        tracep->declBus(c+4356,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4resultff dout", false,-1, 31,0);
        tracep->declBit(c+11273,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4resultff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4resultff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4396,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4resultff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10322,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4resultff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4resultff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4resultff genblock dff rst_l", false,-1);
        tracep->declBus(c+4356,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4resultff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4resultff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8503,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4resultff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4resultff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4resultff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4356,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4resultff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbresultff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbresultff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4446,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbresultff din", false,-1, 31,0);
        tracep->declBit(c+10316,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbresultff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbresultff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbresultff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbresultff scan_mode", false,-1);
        tracep->declBus(c+4397,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbresultff dout", false,-1, 31,0);
        tracep->declBit(c+11274,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbresultff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbresultff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4446,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbresultff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10316,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbresultff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbresultff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbresultff genblock dff rst_l", false,-1);
        tracep->declBus(c+4397,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbresultff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbresultff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8504,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbresultff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbresultff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbresultff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4397,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbresultff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbresultff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbresultff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4447,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbresultff din", false,-1, 31,0);
        tracep->declBit(c+10323,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbresultff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbresultff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbresultff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbresultff scan_mode", false,-1);
        tracep->declBus(c+4267,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbresultff dout", false,-1, 31,0);
        tracep->declBit(c+11275,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbresultff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbresultff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4447,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbresultff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10323,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbresultff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbresultff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbresultff genblock dff rst_l", false,-1);
        tracep->declBus(c+4267,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbresultff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbresultff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8505,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbresultff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbresultff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbresultff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4267,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbresultff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1brpcff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1brpcff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+8435,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1brpcff din", false,-1, 11,0);
        tracep->declBit(c+10312,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1brpcff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1brpcff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1brpcff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1brpcff scan_mode", false,-1);
        tracep->declBus(c+4618,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1brpcff dout", false,-1, 11,0);
        tracep->declBit(c+11276,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1brpcff l1clk", false,-1);
        tracep->declBus(c+10959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1brpcff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8435,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1brpcff genblock dff din", false,-1, 11,0);
        tracep->declBit(c+10312,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1brpcff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1brpcff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1brpcff genblock dff rst_l", false,-1);
        tracep->declBus(c+4618,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1brpcff genblock dff dout", false,-1, 11,0);
        tracep->declBus(c+10959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1brpcff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8506,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1brpcff genblock dff dffs din", false,-1, 11,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1brpcff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1brpcff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4618,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e1brpcff genblock dff dffs dout", false,-1, 11,0);
        tracep->declBus(c+10959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2brpcff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2brpcff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4618,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2brpcff din", false,-1, 11,0);
        tracep->declBit(c+10313,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2brpcff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2brpcff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2brpcff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2brpcff scan_mode", false,-1);
        tracep->declBus(c+4619,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2brpcff dout", false,-1, 11,0);
        tracep->declBit(c+11277,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2brpcff l1clk", false,-1);
        tracep->declBus(c+10959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2brpcff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4618,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2brpcff genblock dff din", false,-1, 11,0);
        tracep->declBit(c+10313,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2brpcff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2brpcff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2brpcff genblock dff rst_l", false,-1);
        tracep->declBus(c+4619,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2brpcff genblock dff dout", false,-1, 11,0);
        tracep->declBus(c+10959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2brpcff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8507,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2brpcff genblock dff dffs din", false,-1, 11,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2brpcff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2brpcff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4619,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode e2brpcff genblock dff dffs dout", false,-1, 11,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divinstff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divinstff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4620,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divinstff din", false,-1, 31,0);
        tracep->declBit(c+10303,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divinstff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divinstff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divinstff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divinstff scan_mode", false,-1);
        tracep->declBus(c+4632,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divinstff dout", false,-1, 31,0);
        tracep->declBit(c+11278,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divinstff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divinstff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4620,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divinstff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10303,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divinstff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divinstff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divinstff genblock dff rst_l", false,-1);
        tracep->declBus(c+4632,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divinstff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divinstff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8508,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divinstff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divinstff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divinstff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4632,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode divinstff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e1instff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e1instff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4620,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e1instff din", false,-1, 31,0);
        tracep->declBit(c+10312,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e1instff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e1instff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e1instff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e1instff scan_mode", false,-1);
        tracep->declBus(c+4622,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e1instff dout", false,-1, 31,0);
        tracep->declBit(c+11279,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e1instff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e1instff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4620,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e1instff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10312,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e1instff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e1instff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e1instff genblock dff rst_l", false,-1);
        tracep->declBus(c+4622,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e1instff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e1instff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8509,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e1instff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e1instff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e1instff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4622,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e1instff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2instff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2instff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4622,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2instff din", false,-1, 31,0);
        tracep->declBit(c+10313,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2instff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2instff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2instff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2instff scan_mode", false,-1);
        tracep->declBus(c+4624,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2instff dout", false,-1, 31,0);
        tracep->declBit(c+11280,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2instff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2instff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4622,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2instff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10313,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2instff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2instff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2instff genblock dff rst_l", false,-1);
        tracep->declBus(c+4624,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2instff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2instff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8510,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2instff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2instff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2instff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4624,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2instff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3instff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3instff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4624,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3instff din", false,-1, 31,0);
        tracep->declBit(c+10314,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3instff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3instff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3instff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3instff scan_mode", false,-1);
        tracep->declBus(c+4626,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3instff dout", false,-1, 31,0);
        tracep->declBit(c+11281,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3instff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3instff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4624,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3instff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10314,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3instff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3instff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3instff genblock dff rst_l", false,-1);
        tracep->declBus(c+4626,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3instff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3instff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8511,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3instff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3instff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3instff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4626,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3instff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4instff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4instff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4626,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4instff din", false,-1, 31,0);
        tracep->declBit(c+10315,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4instff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4instff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4instff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4instff scan_mode", false,-1);
        tracep->declBus(c+4628,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4instff dout", false,-1, 31,0);
        tracep->declBit(c+11282,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4instff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4instff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4626,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4instff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10315,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4instff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4instff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4instff genblock dff rst_l", false,-1);
        tracep->declBus(c+4628,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4instff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4instff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8512,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4instff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4instff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4instff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4628,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4instff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbinstff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbinstff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4701,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbinstff din", false,-1, 31,0);
        tracep->declBit(c+8513,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbinstff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbinstff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbinstff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbinstff scan_mode", false,-1);
        tracep->declBus(c+4630,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbinstff dout", false,-1, 31,0);
        tracep->declBit(c+11283,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbinstff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbinstff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4701,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbinstff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+8513,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbinstff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbinstff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbinstff genblock dff rst_l", false,-1);
        tracep->declBus(c+4630,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbinstff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbinstff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8514,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbinstff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbinstff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbinstff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4630,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbinstff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1instff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1instff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4630,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1instff din", false,-1, 31,0);
        tracep->declBit(c+8515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1instff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1instff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1instff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1instff scan_mode", false,-1);
        tracep->declBus(c+4305,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1instff dout", false,-1, 31,0);
        tracep->declBit(c+11284,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1instff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1instff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4630,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1instff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+8515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1instff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1instff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1instff genblock dff rst_l", false,-1);
        tracep->declBus(c+4305,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1instff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1instff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8516,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1instff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1instff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1instff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4305,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1instff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e1instff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e1instff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4621,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e1instff din", false,-1, 31,0);
        tracep->declBit(c+10319,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e1instff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e1instff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e1instff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e1instff scan_mode", false,-1);
        tracep->declBus(c+4623,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e1instff dout", false,-1, 31,0);
        tracep->declBit(c+11285,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e1instff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e1instff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4621,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e1instff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10319,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e1instff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e1instff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e1instff genblock dff rst_l", false,-1);
        tracep->declBus(c+4623,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e1instff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e1instff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8517,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e1instff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e1instff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e1instff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4623,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e1instff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2instff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2instff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4623,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2instff din", false,-1, 31,0);
        tracep->declBit(c+10320,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2instff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2instff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2instff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2instff scan_mode", false,-1);
        tracep->declBus(c+4625,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2instff dout", false,-1, 31,0);
        tracep->declBit(c+11286,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2instff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2instff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4623,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2instff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10320,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2instff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2instff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2instff genblock dff rst_l", false,-1);
        tracep->declBus(c+4625,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2instff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2instff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8518,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2instff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2instff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2instff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4625,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2instff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3instff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3instff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4625,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3instff din", false,-1, 31,0);
        tracep->declBit(c+10321,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3instff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3instff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3instff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3instff scan_mode", false,-1);
        tracep->declBus(c+4627,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3instff dout", false,-1, 31,0);
        tracep->declBit(c+11287,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3instff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3instff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4625,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3instff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10321,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3instff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3instff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3instff genblock dff rst_l", false,-1);
        tracep->declBus(c+4627,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3instff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3instff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8519,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3instff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3instff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3instff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4627,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3instff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4instff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4instff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4627,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4instff din", false,-1, 31,0);
        tracep->declBit(c+10322,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4instff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4instff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4instff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4instff scan_mode", false,-1);
        tracep->declBus(c+4629,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4instff dout", false,-1, 31,0);
        tracep->declBit(c+11288,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4instff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4instff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4627,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4instff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10322,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4instff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4instff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4instff genblock dff rst_l", false,-1);
        tracep->declBus(c+4629,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4instff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4instff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8520,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4instff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4instff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4instff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4629,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4instff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbinstff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbinstff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4629,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbinstff din", false,-1, 31,0);
        tracep->declBit(c+10323,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbinstff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbinstff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbinstff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbinstff scan_mode", false,-1);
        tracep->declBus(c+4631,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbinstff dout", false,-1, 31,0);
        tracep->declBit(c+11289,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbinstff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbinstff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4629,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbinstff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10323,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbinstff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbinstff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbinstff genblock dff rst_l", false,-1);
        tracep->declBus(c+4631,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbinstff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbinstff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8521,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbinstff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbinstff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbinstff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4631,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbinstff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1instff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1instff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4631,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1instff din", false,-1, 31,0);
        tracep->declBit(c+10324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1instff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1instff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1instff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1instff scan_mode", false,-1);
        tracep->declBus(c+4306,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1instff dout", false,-1, 31,0);
        tracep->declBit(c+11290,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1instff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1instff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4631,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1instff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+10324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1instff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1instff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1instff genblock dff rst_l", false,-1);
        tracep->declBus(c+4306,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1instff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1instff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8522,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1instff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1instff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1instff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4306,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1instff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbpcff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbpcff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+1987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbpcff din", false,-1, 30,0);
        tracep->declBit(c+8513,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbpcff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbpcff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbpcff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbpcff scan_mode", false,-1);
        tracep->declBus(c+4633,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbpcff dout", false,-1, 30,0);
        tracep->declBit(c+11291,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbpcff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbpcff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+1987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbpcff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+8513,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbpcff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbpcff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbpcff genblock dff rst_l", false,-1);
        tracep->declBus(c+4633,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbpcff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbpcff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8523,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbpcff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbpcff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbpcff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4633,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wbpcff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1pcff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1pcff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4633,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1pcff din", false,-1, 30,0);
        tracep->declBit(c+8515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1pcff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1pcff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1pcff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1pcff scan_mode", false,-1);
        tracep->declBus(c+4307,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1pcff dout", false,-1, 30,0);
        tracep->declBit(c+11292,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1pcff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1pcff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4633,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1pcff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+8515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1pcff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1pcff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1pcff genblock dff rst_l", false,-1);
        tracep->declBus(c+4307,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1pcff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1pcff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8524,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1pcff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1pcff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1pcff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4307,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0wb1pcff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1pcff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1pcff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4571,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1pcff din", false,-1, 30,0);
        tracep->declBit(c+10324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1pcff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1pcff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1pcff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1pcff scan_mode", false,-1);
        tracep->declBus(c+4308,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1pcff dout", false,-1, 30,0);
        tracep->declBit(c+11293,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1pcff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1pcff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4571,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1pcff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+10324,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1pcff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1pcff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1pcff genblock dff rst_l", false,-1);
        tracep->declBus(c+4308,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1pcff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1pcff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8525,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1pcff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1pcff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1pcff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4308,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wb1pcff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2pcff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2pcff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+1984,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2pcff din", false,-1, 30,0);
        tracep->declBit(c+10313,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2pcff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2pcff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2pcff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2pcff scan_mode", false,-1);
        tracep->declBus(c+4357,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2pcff dout", false,-1, 30,0);
        tracep->declBit(c+11294,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2pcff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2pcff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+1984,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2pcff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+10313,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2pcff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2pcff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2pcff genblock dff rst_l", false,-1);
        tracep->declBus(c+4357,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2pcff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2pcff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8526,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2pcff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2pcff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2pcff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4357,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e2pcff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3pcff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3pcff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4357,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3pcff din", false,-1, 30,0);
        tracep->declBit(c+10314,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3pcff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3pcff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3pcff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3pcff scan_mode", false,-1);
        tracep->declBus(c+2083,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3pcff dout", false,-1, 30,0);
        tracep->declBit(c+11295,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3pcff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3pcff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4357,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3pcff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+10314,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3pcff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3pcff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3pcff genblock dff rst_l", false,-1);
        tracep->declBus(c+2083,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3pcff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3pcff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8527,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3pcff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3pcff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3pcff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2083,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e3pcff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4pcff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4pcff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2083,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4pcff din", false,-1, 30,0);
        tracep->declBit(c+10315,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4pcff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4pcff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4pcff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4pcff scan_mode", false,-1);
        tracep->declBus(c+4359,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4pcff dout", false,-1, 30,0);
        tracep->declBit(c+11296,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4pcff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4pcff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2083,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4pcff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+10315,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4pcff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4pcff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4pcff genblock dff rst_l", false,-1);
        tracep->declBus(c+4359,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4pcff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4pcff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8528,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4pcff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4pcff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4pcff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4359,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i0e4pcff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2pcff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2pcff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+1985,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2pcff din", false,-1, 30,0);
        tracep->declBit(c+10320,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2pcff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2pcff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2pcff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2pcff scan_mode", false,-1);
        tracep->declBus(c+4358,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2pcff dout", false,-1, 30,0);
        tracep->declBit(c+11297,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2pcff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2pcff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+1985,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2pcff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+10320,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2pcff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2pcff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2pcff genblock dff rst_l", false,-1);
        tracep->declBus(c+4358,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2pcff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2pcff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8529,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2pcff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2pcff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2pcff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4358,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e2pcff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3pcff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3pcff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4358,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3pcff din", false,-1, 30,0);
        tracep->declBit(c+10321,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3pcff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3pcff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3pcff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3pcff scan_mode", false,-1);
        tracep->declBus(c+2084,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3pcff dout", false,-1, 30,0);
        tracep->declBit(c+11298,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3pcff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3pcff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4358,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3pcff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+10321,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3pcff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3pcff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3pcff genblock dff rst_l", false,-1);
        tracep->declBus(c+2084,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3pcff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3pcff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8530,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3pcff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3pcff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3pcff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+2084,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e3pcff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4pcff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4pcff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+2084,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4pcff din", false,-1, 30,0);
        tracep->declBit(c+10322,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4pcff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4pcff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4pcff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4pcff scan_mode", false,-1);
        tracep->declBus(c+1988,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4pcff dout", false,-1, 30,0);
        tracep->declBit(c+11299,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4pcff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4pcff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+2084,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4pcff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+10322,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4pcff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4pcff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4pcff genblock dff rst_l", false,-1);
        tracep->declBus(c+1988,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4pcff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4pcff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8531,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4pcff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4pcff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4pcff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+1988,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1e4pcff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+4634,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode ibradder_correct pc", false,-1, 31,1);
        tracep->declBus(c+4619,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode ibradder_correct offset", false,-1, 12,1);
        tracep->declBus(c+2070,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode ibradder_correct dout", false,-1, 31,1);
        tracep->declBit(c+4702,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode ibradder_correct cout", false,-1);
        tracep->declBit(c+4703,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode ibradder_correct sign", false,-1);
        tracep->declBus(c+4704,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode ibradder_correct pc_inc", false,-1, 31,13);
        tracep->declBus(c+4705,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode ibradder_correct pc_dec", false,-1, 31,13);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbpcff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbpcff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+1988,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbpcff din", false,-1, 30,0);
        tracep->declBit(c+10323,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbpcff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbpcff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbpcff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbpcff scan_mode", false,-1);
        tracep->declBus(c+4571,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbpcff dout", false,-1, 30,0);
        tracep->declBit(c+11300,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbpcff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbpcff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+1988,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbpcff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+10323,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbpcff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbpcff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbpcff genblock dff rst_l", false,-1);
        tracep->declBus(c+4571,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbpcff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbpcff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8532,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbpcff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbpcff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbpcff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4571,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode i1wbpcff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+10957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[0] cam_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4706,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[0] cam_ff din", false,-1, 9,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[0] cam_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[0] cam_ff rst_l", false,-1);
        tracep->declBus(c+4707,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[0] cam_ff dout", false,-1, 9,0);
        tracep->declBus(c+10957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[1] cam_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4708,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[1] cam_ff din", false,-1, 9,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[1] cam_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[1] cam_ff rst_l", false,-1);
        tracep->declBus(c+4709,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[1] cam_ff dout", false,-1, 9,0);
        tracep->declBus(c+10957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[2] cam_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4710,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[2] cam_ff din", false,-1, 9,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[2] cam_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[2] cam_ff rst_l", false,-1);
        tracep->declBus(c+4711,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[2] cam_ff dout", false,-1, 9,0);
        tracep->declBus(c+10957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[3] cam_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4712,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[3] cam_ff din", false,-1, 9,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[3] cam_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[3] cam_ff rst_l", false,-1);
        tracep->declBus(c+4713,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[3] cam_ff dout", false,-1, 9,0);
        tracep->declBus(c+10957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[4] cam_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4714,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[4] cam_ff din", false,-1, 9,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[4] cam_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[4] cam_ff rst_l", false,-1);
        tracep->declBus(c+4715,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[4] cam_ff dout", false,-1, 9,0);
        tracep->declBus(c+10957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[5] cam_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4716,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[5] cam_ff din", false,-1, 9,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[5] cam_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[5] cam_ff rst_l", false,-1);
        tracep->declBus(c+4717,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[5] cam_ff dout", false,-1, 9,0);
        tracep->declBus(c+10957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[6] cam_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4718,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[6] cam_ff din", false,-1, 9,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[6] cam_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[6] cam_ff rst_l", false,-1);
        tracep->declBus(c+4719,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[6] cam_ff dout", false,-1, 9,0);
        tracep->declBus(c+10957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[7] cam_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4720,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[7] cam_ff din", false,-1, 9,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[7] cam_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[7] cam_ff rst_l", false,-1);
        tracep->declBus(c+4721,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec decode cam_array[7] cam_ff dout", false,-1, 9,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu clk", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu active_clk", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu free_clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu scan_mode", false,-1);
        tracep->declBus(c+11073,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu rst_vec", false,-1, 31,1);
        tracep->declBit(c+9724,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu nmi_int", false,-1);
        tracep->declBus(c+9793,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu nmi_vec", false,-1, 31,1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i_cpu_halt_req", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i_cpu_run_req", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpc_debug_halt_req", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpc_debug_run_req", false,-1);
        tracep->declBit(c+10940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpc_reset_run_req", false,-1);
        tracep->declBus(c+1967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ifu_pmu_instr_aligned", false,-1, 1,0);
        tracep->declBit(c+1968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ifu_pmu_align_stall", false,-1);
        tracep->declBit(c+9948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ifu_pmu_fetch_stall", false,-1);
        tracep->declBit(c+2188,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ifu_pmu_ic_miss", false,-1);
        tracep->declBit(c+2189,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ifu_pmu_ic_hit", false,-1);
        tracep->declBit(c+2190,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ifu_pmu_bus_error", false,-1);
        tracep->declBit(c+2191,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ifu_pmu_bus_busy", false,-1);
        tracep->declBit(c+2192,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ifu_pmu_bus_trxn", false,-1);
        tracep->declBus(c+10279,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_pmu_instr_decoded", false,-1, 1,0);
        tracep->declBit(c+10280,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_pmu_decode_stall", false,-1);
        tracep->declBit(c+10281,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_pmu_presync_stall", false,-1);
        tracep->declBit(c+4249,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_pmu_postsync_stall", false,-1);
        tracep->declBit(c+1945,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_freeze_dc3", false,-1);
        tracep->declBit(c+2036,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_store_stall_any", false,-1);
        tracep->declBit(c+9936,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dma_dccm_stall_any", false,-1);
        tracep->declBit(c+9937,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dma_iccm_stall_any", false,-1);
        tracep->declBit(c+2178,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_pmu_i0_br_misp", false,-1);
        tracep->declBit(c+2179,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_pmu_i0_br_ataken", false,-1);
        tracep->declBit(c+2180,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_pmu_i0_pc4", false,-1);
        tracep->declBit(c+2119,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_pmu_i1_br_misp", false,-1);
        tracep->declBit(c+2181,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_pmu_i1_br_ataken", false,-1);
        tracep->declBit(c+2182,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_pmu_i1_pc4", false,-1);
        tracep->declBit(c+2184,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_pmu_bus_trxn", false,-1);
        tracep->declBit(c+2185,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_pmu_bus_misaligned", false,-1);
        tracep->declBit(c+2186,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_pmu_bus_error", false,-1);
        tracep->declBit(c+2187,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_pmu_bus_busy", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu iccm_dma_sb_error", false,-1);
        tracep->declQuad(c+2028,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_error_pkt_dc3", false,-1, 37,0);
        tracep->declBit(c+2030,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_single_ecc_error_incr", false,-1);
        tracep->declBit(c+2037,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_load_ecc_stbuf_full_dc3", false,-1);
        tracep->declBit(c+4296,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_pause_state", false,-1);
        tracep->declBit(c+2033,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_imprecise_error_store_any", false,-1);
        tracep->declBit(c+2032,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_imprecise_error_load_any", false,-1);
        tracep->declBus(c+2034,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_imprecise_error_addr_any", false,-1, 31,0);
        tracep->declBit(c+2031,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_freeze_external_ints_dc3", false,-1);
        tracep->declBit(c+4273,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_csr_wen_unq_d", false,-1);
        tracep->declBit(c+4274,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_csr_any_unq_d", false,-1);
        tracep->declBit(c+4268,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_csr_wen_wb", false,-1);
        tracep->declBus(c+4269,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_csr_rdaddr_d", false,-1, 11,0);
        tracep->declBus(c+4270,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_csr_wraddr_wb", false,-1, 11,0);
        tracep->declBus(c+4271,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_csr_wrdata_wb", false,-1, 31,0);
        tracep->declBit(c+4275,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_csr_stall_int_ff", false,-1);
        tracep->declBit(c+2053,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_i0_valid_e4", false,-1);
        tracep->declBit(c+2054,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_i1_valid_e4", false,-1);
        tracep->declBit(c+4295,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_i0_load_e4", false,-1);
        tracep->declBit(c+10273,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_fence_pending", false,-1);
        tracep->declBus(c+1986,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_npc_e4", false,-1, 31,1);
        tracep->declBit(c+2093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i0_flush_lower_e4", false,-1);
        tracep->declBit(c+2094,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i1_flush_lower_e4", false,-1);
        tracep->declBus(c+2095,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i0_flush_path_e4", false,-1, 31,1);
        tracep->declBus(c+2096,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i1_flush_path_e4", false,-1, 31,1);
        tracep->declBus(c+1987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_i0_pc_e4", false,-1, 31,1);
        tracep->declBus(c+1988,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_i1_pc_e4", false,-1, 31,1);
        tracep->declBus(c+9973,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_packet_e4", false,-1, 25,0);
        tracep->declBus(c+4280,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_illegal_inst", false,-1, 31,0);
        tracep->declBit(c+10282,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_i0_decode_d", false,-1);
        tracep->declBus(c+2125,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i0_br_index_e4", false,-1, 5,4);
        tracep->declBus(c+2104,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i0_br_hist_e4", false,-1, 1,0);
        tracep->declBus(c+2105,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i0_br_bank_e4", false,-1, 1,0);
        tracep->declBit(c+2106,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i0_br_error_e4", false,-1);
        tracep->declBit(c+2107,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i0_br_start_error_e4", false,-1);
        tracep->declBit(c+2108,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i0_br_valid_e4", false,-1);
        tracep->declBit(c+2109,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i0_br_mp_e4", false,-1);
        tracep->declBit(c+2112,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i0_br_middle_e4", false,-1);
        tracep->declBus(c+2103,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i0_br_fghr_e4", false,-1, 4,0);
        tracep->declBus(c+2126,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i1_br_index_e4", false,-1, 5,4);
        tracep->declBus(c+2114,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i1_br_hist_e4", false,-1, 1,0);
        tracep->declBus(c+2115,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i1_br_bank_e4", false,-1, 1,0);
        tracep->declBit(c+2116,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i1_br_error_e4", false,-1);
        tracep->declBit(c+2117,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i1_br_start_error_e4", false,-1);
        tracep->declBit(c+2118,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i1_br_valid_e4", false,-1);
        tracep->declBit(c+2119,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i1_br_mp_e4", false,-1);
        tracep->declBit(c+2122,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i1_br_middle_e4", false,-1);
        tracep->declBus(c+2113,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i1_br_fghr_e4", false,-1, 4,0);
        tracep->declBit(c+2124,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i1_br_way_e4", false,-1);
        tracep->declBit(c+2123,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exu_i0_br_way_e4", false,-1);
        tracep->declBit(c+9943,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_dbg_cmd_done", false,-1);
        tracep->declBit(c+9944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_dbg_cmd_fail", false,-1);
        tracep->declBit(c+9933,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_flush_noredir_wb", false,-1);
        tracep->declBit(c+9945,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_mpc_halted_only", false,-1);
        tracep->declBit(c+9946,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_dbg_halted", false,-1);
        tracep->declBit(c+2176,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_pmu_fw_halted", false,-1);
        tracep->declBit(c+1938,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_debug_mode", false,-1);
        tracep->declBit(c+9947,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_resume_ack", false,-1);
        tracep->declBit(c+9974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_debug_stall", false,-1);
        tracep->declBit(c+10643,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_flush_leak_one_wb", false,-1);
        tracep->declBit(c+9934,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_flush_err_wb", false,-1);
        tracep->declBit(c+10273,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_stall_dma", false,-1);
        tracep->declBit(c+10757,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dbg_halt_req", false,-1);
        tracep->declBit(c+516,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dbg_resume_req", false,-1);
        tracep->declBit(c+2009,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ifu_miss_state_idle", false,-1);
        tracep->declBit(c+2039,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_halt_idle_any", false,-1);
        tracep->declArray(c+1989,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu trigger_pkt_any", false,-1, 151,0);
        tracep->declQuad(c+1969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ifu_ic_debug_rd_data", false,-1, 33,0);
        tracep->declBit(c+1971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ifu_ic_debug_rd_data_valid", false,-1);
        tracep->declQuad(c+1972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_ic_diag_pkt", false,-1, 52,0);
        tracep->declBus(c+2205,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu pic_claimid", false,-1, 7,0);
        tracep->declBus(c+2206,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu pic_pl", false,-1, 3,0);
        tracep->declBit(c+2210,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhwakeup", false,-1);
        tracep->declBit(c+2209,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mexintpend", false,-1);
        tracep->declBit(c+9726,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu timer_int", false,-1);
        tracep->declBit(c+1937,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu o_cpu_halt_status", false,-1);
        tracep->declBit(c+1936,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu o_cpu_halt_ack", false,-1);
        tracep->declBit(c+1939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu o_cpu_run_ack", false,-1);
        tracep->declBit(c+1938,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu o_debug_mode_status", false,-1);
        tracep->declBit(c+9926,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpc_debug_halt_ack", false,-1);
        tracep->declBit(c+9927,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpc_debug_run_ack", false,-1);
        tracep->declBit(c+9928,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu debug_brkpt_status", false,-1);
        tracep->declBus(c+2207,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_meicurpl", false,-1, 3,0);
        tracep->declBus(c+2208,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_meipt", false,-1, 3,0);
        tracep->declBus(c+2097,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_br0_wb_pkt", false,-1, 15,0);
        tracep->declBus(c+2098,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_br1_wb_pkt", false,-1, 15,0);
        tracep->declBus(c+4272,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_csr_rddata_d", false,-1, 31,0);
        tracep->declBit(c+8215,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_csr_legal_d", false,-1);
        tracep->declBit(c+2051,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_i0_kill_writeb_wb", false,-1);
        tracep->declBit(c+2052,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_i1_kill_writeb_wb", false,-1);
        tracep->declBit(c+2050,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_flush_lower_wb", false,-1);
        tracep->declBus(c+2055,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_flush_path_wb", false,-1, 31,1);
        tracep->declBit(c+9935,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_fence_i_wb", false,-1);
        tracep->declBit(c+4278,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_presync_d", false,-1);
        tracep->declBit(c+4279,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_postsync_d", false,-1);
        tracep->declBus(c+2056,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_mrac_ff", false,-1, 31,0);
        tracep->declBit(c+7553,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_cancel_e4", false,-1);
        tracep->declBit(c+4250,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_wr_pause_wb", false,-1);
        tracep->declBit(c+9975,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_flush_pause_wb", false,-1);
        tracep->declBus(c+7549,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_perfcnt0", false,-1, 1,0);
        tracep->declBus(c+7550,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_perfcnt1", false,-1, 1,0);
        tracep->declBus(c+7551,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_perfcnt2", false,-1, 1,0);
        tracep->declBus(c+7552,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_perfcnt3", false,-1, 1,0);
        tracep->declBit(c+4310,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_i0_valid_wb1", false,-1);
        tracep->declBit(c+4309,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_i1_valid_wb1", false,-1);
        tracep->declBit(c+4314,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_i0_exc_valid_wb1", false,-1);
        tracep->declBit(c+4315,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_i1_exc_valid_wb1", false,-1);
        tracep->declBit(c+4311,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_int_valid_wb1", false,-1);
        tracep->declBus(c+4312,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_exc_cause_wb1", false,-1, 4,0);
        tracep->declBus(c+4313,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_mtval_wb1", false,-1, 31,0);
        tracep->declBit(c+2167,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_sideeffect_posted_disable", false,-1);
        tracep->declBit(c+4262,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_dual_issue_disable", false,-1);
        tracep->declBit(c+1966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_core_ecc_disable", false,-1);
        tracep->declBit(c+2161,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_sec_alu_disable", false,-1);
        tracep->declBit(c+2162,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_non_blocking_disable", false,-1);
        tracep->declBit(c+2163,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_fast_div_disable", false,-1);
        tracep->declBit(c+2164,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_bpred_disable", false,-1);
        tracep->declBit(c+2165,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_wb_coalescing_disable", false,-1);
        tracep->declBit(c+2166,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_ld_miss_byp_wb_disable", false,-1);
        tracep->declBit(c+4261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_pipelining_disable", false,-1);
        tracep->declBus(c+2168,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_dma_qos_prty", false,-1, 2,0);
        tracep->declBit(c+2169,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_misc_clk_override", false,-1);
        tracep->declBit(c+4246,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_dec_clk_override", false,-1);
        tracep->declBit(c+2170,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_exu_clk_override", false,-1);
        tracep->declBit(c+2171,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_ifu_clk_override", false,-1);
        tracep->declBit(c+2172,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_lsu_clk_override", false,-1);
        tracep->declBit(c+2173,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_bus_clk_override", false,-1);
        tracep->declBit(c+2174,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_pic_clk_override", false,-1);
        tracep->declBit(c+1964,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_dccm_clk_override", false,-1);
        tracep->declBit(c+1965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_icm_clk_override", false,-1);
        tracep->declBit(c+4722,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_csr_wen_wb_mod", false,-1);
        tracep->declBit(c+4246,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu clk_override", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu e4e5_int_clk", false,-1);
        tracep->declBit(c+4723,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu nmi_lsu_load_type", false,-1);
        tracep->declBit(c+4724,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu nmi_lsu_store_type", false,-1);
        tracep->declBit(c+4725,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu nmi_int_detected_f", false,-1);
        tracep->declBit(c+4726,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu nmi_lsu_load_type_f", false,-1);
        tracep->declBit(c+4727,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu nmi_lsu_store_type_f", false,-1);
        tracep->declBit(c+9977,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu allow_dbg_halt_csr_write", false,-1);
        tracep->declBit(c+8222,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dbg_cmd_done_ns", false,-1);
        tracep->declBit(c+4728,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i_cpu_run_req_d1_raw", false,-1);
        tracep->declBit(c+1938,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu debug_mode_status", false,-1);
        tracep->declBit(c+4729,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_single_ecc_error_wb", false,-1);
        tracep->declBit(c+9978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i0_mp_e4", false,-1);
        tracep->declBit(c+9979,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i1_mp_e4", false,-1);
        tracep->declBit(c+10259,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu sel_npc_e4", false,-1);
        tracep->declBit(c+9980,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu sel_npc_wb", false,-1);
        tracep->declBit(c+4730,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ce_int", false,-1);
        tracep->declBit(c+4731,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtval_capture_lsu_wb", false,-1);
        tracep->declBit(c+4732,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mdeau_wb", false,-1);
        tracep->declBit(c+8223,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu micect_cout_nc", false,-1);
        tracep->declBit(c+8224,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu miccmect_cout_nc", false,-1);
        tracep->declBit(c+4733,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mdccmect_cout_nc", false,-1);
        tracep->declBit(c+4734,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu nmi_in_debug_mode", false,-1);
        tracep->declBit(c+10644,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dpc_capture_npc", false,-1);
        tracep->declBit(c+9981,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dpc_capture_pc", false,-1);
        tracep->declBit(c+4735,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu tdata_load", false,-1);
        tracep->declBit(c+4736,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu tdata_opcode", false,-1);
        tracep->declBit(c+8225,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu tdata_action", false,-1);
        tracep->declBit(c+9982,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu perfcnt_halted", false,-1);
        tracep->declBit(c+4737,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu reset_delayed", false,-1);
        tracep->declBit(c+4738,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu reset_detect", false,-1);
        tracep->declBit(c+4739,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu reset_detected", false,-1);
        tracep->declBit(c+4740,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mstatus_wb", false,-1);
        tracep->declBit(c+4741,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mtvec_wb", false,-1);
        tracep->declBit(c+4742,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mie_wb", false,-1);
        tracep->declBit(c+4743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mcyclel_wb", false,-1);
        tracep->declBit(c+4744,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mcycleh_wb", false,-1);
        tracep->declBit(c+4745,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_minstretl_wb", false,-1);
        tracep->declBit(c+4746,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_minstreth_wb", false,-1);
        tracep->declBit(c+4747,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mscratch_wb", false,-1);
        tracep->declBit(c+4748,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mepc_wb", false,-1);
        tracep->declBit(c+4749,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mcause_wb", false,-1);
        tracep->declBit(c+4750,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mtval_wb", false,-1);
        tracep->declBit(c+4751,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mrac_wb", false,-1);
        tracep->declBit(c+4752,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_meihap_wb", false,-1);
        tracep->declBit(c+4753,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_meicurpl_wb", false,-1);
        tracep->declBit(c+4754,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_meipt_wb", false,-1);
        tracep->declBit(c+9983,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_dcsr_wb", false,-1);
        tracep->declBit(c+9984,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_dpc_wb", false,-1);
        tracep->declBit(c+4755,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_meicidpl_wb", false,-1);
        tracep->declBit(c+4756,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_meivt_wb", false,-1);
        tracep->declBit(c+4752,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_meicpct_wb", false,-1);
        tracep->declBit(c+4757,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_micect_wb", false,-1);
        tracep->declBit(c+4758,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_miccmect_wb", false,-1);
        tracep->declBit(c+4759,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mdccmect_wb", false,-1);
        tracep->declBit(c+4760,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mhpme3_wb", false,-1);
        tracep->declBit(c+4761,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mhpme4_wb", false,-1);
        tracep->declBit(c+4762,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mhpme5_wb", false,-1);
        tracep->declBit(c+4763,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mhpme6_wb", false,-1);
        tracep->declBit(c+4764,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mgpmc_wb", false,-1);
        tracep->declBit(c+4765,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mgpmc_b", false,-1);
        tracep->declBit(c+4766,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mgpmc", false,-1);
        tracep->declBit(c+4767,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mtsel_wb", false,-1);
        tracep->declBit(c+8226,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mtdata1_t0_wb", false,-1);
        tracep->declBit(c+8227,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mtdata1_t1_wb", false,-1);
        tracep->declBit(c+8228,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mtdata1_t2_wb", false,-1);
        tracep->declBit(c+8229,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mtdata1_t3_wb", false,-1);
        tracep->declBit(c+8230,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mtdata2_t0_wb", false,-1);
        tracep->declBit(c+8231,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mtdata2_t1_wb", false,-1);
        tracep->declBit(c+8232,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mtdata2_t2_wb", false,-1);
        tracep->declBit(c+8233,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mtdata2_t3_wb", false,-1);
        tracep->declBus(c+4768,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtdata2_t0", false,-1, 31,0);
        tracep->declBus(c+4769,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtdata2_t1", false,-1, 31,0);
        tracep->declBus(c+4770,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtdata2_t2", false,-1, 31,0);
        tracep->declBus(c+4771,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtdata2_t3", false,-1, 31,0);
        tracep->declBus(c+4772,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtdata2_tsel_out", false,-1, 31,0);
        tracep->declBus(c+4773,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtdata1_tsel_out", false,-1, 31,0);
        tracep->declBus(c+8234,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtdata1_t0_ns", false,-1, 9,0);
        tracep->declBus(c+4774,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtdata1_t0", false,-1, 9,0);
        tracep->declBus(c+8235,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtdata1_t1_ns", false,-1, 9,0);
        tracep->declBus(c+4775,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtdata1_t1", false,-1, 9,0);
        tracep->declBus(c+8236,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtdata1_t2_ns", false,-1, 9,0);
        tracep->declBus(c+4776,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtdata1_t2", false,-1, 9,0);
        tracep->declBus(c+8237,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtdata1_t3_ns", false,-1, 9,0);
        tracep->declBus(c+4777,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtdata1_t3", false,-1, 9,0);
        tracep->declBus(c+9985,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu tdata_wrdata_wb", false,-1, 27,0);
        tracep->declBus(c+4778,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtsel_ns", false,-1, 1,0);
        tracep->declBus(c+4779,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtsel", false,-1, 1,0);
        tracep->declBit(c+9986,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu tlu_i0_kill_writeb_e4", false,-1);
        tracep->declBit(c+8238,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu tlu_i1_kill_writeb_e4", false,-1);
        tracep->declBus(c+9987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mstatus_ns", false,-1, 1,0);
        tracep->declBus(c+4780,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mstatus", false,-1, 1,0);
        tracep->declBit(c+9988,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mstatus_mie_ns", false,-1);
        tracep->declBus(c+4781,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec_ns", false,-1, 30,0);
        tracep->declBus(c+4782,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec", false,-1, 30,0);
        tracep->declBus(c+8377,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dcsr_ns", false,-1, 15,2);
        tracep->declBus(c+4783,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dcsr", false,-1, 15,2);
        tracep->declBus(c+4784,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mip_ns", false,-1, 5,0);
        tracep->declBus(c+4785,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mip", false,-1, 5,0);
        tracep->declBus(c+4786,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mie_ns", false,-1, 5,0);
        tracep->declBus(c+4787,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mie", false,-1, 5,0);
        tracep->declBus(c+8239,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_ns", false,-1, 31,0);
        tracep->declBus(c+4788,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel", false,-1, 31,0);
        tracep->declBus(c+4789,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcycleh_ns", false,-1, 31,0);
        tracep->declBus(c+4790,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcycleh", false,-1, 31,0);
        tracep->declBus(c+8240,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu minstretl_ns", false,-1, 31,0);
        tracep->declBus(c+4791,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu minstretl", false,-1, 31,0);
        tracep->declBus(c+4792,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu minstreth_ns", false,-1, 31,0);
        tracep->declBus(c+4793,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu minstreth", false,-1, 31,0);
        tracep->declBus(c+8241,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu micect_ns", false,-1, 31,0);
        tracep->declBus(c+4794,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu micect", false,-1, 31,0);
        tracep->declBus(c+8242,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu miccmect_ns", false,-1, 31,0);
        tracep->declBus(c+4795,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu miccmect", false,-1, 31,0);
        tracep->declBus(c+4796,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mdccmect_ns", false,-1, 31,0);
        tracep->declBus(c+4797,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mdccmect", false,-1, 31,0);
        tracep->declBus(c+8243,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu micect_inc", false,-1, 26,0);
        tracep->declBus(c+8244,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu miccmect_inc", false,-1, 26,0);
        tracep->declBus(c+4798,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mdccmect_inc", false,-1, 26,0);
        tracep->declBus(c+4799,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mscratch", false,-1, 31,0);
        tracep->declBus(c+4800,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc3", false,-1, 31,0);
        tracep->declBus(c+4801,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc3_ns", false,-1, 31,0);
        tracep->declBus(c+4802,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc4", false,-1, 31,0);
        tracep->declBus(c+4803,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc4_ns", false,-1, 31,0);
        tracep->declBus(c+4804,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc5", false,-1, 31,0);
        tracep->declBus(c+4805,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc5_ns", false,-1, 31,0);
        tracep->declBus(c+4806,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc6", false,-1, 31,0);
        tracep->declBus(c+4807,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc6_ns", false,-1, 31,0);
        tracep->declBus(c+4808,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc3h", false,-1, 31,0);
        tracep->declBus(c+4809,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc3h_ns", false,-1, 31,0);
        tracep->declBus(c+4810,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc4h", false,-1, 31,0);
        tracep->declBus(c+4811,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc4h_ns", false,-1, 31,0);
        tracep->declBus(c+4812,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc5h", false,-1, 31,0);
        tracep->declBus(c+4813,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc5h_ns", false,-1, 31,0);
        tracep->declBus(c+4814,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc6h", false,-1, 31,0);
        tracep->declBus(c+4815,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc6h_ns", false,-1, 31,0);
        tracep->declBus(c+4816,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpme3", false,-1, 5,0);
        tracep->declBus(c+4817,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpme4", false,-1, 5,0);
        tracep->declBus(c+4818,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpme5", false,-1, 5,0);
        tracep->declBus(c+4819,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpme6", false,-1, 5,0);
        tracep->declBus(c+2056,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mrac", false,-1, 31,0);
        tracep->declBus(c+4820,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu meihap", false,-1, 9,2);
        tracep->declBus(c+4821,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu meivt", false,-1, 31,10);
        tracep->declBus(c+4822,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu meicurpl_ns", false,-1, 3,0);
        tracep->declBus(c+2207,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu meicurpl", false,-1, 3,0);
        tracep->declBus(c+4823,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu meicidpl_ns", false,-1, 3,0);
        tracep->declBus(c+4824,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu meicidpl", false,-1, 3,0);
        tracep->declBus(c+4825,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu meipt_ns", false,-1, 3,0);
        tracep->declBus(c+2208,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu meipt", false,-1, 3,0);
        tracep->declBus(c+4826,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mdseac", false,-1, 31,0);
        tracep->declBit(c+4827,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mdseac_locked_ns", false,-1);
        tracep->declBit(c+4828,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mdseac_locked_f", false,-1);
        tracep->declBit(c+4829,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mdseac_en", false,-1);
        tracep->declBit(c+4830,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu nmi_lsu_detected", false,-1);
        tracep->declBus(c+4831,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mepc_ns", false,-1, 31,1);
        tracep->declBus(c+4832,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mepc", false,-1, 31,1);
        tracep->declBus(c+8378,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dpc_ns", false,-1, 31,1);
        tracep->declBus(c+4833,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dpc", false,-1, 31,1);
        tracep->declBus(c+4834,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcause_ns", false,-1, 31,0);
        tracep->declBus(c+4835,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcause", false,-1, 31,0);
        tracep->declBus(c+8245,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtval_ns", false,-1, 31,0);
        tracep->declBus(c+4313,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtval", false,-1, 31,0);
        tracep->declBit(c+9989,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mret_wb", false,-1);
        tracep->declBit(c+9990,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_pause_state_f", false,-1);
        tracep->declBit(c+9991,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_wr_pause_wb_f", false,-1);
        tracep->declBit(c+9992,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu pause_expired_e4", false,-1);
        tracep->declBit(c+4836,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu pause_expired_wb", false,-1);
        tracep->declBit(c+10645,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu tlu_flush_lower_e4", false,-1);
        tracep->declBit(c+2050,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu tlu_flush_lower_wb", false,-1);
        tracep->declBus(c+10646,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu tlu_flush_path_e4", false,-1, 31,1);
        tracep->declBus(c+2055,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu tlu_flush_path_wb", false,-1, 31,1);
        tracep->declBit(c+4837,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i0_valid_wb", false,-1);
        tracep->declBit(c+4838,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i1_valid_wb", false,-1);
        tracep->declBus(c+10647,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu vectored_cause", false,-1, 5,0);
        tracep->declBit(c+8750,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu vpath_overflow_nc", false,-1);
        tracep->declBus(c+8751,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu vectored_path", false,-1, 31,1);
        tracep->declBus(c+10834,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu interrupt_path", false,-1, 31,1);
        tracep->declBus(c+4839,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dicawics_ns", false,-1, 18,2);
        tracep->declBus(c+4840,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dicawics", false,-1, 18,2);
        tracep->declBit(c+8246,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_dicawics_wb", false,-1);
        tracep->declBit(c+9993,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_dicad0_wb", false,-1);
        tracep->declBit(c+9994,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_dicad1_wb", false,-1);
        tracep->declBus(c+8247,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dicad0_ns", false,-1, 31,0);
        tracep->declBus(c+4841,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dicad0", false,-1, 31,0);
        tracep->declBus(c+8248,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dicad1_ns", false,-1, 1,0);
        tracep->declBus(c+4842,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dicad1", false,-1, 1,0);
        tracep->declBit(c+9995,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ebreak_e4", false,-1);
        tracep->declBit(c+9996,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ebreak_to_debug_mode_e4", false,-1);
        tracep->declBit(c+9997,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ecall_e4", false,-1);
        tracep->declBit(c+9998,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu illegal_e4", false,-1);
        tracep->declBit(c+9999,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu illegal_e4_qual", false,-1);
        tracep->declBit(c+10000,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mret_e4", false,-1);
        tracep->declBit(c+10001,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu inst_acc_e4", false,-1);
        tracep->declBit(c+10002,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu fence_i_e4", false,-1);
        tracep->declBit(c+10003,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ic_perr_e4", false,-1);
        tracep->declBit(c+10004,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu iccm_sbecc_e4", false,-1);
        tracep->declBit(c+10005,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ebreak_to_debug_mode_wb", false,-1);
        tracep->declBit(c+8249,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu kill_ebreak_count_wb", false,-1);
        tracep->declBit(c+10006,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu inst_acc_second_e4", false,-1);
        tracep->declBit(c+10007,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ebreak_wb", false,-1);
        tracep->declBit(c+10008,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ecall_wb", false,-1);
        tracep->declBit(c+10009,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu illegal_wb", false,-1);
        tracep->declBit(c+10010,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu illegal_raw_wb", false,-1);
        tracep->declBit(c+10011,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu inst_acc_wb", false,-1);
        tracep->declBit(c+10012,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu inst_acc_second_wb", false,-1);
        tracep->declBit(c+9935,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu fence_i_wb", false,-1);
        tracep->declBit(c+10013,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ic_perr_wb", false,-1);
        tracep->declBit(c+10014,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu iccm_sbecc_wb", false,-1);
        tracep->declBit(c+10015,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ce_int_ready", false,-1);
        tracep->declBit(c+10016,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ext_int_ready", false,-1);
        tracep->declBit(c+10017,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu timer_int_ready", false,-1);
        tracep->declBit(c+10018,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timer0_int_ready", false,-1);
        tracep->declBit(c+10019,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timer1_int_ready", false,-1);
        tracep->declBit(c+8250,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhwakeup_ready", false,-1);
        tracep->declBit(c+10648,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu take_ext_int", false,-1);
        tracep->declBit(c+10649,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu take_ce_int", false,-1);
        tracep->declBit(c+10650,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu take_timer_int", false,-1);
        tracep->declBit(c+10651,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu take_int_timer0_int", false,-1);
        tracep->declBit(c+10652,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu take_int_timer1_int", false,-1);
        tracep->declBit(c+10653,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu take_nmi", false,-1);
        tracep->declBit(c+4843,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu take_nmi_wb", false,-1);
        tracep->declBit(c+10020,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timer0_int_possible", false,-1);
        tracep->declBit(c+10021,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timer1_int_possible", false,-1);
        tracep->declBit(c+10022,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i0_exception_valid_e4", false,-1);
        tracep->declBit(c+10654,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu interrupt_valid", false,-1);
        tracep->declBit(c+4844,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i0_exception_valid_wb", false,-1);
        tracep->declBit(c+4845,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu interrupt_valid_wb", false,-1);
        tracep->declBit(c+10260,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exc_or_int_valid", false,-1);
        tracep->declBit(c+4846,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exc_or_int_valid_wb", false,-1);
        tracep->declBit(c+4847,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mdccme_ce_req", false,-1);
        tracep->declBit(c+4848,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu miccme_ce_req", false,-1);
        tracep->declBit(c+4849,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mice_ce_req", false,-1);
        tracep->declBit(c+10655,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu synchronous_flush_e4", false,-1);
        tracep->declBus(c+10656,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exc_cause_e4", false,-1, 4,0);
        tracep->declBus(c+4850,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exc_cause_wb", false,-1, 4,0);
        tracep->declBit(c+8251,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_cout", false,-1);
        tracep->declBit(c+4851,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_cout_f", false,-1);
        tracep->declBus(c+8252,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_inc", false,-1, 31,0);
        tracep->declBit(c+4852,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcycleh_cout_nc", false,-1);
        tracep->declBus(c+4853,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcycleh_inc", false,-1, 31,0);
        tracep->declBit(c+8253,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu minstretl_cout", false,-1);
        tracep->declBit(c+4854,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu minstretl_cout_f", false,-1);
        tracep->declBit(c+10023,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu minstret_enable", false,-1);
        tracep->declBus(c+8254,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu minstretl_inc", false,-1, 31,0);
        tracep->declBus(c+4791,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu minstretl_read", false,-1, 31,0);
        tracep->declBit(c+4855,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu minstreth_cout_nc", false,-1);
        tracep->declBus(c+4856,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu minstreth_inc", false,-1, 31,0);
        tracep->declBus(c+4856,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu minstreth_read", false,-1, 31,0);
        tracep->declBus(c+8255,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu pc_e4", false,-1, 31,1);
        tracep->declBus(c+4857,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu pc_wb", false,-1, 31,1);
        tracep->declBus(c+10024,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu npc_e4", false,-1, 31,1);
        tracep->declBus(c+4858,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu npc_wb", false,-1, 31,1);
        tracep->declBit(c+10025,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtval_capture_pc_wb", false,-1);
        tracep->declBit(c+10026,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtval_capture_inst_wb", false,-1);
        tracep->declBit(c+8256,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtval_clear_wb", false,-1);
        tracep->declBit(c+8257,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtval_capture_pc_plus2_wb", false,-1);
        tracep->declBit(c+8258,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu valid_csr", false,-1);
        tracep->declBus(c+2125,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_br0_addr_e4", false,-1, 5,4);
        tracep->declBus(c+2126,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_br1_addr_e4", false,-1, 5,4);
        tracep->declBus(c+2105,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_br0_bank_e4", false,-1, 1,0);
        tracep->declBus(c+2115,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_br1_bank_e4", false,-1, 1,0);
        tracep->declBit(c+10027,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu rfpc_i0_e4", false,-1);
        tracep->declBit(c+10028,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu rfpc_i1_e4", false,-1);
        tracep->declBit(c+10029,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_i0_rfnpc_dc4", false,-1);
        tracep->declBit(c+10030,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_i1_rfnpc_dc4", false,-1);
        tracep->declBit(c+4859,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_i0_rfpc_dc4", false,-1);
        tracep->declBit(c+4860,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_i1_rfpc_dc4", false,-1);
        tracep->declBit(c+4861,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_br0_error_e4", false,-1);
        tracep->declBit(c+4862,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_br0_start_error_e4", false,-1);
        tracep->declBit(c+4863,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_br0_v_e4", false,-1);
        tracep->declBit(c+4864,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_br1_error_e4", false,-1);
        tracep->declBit(c+4865,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_br1_start_error_e4", false,-1);
        tracep->declBit(c+4866,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_br1_v_e4", false,-1);
        tracep->declBit(c+10031,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_i0_exc_dc4", false,-1);
        tracep->declBit(c+10032,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_i1_exc_dc4", false,-1);
        tracep->declBit(c+4867,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_i0_exc_dc4_raw", false,-1);
        tracep->declBit(c+4868,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_i1_exc_dc4_raw", false,-1);
        tracep->declBit(c+10033,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_exc_ma_dc4", false,-1);
        tracep->declBit(c+10034,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_exc_acc_dc4", false,-1);
        tracep->declBit(c+10035,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_exc_st_dc4", false,-1);
        tracep->declBit(c+10036,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_exc_valid_e4", false,-1);
        tracep->declBit(c+10037,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_exc_valid_e4_raw", false,-1);
        tracep->declBit(c+4869,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_exc_valid_wb", false,-1);
        tracep->declBit(c+4870,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_i0_exc_wb", false,-1);
        tracep->declBit(c+10657,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu block_interrupts", false,-1);
        tracep->declBit(c+4871,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_block_interrupts_dc3", false,-1);
        tracep->declBit(c+4872,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_block_interrupts_e4", false,-1);
        tracep->declBit(c+4873,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_load_ecc_stbuf_full_dc4", false,-1);
        tracep->declBit(c+10038,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu tlu_i0_commit_cmt", false,-1);
        tracep->declBit(c+10039,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu tlu_i1_commit_cmt", false,-1);
        tracep->declBit(c+4874,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i0_trigger_eval_e4", false,-1);
        tracep->declBit(c+4875,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i1_trigger_eval_e4", false,-1);
        tracep->declBit(c+4876,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_freeze_e4", false,-1);
        tracep->declBit(c+4877,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_freeze_pulse_e3", false,-1);
        tracep->declBit(c+4878,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_freeze_pulse_e4", false,-1);
        tracep->declBit(c+8259,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu request_debug_mode_e4", false,-1);
        tracep->declBit(c+9981,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu request_debug_mode_wb", false,-1);
        tracep->declBit(c+10040,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu request_debug_mode_done", false,-1);
        tracep->declBit(c+10041,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu request_debug_mode_done_f", false,-1);
        tracep->declBit(c+10658,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu take_halt", false,-1);
        tracep->declBit(c+10042,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu take_halt_f", false,-1);
        tracep->declBit(c+10043,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu halt_taken", false,-1);
        tracep->declBit(c+10044,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu halt_taken_f", false,-1);
        tracep->declBit(c+10659,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu internal_dbg_halt_mode", false,-1);
        tracep->declBit(c+9946,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dbg_tlu_halted_f", false,-1);
        tracep->declBit(c+4737,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu take_reset", false,-1);
        tracep->declBit(c+10660,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dbg_tlu_halted", false,-1);
        tracep->declBit(c+10661,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu core_empty", false,-1);
        tracep->declBit(c+10045,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_halt_idle_any_f", false,-1);
        tracep->declBit(c+10046,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ifu_miss_state_idle_f", false,-1);
        tracep->declBit(c+10835,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu resume_ack_ns", false,-1);
        tracep->declBit(c+9974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu debug_halt_req_f", false,-1);
        tracep->declBit(c+10047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu debug_resume_req_f_raw", false,-1);
        tracep->declBit(c+10662,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu debug_resume_req_f", false,-1);
        tracep->declBit(c+10663,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu enter_debug_halt_req", false,-1);
        tracep->declBit(c+8260,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dcsr_single_step_done", false,-1);
        tracep->declBit(c+10048,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dcsr_single_step_done_f", false,-1);
        tracep->declBit(c+10049,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu debug_halt_req_d1", false,-1);
        tracep->declBit(c+10664,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu debug_halt_req_ns", false,-1);
        tracep->declBit(c+10665,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dcsr_single_step_running", false,-1);
        tracep->declBit(c+10050,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dcsr_single_step_running_f", false,-1);
        tracep->declBit(c+10666,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu internal_dbg_halt_timers", false,-1);
        tracep->declBus(c+10051,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i0_trigger_e4", false,-1, 3,0);
        tracep->declBus(c+10052,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i1_trigger_e4", false,-1, 3,0);
        tracep->declBus(c+4879,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu trigger_action", false,-1, 3,0);
        tracep->declBus(c+4880,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu trigger_enabled", false,-1, 3,0);
        tracep->declBus(c+10053,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i0_trigger_chain_masked_e4", false,-1, 3,0);
        tracep->declBus(c+10054,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i1_trigger_chain_masked_e4", false,-1, 3,0);
        tracep->declBus(c+4881,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu trigger_chain", false,-1, 2,0);
        tracep->declBit(c+10055,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i0_trigger_hit_e4", false,-1);
        tracep->declBit(c+10056,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i0_trigger_hit_raw_e4", false,-1);
        tracep->declBit(c+8261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i0_trigger_action_e4", false,-1);
        tracep->declBit(c+10057,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu trigger_hit_e4", false,-1);
        tracep->declBit(c+4882,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu trigger_hit_wb", false,-1);
        tracep->declBit(c+4883,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i0_trigger_hit_wb", false,-1);
        tracep->declBit(c+10058,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mepc_trigger_hit_sel_pc_e4", false,-1);
        tracep->declBit(c+4884,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mepc_trigger_hit_sel_pc_wb", false,-1);
        tracep->declBit(c+10059,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i1_trigger_hit_e4", false,-1);
        tracep->declBit(c+10060,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i1_trigger_hit_raw_e4", false,-1);
        tracep->declBit(c+8262,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i1_trigger_action_e4", false,-1);
        tracep->declBus(c+10061,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu update_hit_bit_e4", false,-1, 3,0);
        tracep->declBus(c+10062,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu update_hit_bit_wb", false,-1, 3,0);
        tracep->declBus(c+8263,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i0_iside_trigger_has_pri_e4", false,-1, 3,0);
        tracep->declBus(c+4885,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i1_iside_trigger_has_pri_e4", false,-1, 3,0);
        tracep->declBus(c+4886,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i0_lsu_trigger_has_pri_e4", false,-1, 3,0);
        tracep->declBus(c+4887,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i1_lsu_trigger_has_pri_e4", false,-1, 3,0);
        tracep->declBit(c+8264,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu cpu_halt_status", false,-1);
        tracep->declBit(c+4888,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu cpu_halt_ack", false,-1);
        tracep->declBit(c+4889,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu cpu_run_ack", false,-1);
        tracep->declBit(c+4890,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu ext_halt_pulse", false,-1);
        tracep->declBit(c+4891,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i_cpu_halt_req_d1", false,-1);
        tracep->declBit(c+10063,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i_cpu_run_req_d1", false,-1);
        tracep->declBit(c+10064,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu inst_acc_e4_raw", false,-1);
        tracep->declBit(c+10065,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu trigger_hit_dmode_e4", false,-1);
        tracep->declBit(c+10066,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu trigger_hit_dmode_wb", false,-1);
        tracep->declBit(c+10067,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu trigger_hit_for_dscr_cause_wb", false,-1);
        tracep->declBit(c+4892,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mcgc_wb", false,-1);
        tracep->declBit(c+4893,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mfdc_wb", false,-1);
        tracep->declBus(c+4894,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcgc", false,-1, 8,0);
        tracep->declBus(c+4895,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mfdc", false,-1, 18,0);
        tracep->declBus(c+4896,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mfdc_int", false,-1, 13,0);
        tracep->declBus(c+4897,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mfdc_ns", false,-1, 13,0);
        tracep->declBit(c+4898,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i_cpu_halt_req_sync_qual", false,-1);
        tracep->declBit(c+4899,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i_cpu_run_req_sync_qual", false,-1);
        tracep->declBit(c+10667,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu pmu_fw_halt_req_ns", false,-1);
        tracep->declBit(c+4900,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu pmu_fw_halt_req_f", false,-1);
        tracep->declBit(c+10668,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timer_stalled", false,-1);
        tracep->declBit(c+4901,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu fw_halt_req", false,-1);
        tracep->declBit(c+4902,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu enter_pmu_fw_halt_req", false,-1);
        tracep->declBit(c+10669,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu pmu_fw_tlu_halted", false,-1);
        tracep->declBit(c+2176,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu pmu_fw_tlu_halted_f", false,-1);
        tracep->declBit(c+10670,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu internal_pmu_fw_halt_mode", false,-1);
        tracep->declBit(c+4903,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu internal_pmu_fw_halt_mode_f", false,-1);
        tracep->declBit(c+8379,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timer0_int_hold", false,-1);
        tracep->declBit(c+8380,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timer1_int_hold", false,-1);
        tracep->declBit(c+4904,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timer0_int_hold_f", false,-1);
        tracep->declBit(c+4905,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timer1_int_hold_f", false,-1);
        tracep->declBit(c+10068,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dcsr_single_step_running_ff", false,-1);
        tracep->declBit(c+4906,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu nmi_int_delayed", false,-1);
        tracep->declBit(c+4907,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu nmi_int_detected", false,-1);
        tracep->declBus(c+4908,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu trigger_execute", false,-1, 3,0);
        tracep->declBus(c+4909,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu trigger_data", false,-1, 3,0);
        tracep->declBus(c+4910,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu trigger_store", false,-1, 3,0);
        tracep->declBit(c+10069,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpc_run_state_ns", false,-1);
        tracep->declBit(c+10261,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu debug_brkpt_status_ns", false,-1);
        tracep->declBit(c+8381,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpc_debug_halt_ack_ns", false,-1);
        tracep->declBit(c+10836,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpc_debug_run_ack_ns", false,-1);
        tracep->declBit(c+538,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dbg_halt_state_ns", false,-1);
        tracep->declBit(c+539,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dbg_run_state_ns", false,-1);
        tracep->declBit(c+10070,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dbg_halt_state_f", false,-1);
        tracep->declBit(c+10071,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpc_debug_halt_req_sync_f", false,-1);
        tracep->declBit(c+10072,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpc_debug_run_req_sync_f", false,-1);
        tracep->declBit(c+10073,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpc_halt_state_f", false,-1);
        tracep->declBit(c+10074,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpc_halt_state_ns", false,-1);
        tracep->declBit(c+10075,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpc_run_state_f", false,-1);
        tracep->declBit(c+9928,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu debug_brkpt_status_f", false,-1);
        tracep->declBit(c+9926,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpc_debug_halt_ack_f", false,-1);
        tracep->declBit(c+9927,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpc_debug_run_ack_f", false,-1);
        tracep->declBit(c+10076,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dbg_run_state_f", false,-1);
        tracep->declBit(c+10077,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dbg_halt_state_ff", false,-1);
        tracep->declBit(c+8265,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpc_debug_halt_req_sync_pulse", false,-1);
        tracep->declBit(c+8266,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpc_debug_run_req_sync_pulse", false,-1);
        tracep->declBit(c+10078,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu debug_brkpt_valid", false,-1);
        tracep->declBit(c+10671,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu debug_halt_req", false,-1);
        tracep->declBit(c+10837,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu debug_resume_req", false,-1);
        tracep->declBit(c+10079,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_tlu_mpc_halted_only_ns", false,-1);
        tracep->declBit(c+4911,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu wr_mpmc_wb", false,-1);
        tracep->declBit(c+4912,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu set_mie_pmu_fw_halt", false,-1);
        tracep->declBus(c+4913,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpmc_b_ns", false,-1, 1,1);
        tracep->declBus(c+4914,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpmc", false,-1, 1,1);
        tracep->declBus(c+4915,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpmc_b", false,-1, 1,1);
        tracep->declBus(c+4916,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_timer_rddata_d", false,-1, 31,0);
        tracep->declBit(c+4917,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_timer_read_d", false,-1);
        tracep->declBit(c+4918,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_timer_t0_pulse", false,-1);
        tracep->declBit(c+4919,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dec_timer_t1_pulse", false,-1);
        tracep->declBit(c+4920,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu nmi_int_sync", false,-1);
        tracep->declBit(c+4921,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu timer_int_sync", false,-1);
        tracep->declBit(c+4922,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i_cpu_halt_req_sync", false,-1);
        tracep->declBit(c+4923,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i_cpu_run_req_sync", false,-1);
        tracep->declBit(c+4924,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpc_debug_halt_req_sync", false,-1);
        tracep->declBit(c+4925,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpc_debug_run_req_sync", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_wr_clk", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_e3_e4_clk", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_e4_e5_clk", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu e4e5_clk", false,-1);
        tracep->declBit(c+4926,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu e4_valid", false,-1);
        tracep->declBit(c+4927,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu e5_valid", false,-1);
        tracep->declBit(c+4928,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu e4e5_valid", false,-1);
        tracep->declBit(c+1938,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu internal_dbg_halt_mode_f", false,-1);
        tracep->declBit(c+4929,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu internal_dbg_halt_mode_f2", false,-1);
        tracep->declBit(c+4930,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu internal_dbg_halt_mode_f3", false,-1);
        tracep->declQuad(c+4931,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_error_pkt_dc4", false,-1, 37,0);
        tracep->declBit(c+2030,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_single_ecc_error_wb_ns", false,-1);
        tracep->declBus(c+4933,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_error_pkt_addr_dc4", false,-1, 31,0);
        tracep->declBus(c+4934,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_error_pkt_addr_wb", false,-1, 31,0);
        tracep->declBit(c+10080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_cout_in", false,-1);
        tracep->declBit(c+10081,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu i0_valid_no_ebreak_ecall_wb", false,-1);
        tracep->declBit(c+4935,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu minstret_enable_f", false,-1);
        tracep->declBit(c+10082,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu sel_exu_npc_e4", false,-1);
        tracep->declBit(c+10083,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu sel_flush_npc_e4", false,-1);
        tracep->declBit(c+10084,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu sel_i0_npc_e4", false,-1);
        tracep->declBit(c+10085,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu sel_hold_npc_e4", false,-1);
        tracep->declBit(c+10086,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu pc0_valid_e4", false,-1);
        tracep->declBit(c+10087,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu pc1_valid_e4", false,-1);
        tracep->declBus(c+4936,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mrac_in", false,-1, 31,0);
        tracep->declBus(c+4937,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_sat", false,-1, 31,27);
        tracep->declBus(c+10262,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dcsr_cause", false,-1, 8,6);
        tracep->declBit(c+10672,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu enter_debug_halt_req_le", false,-1);
        tracep->declBit(c+4938,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu dcsr_cause_upgradeable", false,-1);
        tracep->declBit(c+8337,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu icache_rd_valid", false,-1);
        tracep->declBit(c+8267,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu icache_wr_valid", false,-1);
        tracep->declBit(c+4939,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu icache_rd_valid_f", false,-1);
        tracep->declBit(c+4940,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu icache_wr_valid_f", false,-1);
        tracep->declBus(c+10673,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc_inc_e4", false,-1, 7,0);
        tracep->declBus(c+4941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc_inc_wb", false,-1, 7,0);
        tracep->declBus(c+4942,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpme_vec", false,-1, 23,0);
        tracep->declBit(c+4943,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc3_wr_en0", false,-1);
        tracep->declBit(c+10088,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc3_wr_en1", false,-1);
        tracep->declBit(c+8268,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc3_wr_en", false,-1);
        tracep->declBit(c+4944,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc4_wr_en0", false,-1);
        tracep->declBit(c+10089,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc4_wr_en1", false,-1);
        tracep->declBit(c+8269,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc4_wr_en", false,-1);
        tracep->declBit(c+4945,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc5_wr_en0", false,-1);
        tracep->declBit(c+10090,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc5_wr_en1", false,-1);
        tracep->declBit(c+8270,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc5_wr_en", false,-1);
        tracep->declBit(c+4946,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc6_wr_en0", false,-1);
        tracep->declBit(c+10091,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc6_wr_en1", false,-1);
        tracep->declBit(c+8271,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc6_wr_en", false,-1);
        tracep->declBit(c+4947,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc3h_wr_en0", false,-1);
        tracep->declBit(c+8272,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc3h_wr_en", false,-1);
        tracep->declBit(c+4948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc4h_wr_en0", false,-1);
        tracep->declBit(c+8273,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc4h_wr_en", false,-1);
        tracep->declBit(c+4949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc5h_wr_en0", false,-1);
        tracep->declBit(c+8274,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc5h_wr_en", false,-1);
        tracep->declBit(c+4950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc6h_wr_en0", false,-1);
        tracep->declBit(c+8275,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc6h_wr_en", false,-1);
        tracep->declQuad(c+4951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc3_incr", false,-1, 63,0);
        tracep->declQuad(c+4953,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc4_incr", false,-1, 63,0);
        tracep->declQuad(c+4955,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc5_incr", false,-1, 63,0);
        tracep->declQuad(c+4957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mhpmc6_incr", false,-1, 63,0);
        tracep->declBus(c+10092,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu pmu_i0_itype_qual", false,-1, 3,0);
        tracep->declBus(c+10093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu pmu_i1_itype_qual", false,-1, 3,0);
        tracep->declBus(c+4959,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu event_saturate_wb", false,-1, 5,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu usoc_tclk", false,-1);
        tracep->declBit(c+4960,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_misa", false,-1);
        tracep->declBit(c+4961,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mvendorid", false,-1);
        tracep->declBit(c+4962,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_marchid", false,-1);
        tracep->declBit(c+4963,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mimpid", false,-1);
        tracep->declBit(c+4964,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mhartid", false,-1);
        tracep->declBit(c+4965,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mstatus", false,-1);
        tracep->declBit(c+4966,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mtvec", false,-1);
        tracep->declBit(c+4967,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mip", false,-1);
        tracep->declBit(c+4968,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mie", false,-1);
        tracep->declBit(c+4969,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mcyclel", false,-1);
        tracep->declBit(c+4970,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mcycleh", false,-1);
        tracep->declBit(c+4971,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_minstretl", false,-1);
        tracep->declBit(c+4972,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_minstreth", false,-1);
        tracep->declBit(c+4973,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mscratch", false,-1);
        tracep->declBit(c+4974,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mepc", false,-1);
        tracep->declBit(c+4975,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mcause", false,-1);
        tracep->declBit(c+4976,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mtval", false,-1);
        tracep->declBit(c+4977,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mrac", false,-1);
        tracep->declBit(c+4978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_dmst", false,-1);
        tracep->declBit(c+4979,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mdseac", false,-1);
        tracep->declBit(c+4980,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_meihap", false,-1);
        tracep->declBit(c+4981,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_meivt", false,-1);
        tracep->declBit(c+4982,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_meipt", false,-1);
        tracep->declBit(c+4983,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_meicurpl", false,-1);
        tracep->declBit(c+4984,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_meicidpl", false,-1);
        tracep->declBit(c+4985,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_dcsr", false,-1);
        tracep->declBit(c+4986,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mpmc", false,-1);
        tracep->declBit(c+4987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mcgc", false,-1);
        tracep->declBit(c+4988,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mcpc", false,-1);
        tracep->declBit(c+4989,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mfdc", false,-1);
        tracep->declBit(c+4990,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_dpc", false,-1);
        tracep->declBit(c+4991,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mtsel", false,-1);
        tracep->declBit(c+4992,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mtdata1", false,-1);
        tracep->declBit(c+4993,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mtdata2", false,-1);
        tracep->declBit(c+4994,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mhpmc3", false,-1);
        tracep->declBit(c+4995,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mhpmc4", false,-1);
        tracep->declBit(c+4996,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mhpmc5", false,-1);
        tracep->declBit(c+4997,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mhpmc6", false,-1);
        tracep->declBit(c+4998,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mhpmc3h", false,-1);
        tracep->declBit(c+4999,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mhpmc4h", false,-1);
        tracep->declBit(c+5000,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mhpmc5h", false,-1);
        tracep->declBit(c+5001,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mhpmc6h", false,-1);
        tracep->declBit(c+5002,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mhpme3", false,-1);
        tracep->declBit(c+5003,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mhpme4", false,-1);
        tracep->declBit(c+5004,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mhpme5", false,-1);
        tracep->declBit(c+5005,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mhpme6", false,-1);
        tracep->declBit(c+5006,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mgpmc", false,-1);
        tracep->declBit(c+5007,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_micect", false,-1);
        tracep->declBit(c+5008,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_miccmect", false,-1);
        tracep->declBit(c+5009,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_mdccmect", false,-1);
        tracep->declBit(c+5010,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_dicawics", false,-1);
        tracep->declBit(c+5011,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_dicad0", false,-1);
        tracep->declBit(c+5012,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_dicad1", false,-1);
        tracep->declBit(c+5013,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csr_dicago", false,-1);
        tracep->declBit(c+5014,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu presync", false,-1);
        tracep->declBit(c+5015,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu postsync", false,-1);
        tracep->declBit(c+5016,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu legal_csr", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers clk", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers free_clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers rst_l", false,-1);
        tracep->declBit(c+4722,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers dec_csr_wen_wb_mod", false,-1);
        tracep->declBus(c+4269,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers dec_csr_rdaddr_d", false,-1, 11,0);
        tracep->declBus(c+4270,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers dec_csr_wraddr_wb", false,-1, 11,0);
        tracep->declBus(c+4271,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers dec_csr_wrdata_wb", false,-1, 31,0);
        tracep->declBit(c+4296,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers dec_pause_state", false,-1);
        tracep->declBit(c+2176,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers dec_tlu_pmu_fw_halted", false,-1);
        tracep->declBit(c+10666,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers internal_dbg_halt_timers", false,-1);
        tracep->declBus(c+4916,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers dec_timer_rddata_d", false,-1, 31,0);
        tracep->declBit(c+4917,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers dec_timer_read_d", false,-1);
        tracep->declBit(c+4918,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers dec_timer_t0_pulse", false,-1);
        tracep->declBit(c+4919,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers dec_timer_t1_pulse", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers scan_mode", false,-1);
        tracep->declBus(c+5017,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_ns", false,-1, 31,0);
        tracep->declBus(c+5018,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0", false,-1, 31,0);
        tracep->declBus(c+5019,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_ns", false,-1, 31,0);
        tracep->declBus(c+5020,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1", false,-1, 31,0);
        tracep->declBus(c+5021,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0", false,-1, 31,0);
        tracep->declBus(c+5022,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1", false,-1, 31,0);
        tracep->declBus(c+5023,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0_b", false,-1, 31,0);
        tracep->declBus(c+5024,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1_b", false,-1, 31,0);
        tracep->declBus(c+5025,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_inc", false,-1, 31,0);
        tracep->declBus(c+5026,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_inc", false,-1, 31,0);
        tracep->declBus(c+5027,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitctl0_ns", false,-1, 2,0);
        tracep->declBus(c+5028,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitctl0", false,-1, 2,0);
        tracep->declBus(c+5029,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitctl1_ns", false,-1, 2,0);
        tracep->declBus(c+5030,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitctl1", false,-1, 2,0);
        tracep->declBit(c+5031,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers wr_mitcnt0_wb", false,-1);
        tracep->declBit(c+5032,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers wr_mitcnt1_wb", false,-1);
        tracep->declBit(c+5033,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers wr_mitb0_wb", false,-1);
        tracep->declBit(c+5034,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers wr_mitb1_wb", false,-1);
        tracep->declBit(c+5035,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers wr_mitctl0_wb", false,-1);
        tracep->declBit(c+5036,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers wr_mitctl1_wb", false,-1);
        tracep->declBit(c+8752,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_inc_ok", false,-1);
        tracep->declBit(c+8753,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_inc_ok", false,-1);
        tracep->declBit(c+5037,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_cout_nc", false,-1);
        tracep->declBit(c+5038,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_cout_nc", false,-1);
        tracep->declBit(c+4918,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mit0_match_ns", false,-1);
        tracep->declBit(c+4919,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mit1_match_ns", false,-1);
        tracep->declBit(c+5039,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitctl0_0_b_ns", false,-1);
        tracep->declBit(c+5040,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitctl0_0_b", false,-1);
        tracep->declBit(c+5041,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitctl1_0_b_ns", false,-1);
        tracep->declBit(c+5042,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitctl1_0_b", false,-1);
        tracep->declBit(c+5043,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers csr_mitctl0", false,-1);
        tracep->declBit(c+5044,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers csr_mitctl1", false,-1);
        tracep->declBit(c+5045,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers csr_mitb0", false,-1);
        tracep->declBit(c+5046,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers csr_mitb1", false,-1);
        tracep->declBit(c+5047,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers csr_mitcnt0", false,-1);
        tracep->declBit(c+5048,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers csr_mitcnt1", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+5017,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_ff din", false,-1, 31,0);
        tracep->declBit(c+8754,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_ff scan_mode", false,-1);
        tracep->declBus(c+5018,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_ff dout", false,-1, 31,0);
        tracep->declBit(c+11301,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_ff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+5017,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_ff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+8754,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_ff genblock dff rst_l", false,-1);
        tracep->declBus(c+5018,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_ff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8755,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_ff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+5018,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt0_ff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+5019,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_ff din", false,-1, 31,0);
        tracep->declBit(c+8756,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_ff scan_mode", false,-1);
        tracep->declBus(c+5020,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_ff dout", false,-1, 31,0);
        tracep->declBit(c+11302,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_ff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+5019,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_ff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+8756,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_ff genblock dff rst_l", false,-1);
        tracep->declBus(c+5020,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_ff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8757,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_ff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+5020,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitcnt1_ff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0_ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+5049,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0_ff din", false,-1, 31,0);
        tracep->declBit(c+5033,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0_ff scan_mode", false,-1);
        tracep->declBus(c+5023,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0_ff dout", false,-1, 31,0);
        tracep->declBit(c+11303,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0_ff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+5049,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0_ff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+5033,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0_ff genblock dff rst_l", false,-1);
        tracep->declBus(c+5023,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0_ff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+5050,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0_ff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0_ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+5023,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb0_ff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1_ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+5049,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1_ff din", false,-1, 31,0);
        tracep->declBit(c+5034,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1_ff scan_mode", false,-1);
        tracep->declBus(c+5024,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1_ff dout", false,-1, 31,0);
        tracep->declBit(c+11304,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1_ff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+5049,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1_ff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+5034,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1_ff genblock dff rst_l", false,-1);
        tracep->declBus(c+5024,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1_ff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+5051,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1_ff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1_ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+5024,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitb1_ff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitctl0_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+5052,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitctl0_ff din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitctl0_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitctl0_ff rst_l", false,-1);
        tracep->declBus(c+5053,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitctl0_ff dout", false,-1, 2,0);
        tracep->declBus(c+10951,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitctl1_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+5054,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitctl1_ff din", false,-1, 2,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitctl1_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitctl1_ff rst_l", false,-1);
        tracep->declBus(c+5055,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu int_timers mitctl1_ff dout", false,-1, 2,0);
        tracep->declBus(c+10954,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu syncro_ff WIDTH", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu syncro_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu syncro_ff rst_l", false,-1);
        tracep->declBus(c+9794,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu syncro_ff din", false,-1, 5,0);
        tracep->declBus(c+5056,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu syncro_ff dout", false,-1, 5,0);
        tracep->declBus(c+5057,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu syncro_ff din_ff1", false,-1, 5,0);
        tracep->declBus(c+10954,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu syncro_ff sync_ff1 WIDTH", false,-1, 31,0);
        tracep->declBus(c+9794,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu syncro_ff sync_ff1 din", false,-1, 5,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu syncro_ff sync_ff1 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu syncro_ff sync_ff1 rst_l", false,-1);
        tracep->declBus(c+5057,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu syncro_ff sync_ff1 dout", false,-1, 5,0);
        tracep->declBus(c+10954,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu syncro_ff sync_ff2 WIDTH", false,-1, 31,0);
        tracep->declBus(c+5057,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu syncro_ff sync_ff2 din", false,-1, 5,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu syncro_ff sync_ff2 clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu syncro_ff sync_ff2 rst_l", false,-1);
        tracep->declBus(c+5056,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu syncro_ff sync_ff2 dout", false,-1, 5,0);
        tracep->declBit(c+5058,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csrwr_wb_cgc en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csrwr_wb_cgc clk", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csrwr_wb_cgc scan_mode", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csrwr_wb_cgc l1clk", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu csrwr_wb_cgc TE", false,-1);
        tracep->declBit(c+5059,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_e3_e4_cgc en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_e3_e4_cgc clk", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_e3_e4_cgc scan_mode", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_e3_e4_cgc l1clk", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_e3_e4_cgc TE", false,-1);
        tracep->declBit(c+5060,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_e4_e5_cgc en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_e4_e5_cgc clk", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_e4_e5_cgc scan_mode", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_e4_e5_cgc l1clk", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_e4_e5_cgc TE", false,-1);
        tracep->declBit(c+5061,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu e4e5_cgc en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu e4e5_cgc clk", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu e4e5_cgc scan_mode", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu e4e5_cgc l1clk", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu e4e5_cgc TE", false,-1);
        tracep->declBit(c+8382,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu e4e5_int_cgc en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu e4e5_int_cgc clk", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu e4e5_int_cgc scan_mode", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu e4e5_int_cgc l1clk", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu e4e5_int_cgc TE", false,-1);
        tracep->declBus(c+10957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu freeff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8383,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu freeff din", false,-1, 9,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu freeff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu freeff rst_l", false,-1);
        tracep->declBus(c+5062,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu freeff dout", false,-1, 9,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu reset_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+5063,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu reset_ff din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu reset_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu reset_ff rst_l", false,-1);
        tracep->declBus(c+5064,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu reset_ff dout", false,-1, 1,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu nmi_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+5065,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu nmi_ff din", false,-1, 3,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu nmi_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu nmi_ff rst_l", false,-1);
        tracep->declBus(c+5066,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu nmi_ff dout", false,-1, 3,0);
        tracep->declBus(c+10958,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpvhalt_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10838,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpvhalt_ff din", false,-1, 10,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpvhalt_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpvhalt_ff rst_l", false,-1);
        tracep->declBus(c+10094,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mpvhalt_ff dout", false,-1, 10,0);
        tracep->declBus(c+11305,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu halt_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+540,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu halt_ff din", false,-1, 21,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu halt_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu halt_ff rst_l", false,-1);
        tracep->declBus(c+10095,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu halt_ff dout", false,-1, 21,0);
        tracep->declBus(c+10957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exthaltff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10674,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exthaltff din", false,-1, 9,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exthaltff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exthaltff rst_l", false,-1);
        tracep->declBus(c+5067,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exthaltff dout", false,-1, 9,0);
        tracep->declBus(c+11077,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_error_dc4ff WIDTH", false,-1, 31,0);
        tracep->declQuad(c+5068,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_error_dc4ff din", false,-1, 38,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_error_dc4ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_error_dc4ff rst_l", false,-1);
        tracep->declQuad(c+5070,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_error_dc4ff dout", false,-1, 38,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_dccm_errorff WIDTH", false,-1, 31,0);
        tracep->declBus(c+5072,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_dccm_errorff din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_dccm_errorff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_dccm_errorff rst_l", false,-1);
        tracep->declBus(c+5073,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_dccm_errorff dout", false,-1, 1,0);
        tracep->declBus(c+11212,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_error_wbff WIDTH", false,-1, 31,0);
        tracep->declQuad(c+8276,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_error_wbff din", false,-1, 33,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_error_wbff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_error_wbff rst_l", false,-1);
        tracep->declQuad(c+5074,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu lsu_error_wbff dout", false,-1, 33,0);
        tracep->declBus(c+11306,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu bp_wb_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+5076,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu bp_wb_ff din", false,-1, 17,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu bp_wb_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu bp_wb_ff rst_l", false,-1);
        tracep->declBus(c+5077,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu bp_wb_ff dout", false,-1, 17,0);
        tracep->declBus(c+10957,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu bp_wb_ghrff WIDTH", false,-1, 31,0);
        tracep->declBus(c+5078,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu bp_wb_ghrff din", false,-1, 9,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu bp_wb_ghrff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu bp_wb_ghrff rst_l", false,-1);
        tracep->declBus(c+5079,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu bp_wb_ghrff dout", false,-1, 9,0);
        tracep->declBus(c+10952,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu bp_wb_index_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+5080,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu bp_wb_index_ff din", false,-1, 3,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu bp_wb_index_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu bp_wb_index_ff rst_l", false,-1);
        tracep->declBus(c+5081,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu bp_wb_index_ff dout", false,-1, 3,0);
        tracep->declBus(c+10958,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exctype_wb_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10096,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exctype_wb_ff din", false,-1, 10,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exctype_wb_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exctype_wb_ff rst_l", false,-1);
        tracep->declBus(c+10097,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu exctype_wb_ff dout", false,-1, 10,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu flush_lower_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10675,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu flush_lower_ff din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu flush_lower_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu flush_lower_ff rst_l", false,-1);
        tracep->declBus(c+2055,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu flush_lower_ff dout", false,-1, 30,0);
        tracep->declBus(c+10962,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu excinfo_wb_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10263,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu excinfo_wb_ff din", false,-1, 14,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu excinfo_wb_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu excinfo_wb_ff rst_l", false,-1);
        tracep->declBus(c+5082,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu excinfo_wb_ff dout", false,-1, 14,0);
        tracep->declBus(c+10950,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mstatus_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+9987,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mstatus_ff din", false,-1, 1,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mstatus_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mstatus_ff rst_l", false,-1);
        tracep->declBus(c+4780,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mstatus_ff dout", false,-1, 1,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec_ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+4781,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec_ff din", false,-1, 30,0);
        tracep->declBit(c+4741,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec_ff scan_mode", false,-1);
        tracep->declBus(c+4782,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec_ff dout", false,-1, 30,0);
        tracep->declBit(c+11307,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec_ff l1clk", false,-1);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4781,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec_ff genblock dff din", false,-1, 30,0);
        tracep->declBit(c+4741,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec_ff genblock dff rst_l", false,-1);
        tracep->declBus(c+4782,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec_ff genblock dff dout", false,-1, 30,0);
        tracep->declBus(c+11093,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+5083,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec_ff genblock dff dffs din", false,-1, 30,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec_ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4782,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mtvec_ff genblock dff dffs dout", false,-1, 30,0);
        tracep->declBus(c+10954,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mip_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4784,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mip_ff din", false,-1, 5,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mip_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mip_ff rst_l", false,-1);
        tracep->declBus(c+4785,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mip_ff dout", false,-1, 5,0);
        tracep->declBus(c+10954,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mie_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+4786,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mie_ff din", false,-1, 5,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mie_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mie_ff rst_l", false,-1);
        tracep->declBus(c+4787,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mie_ff dout", false,-1, 5,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_ff OVERRIDE", false,-1, 31,0);
        tracep->declBus(c+8239,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_ff din", false,-1, 31,0);
        tracep->declBit(c+8278,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_ff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_ff rst_l", false,-1);
        tracep->declBit(c+10941,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_ff scan_mode", false,-1);
        tracep->declBus(c+4788,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_ff dout", false,-1, 31,0);
        tracep->declBit(c+11308,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_ff l1clk", false,-1);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_ff genblock dff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8239,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_ff genblock dff din", false,-1, 31,0);
        tracep->declBit(c+8278,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_ff genblock dff en", false,-1);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_ff genblock dff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_ff genblock dff rst_l", false,-1);
        tracep->declBus(c+4788,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_ff genblock dff dout", false,-1, 31,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_ff genblock dff dffs WIDTH", false,-1, 31,0);
        tracep->declBus(c+8279,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_ff genblock dff dffs din", false,-1, 31,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_ff genblock dff dffs clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_ff genblock dff dffs rst_l", false,-1);
        tracep->declBus(c+4788,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclel_ff genblock dff dffs dout", false,-1, 31,0);
        tracep->declBus(c+10949,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclef_cout_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+8280,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclef_cout_ff din", false,-1, 0,0);
        tracep->declBit(c+10743,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclef_cout_ff clk", false,-1);
        tracep->declBit(c+515,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclef_cout_ff rst_l", false,-1);
        tracep->declBus(c+4851,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcyclef_cout_ff dout", false,-1, 0,0);
        tracep->declBus(c+10978,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcycleh_ff WIDTH", false,-1, 31,0);
        tracep->declBus(c+10948,"rvfpgasim swervolf swerv_wrapper_verilog_0 swerv_eh1_2 swerv dec tlu mcycleh_ff OVERRIDE", false,-1, 31,0);
    }
}
