INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC-015/Desktop/2021327_L8/task1/task1.ip_user_files/bd/design_1/ip/design_1_mult_gen_0_0/sim/design_1_mult_gen_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_mult_gen_0_0
