{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704202345054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704202345054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 17:02:24 2024 " "Processing started: Tue Jan 02 17:02:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704202345054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704202345054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuit_d -c circuit_d " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuit_d -c circuit_d" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704202345054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1704202345321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704202345321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuit_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file circuit_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 circuit_d " "Found entity 1: circuit_d" {  } { { "circuit_d.bdf" "" { Schematic "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/circuit_d.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704202351838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704202351838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 2 2 " "Found 2 design units, including 2 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter_post " "Found entity 1: transmitter_post" {  } { { "transmitter.v" "" { Text "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/transmitter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704202351839 ""} { "Info" "ISGN_ENTITY_NAME" "2 down_counter " "Found entity 2: down_counter" {  } { { "transmitter.v" "" { Text "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/transmitter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704202351839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704202351839 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bit_counter.v(37) " "Verilog HDL information at bit_counter.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "bit_counter.v" "" { Text "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/bit_counter.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1704202351840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_counter.v 3 3 " "Found 3 design units, including 3 entities, in source file bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_counter_post " "Found entity 1: bit_counter_post" {  } { { "bit_counter.v" "" { Text "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/bit_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704202351840 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "bit_counter.v" "" { Text "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/bit_counter.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704202351840 ""} { "Info" "ISGN_ENTITY_NAME" "3 shift_reg " "Found entity 3: shift_reg" {  } { { "bit_counter.v" "" { Text "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/bit_counter.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704202351840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704202351840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 detector_post " "Found entity 1: detector_post" {  } { { "sequencer.v" "" { Text "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/sequencer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704202351842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704202351842 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuit_d " "Elaborating entity \"circuit_d\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704202351858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter_post transmitter_post:inst2 " "Elaborating entity \"transmitter_post\" for hierarchy \"transmitter_post:inst2\"" {  } { { "circuit_d.bdf" "inst2" { Schematic "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/circuit_d.bdf" { { 168 888 1088 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704202351860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_counter transmitter_post:inst2\|down_counter:dcntr " "Elaborating entity \"down_counter\" for hierarchy \"transmitter_post:inst2\|down_counter:dcntr\"" {  } { { "transmitter.v" "dcntr" { Text "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/transmitter.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704202351860 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 transmitter.v(23) " "Verilog HDL assignment warning at transmitter.v(23): truncated value with size 32 to match size of target (8)" {  } { { "transmitter.v" "" { Text "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/transmitter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704202351860 "|circuit_d|transmitter_post:inst2|down_counter:dcntr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 transmitter.v(24) " "Verilog HDL assignment warning at transmitter.v(24): truncated value with size 32 to match size of target (8)" {  } { { "transmitter.v" "" { Text "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/transmitter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704202351860 "|circuit_d|transmitter_post:inst2|down_counter:dcntr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detector_post detector_post:inst1 " "Elaborating entity \"detector_post\" for hierarchy \"detector_post:inst1\"" {  } { { "circuit_d.bdf" "inst1" { Schematic "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/circuit_d.bdf" { { 160 536 776 304 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704202351860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_counter_post bit_counter_post:inst " "Elaborating entity \"bit_counter_post\" for hierarchy \"bit_counter_post:inst\"" {  } { { "circuit_d.bdf" "inst" { Schematic "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/circuit_d.bdf" { { 176 1216 1416 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704202351877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter bit_counter_post:inst\|counter:the_cnt " "Elaborating entity \"counter\" for hierarchy \"bit_counter_post:inst\|counter:the_cnt\"" {  } { { "bit_counter.v" "the_cnt" { Text "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/bit_counter.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704202351877 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bit_counter.v(19) " "Verilog HDL assignment warning at bit_counter.v(19): truncated value with size 32 to match size of target (4)" {  } { { "bit_counter.v" "" { Text "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/bit_counter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704202351877 "|circuit_d|bit_counter_post:inst|counter:the_cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg bit_counter_post:inst\|shift_reg:s_reg " "Elaborating entity \"shift_reg\" for hierarchy \"bit_counter_post:inst\|shift_reg:s_reg\"" {  } { { "bit_counter.v" "s_reg" { Text "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/bit_counter.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704202351889 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "bit_counter.v" "" { Text "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/bit_counter.v" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1704202352153 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1704202352153 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704202352204 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704202352455 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/output_files/circuit_d.map.smsg " "Generated suppressed messages file C:/aidin/AIDIN/peregrine/term-3/Digital-systems/Cas/ca5/d/1/output_files/circuit_d.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704202352470 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704202352580 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704202352580 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704202352595 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704202352595 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704202352595 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704202352595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704202352611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 02 17:02:32 2024 " "Processing ended: Tue Jan 02 17:02:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704202352611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704202352611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704202352611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704202352611 ""}
