
cariomart_mss_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000030e8  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000520  200030e8  200030e8  0000b0e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000c0  20003608  20003608  0000b608  2**2
                  ALLOC
  3 .stack        00003000  200036c8  200036c8  0000b608  2**0
                  ALLOC
  4 .comment      0000012d  00000000  00000000  0000b608  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 000003b0  00000000  00000000  0000b735  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000006ad  00000000  00000000  0000bae5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00006c76  00000000  00000000  0000c192  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000c68  00000000  00000000  00012e08  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000206c  00000000  00000000  00013a70  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000e3c  00000000  00000000  00015adc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00001d21  00000000  00000000  00016918  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001395  00000000  00000000  00018639  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 000326ae  00000000  00000000  000199ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  0004c07c  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000378  00000000  00000000  0004c0a1  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20001fd9 	.word	0x20001fd9
2000006c:	20002005 	.word	0x20002005
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000ee1 	.word	0x20000ee1
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20002031 	.word	0x20002031
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	200030e8 	.word	0x200030e8
20000450:	200030e8 	.word	0x200030e8
20000454:	200030e8 	.word	0x200030e8
20000458:	20003608 	.word	0x20003608
2000045c:	00000000 	.word	0x00000000
20000460:	20003608 	.word	0x20003608
20000464:	200036c8 	.word	0x200036c8
20000468:	20002275 	.word	0x20002275
2000046c:	20001051 	.word	0x20001051

20000470 <__do_global_dtors_aux>:
20000470:	f243 6308 	movw	r3, #13832	; 0x3608
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f243 00e8 	movw	r0, #12520	; 0x30e8
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200004a0:	b480      	push	{r7}
200004a2:	b083      	sub	sp, #12
200004a4:	af00      	add	r7, sp, #0
200004a6:	4603      	mov	r3, r0
200004a8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200004aa:	f24e 1300 	movw	r3, #57600	; 0xe100
200004ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004ba:	88f9      	ldrh	r1, [r7, #6]
200004bc:	f001 011f 	and.w	r1, r1, #31
200004c0:	f04f 0001 	mov.w	r0, #1
200004c4:	fa00 f101 	lsl.w	r1, r0, r1
200004c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200004cc:	f107 070c 	add.w	r7, r7, #12
200004d0:	46bd      	mov	sp, r7
200004d2:	bc80      	pop	{r7}
200004d4:	4770      	bx	lr
200004d6:	bf00      	nop

200004d8 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200004d8:	b480      	push	{r7}
200004da:	b083      	sub	sp, #12
200004dc:	af00      	add	r7, sp, #0
200004de:	4603      	mov	r3, r0
200004e0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200004e2:	f24e 1300 	movw	r3, #57600	; 0xe100
200004e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004f2:	88f9      	ldrh	r1, [r7, #6]
200004f4:	f001 011f 	and.w	r1, r1, #31
200004f8:	f04f 0001 	mov.w	r0, #1
200004fc:	fa00 f101 	lsl.w	r1, r0, r1
20000500:	f102 0220 	add.w	r2, r2, #32
20000504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000508:	f107 070c 	add.w	r7, r7, #12
2000050c:	46bd      	mov	sp, r7
2000050e:	bc80      	pop	{r7}
20000510:	4770      	bx	lr
20000512:	bf00      	nop

20000514 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000514:	b480      	push	{r7}
20000516:	b083      	sub	sp, #12
20000518:	af00      	add	r7, sp, #0
2000051a:	4603      	mov	r3, r0
2000051c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000051e:	f24e 1300 	movw	r3, #57600	; 0xe100
20000522:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000526:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000052a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000052e:	88f9      	ldrh	r1, [r7, #6]
20000530:	f001 011f 	and.w	r1, r1, #31
20000534:	f04f 0001 	mov.w	r0, #1
20000538:	fa00 f101 	lsl.w	r1, r0, r1
2000053c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000544:	f107 070c 	add.w	r7, r7, #12
20000548:	46bd      	mov	sp, r7
2000054a:	bc80      	pop	{r7}
2000054c:	4770      	bx	lr
2000054e:	bf00      	nop

20000550 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
20000550:	b580      	push	{r7, lr}
20000552:	b082      	sub	sp, #8
20000554:	af00      	add	r7, sp, #0
20000556:	4603      	mov	r3, r0
20000558:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
2000055a:	f04f 0014 	mov.w	r0, #20
2000055e:	f7ff ffbb 	bl	200004d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20000562:	f242 0300 	movw	r3, #8192	; 0x2000
20000566:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000056a:	f242 0200 	movw	r2, #8192	; 0x2000
2000056e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000572:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20000578:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
2000057a:	f245 0300 	movw	r3, #20480	; 0x5000
2000057e:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000582:	f04f 0200 	mov.w	r2, #0
20000586:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20000588:	f240 0300 	movw	r3, #0
2000058c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000590:	f04f 0200 	mov.w	r2, #0
20000594:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
20000598:	f240 0300 	movw	r3, #0
2000059c:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005a0:	f04f 0200 	mov.w	r2, #0
200005a4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
200005a8:	f240 0300 	movw	r3, #0
200005ac:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005b0:	79fa      	ldrb	r2, [r7, #7]
200005b2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
200005b6:	f245 0300 	movw	r3, #20480	; 0x5000
200005ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
200005be:	f04f 0201 	mov.w	r2, #1
200005c2:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
200005c4:	f04f 0014 	mov.w	r0, #20
200005c8:	f7ff ffa4 	bl	20000514 <NVIC_ClearPendingIRQ>
}
200005cc:	f107 0708 	add.w	r7, r7, #8
200005d0:	46bd      	mov	sp, r7
200005d2:	bd80      	pop	{r7, pc}

200005d4 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
200005d4:	b480      	push	{r7}
200005d6:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
200005d8:	f240 0300 	movw	r3, #0
200005dc:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005e0:	f04f 0201 	mov.w	r2, #1
200005e4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
200005e8:	46bd      	mov	sp, r7
200005ea:	bc80      	pop	{r7}
200005ec:	4770      	bx	lr
200005ee:	bf00      	nop

200005f0 <MSS_TIM1_load_background>:
    Timer 1 down-counter the next time the down-counter reaches zero. The Timer
    1 down-counter will start decrementing from this value after the current
    count expires.
 */
static __INLINE void MSS_TIM1_load_background( uint32_t load_value )
{
200005f0:	b480      	push	{r7}
200005f2:	b083      	sub	sp, #12
200005f4:	af00      	add	r7, sp, #0
200005f6:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_BGLOADVAL = load_value;
200005f8:	f245 0300 	movw	r3, #20480	; 0x5000
200005fc:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000600:	687a      	ldr	r2, [r7, #4]
20000602:	609a      	str	r2, [r3, #8]
}
20000604:	f107 070c 	add.w	r7, r7, #12
20000608:	46bd      	mov	sp, r7
2000060a:	bc80      	pop	{r7}
2000060c:	4770      	bx	lr
2000060e:	bf00      	nop

20000610 <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
20000610:	b580      	push	{r7, lr}
20000612:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
20000614:	f240 0300 	movw	r3, #0
20000618:	f2c4 230a 	movt	r3, #16906	; 0x420a
2000061c:	f04f 0201 	mov.w	r2, #1
20000620:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
20000624:	f04f 0014 	mov.w	r0, #20
20000628:	f7ff ff3a 	bl	200004a0 <NVIC_EnableIRQ>
}
2000062c:	bd80      	pop	{r7, pc}
2000062e:	bf00      	nop

20000630 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
20000630:	b480      	push	{r7}
20000632:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
20000634:	f245 0300 	movw	r3, #20480	; 0x5000
20000638:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000063c:	f04f 0201 	mov.w	r2, #1
20000640:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The “dsb” data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
20000642:	f3bf 8f4f 	dsb	sy
}
20000646:	46bd      	mov	sp, r7
20000648:	bc80      	pop	{r7}
2000064a:	4770      	bx	lr

2000064c <LCD_init>:
#include "utility.h"
#include "drivers/mss_uart/mss_uart.h"
#include "drivers/mss_timer/mss_timer.h"


void LCD_init(void) {
2000064c:	b580      	push	{r7, lr}
2000064e:	af00      	add	r7, sp, #0
	MSS_UART_init(
20000650:	f243 6070 	movw	r0, #13936	; 0x3670
20000654:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000658:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
2000065c:	f04f 0203 	mov.w	r2, #3
20000660:	f001 f90a 	bl	20001878 <MSS_UART_init>
		&g_mss_uart1,
		MSS_UART_115200_BAUD,
		MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
	);

	LCD_defaultTextSettings();
20000664:	f000 f962 	bl	2000092c <LCD_defaultTextSettings>
}
20000668:	bd80      	pop	{r7, pc}
2000066a:	bf00      	nop

2000066c <LCD_clear>:

void LCD_clear(void) {
2000066c:	b580      	push	{r7, lr}
2000066e:	b082      	sub	sp, #8
20000670:	af00      	add	r7, sp, #0
	uint8_t bytes[2] = { 0x7c , 0x00 };
20000672:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000676:	713b      	strb	r3, [r7, #4]
20000678:	f04f 0300 	mov.w	r3, #0
2000067c:	717b      	strb	r3, [r7, #5]
	MSS_UART_polled_tx( &g_mss_uart1, bytes, sizeof(bytes) );
2000067e:	f107 0304 	add.w	r3, r7, #4
20000682:	f243 6070 	movw	r0, #13936	; 0x3670
20000686:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000068a:	4619      	mov	r1, r3
2000068c:	f04f 0202 	mov.w	r2, #2
20000690:	f001 f9f4 	bl	20001a7c <MSS_UART_polled_tx>
	LCD_setHome();
20000694:	f000 f8ec 	bl	20000870 <LCD_setHome>
}
20000698:	f107 0708 	add.w	r7, r7, #8
2000069c:	46bd      	mov	sp, r7
2000069e:	bd80      	pop	{r7, pc}

200006a0 <LCD_printString>:

void LCD_printString(char* string) {
200006a0:	b580      	push	{r7, lr}
200006a2:	b082      	sub	sp, #8
200006a4:	af00      	add	r7, sp, #0
200006a6:	6078      	str	r0, [r7, #4]
	MSS_UART_polled_tx_string( &g_mss_uart1, (uint8_t*)string);
200006a8:	f243 6070 	movw	r0, #13936	; 0x3670
200006ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200006b0:	6879      	ldr	r1, [r7, #4]
200006b2:	f001 fa55 	bl	20001b60 <MSS_UART_polled_tx_string>
	LCD_newLine();
200006b6:	f000 f805 	bl	200006c4 <LCD_newLine>
}
200006ba:	f107 0708 	add.w	r7, r7, #8
200006be:	46bd      	mov	sp, r7
200006c0:	bd80      	pop	{r7, pc}
200006c2:	bf00      	nop

200006c4 <LCD_newLine>:

void LCD_newLine() {
200006c4:	b580      	push	{r7, lr}
200006c6:	af00      	add	r7, sp, #0
	LCD_setLineNum(++textProps.line_num);
200006c8:	f243 6348 	movw	r3, #13896	; 0x3648
200006cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006d0:	681b      	ldr	r3, [r3, #0]
200006d2:	f103 0201 	add.w	r2, r3, #1
200006d6:	f243 6348 	movw	r3, #13896	; 0x3648
200006da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006de:	601a      	str	r2, [r3, #0]
200006e0:	f243 6348 	movw	r3, #13896	; 0x3648
200006e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006e8:	681b      	ldr	r3, [r3, #0]
200006ea:	4618      	mov	r0, r3
200006ec:	f000 f8c8 	bl	20000880 <LCD_setLineNum>
}
200006f0:	bd80      	pop	{r7, pc}
200006f2:	bf00      	nop

200006f4 <LCD_drawLine>:

void LCD_drawLine(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2) {
200006f4:	b580      	push	{r7, lr}
200006f6:	b084      	sub	sp, #16
200006f8:	af00      	add	r7, sp, #0
200006fa:	71f8      	strb	r0, [r7, #7]
200006fc:	71b9      	strb	r1, [r7, #6]
200006fe:	717a      	strb	r2, [r7, #5]
20000700:	713b      	strb	r3, [r7, #4]
	uint8_t bytes[7] = { 0x7c , 0x0c , x1 , (0x7f - y1) , x2 , (0x7f - y2) , 0x01 };
20000702:	79bb      	ldrb	r3, [r7, #6]
20000704:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
20000708:	b2da      	uxtb	r2, r3
2000070a:	793b      	ldrb	r3, [r7, #4]
2000070c:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
20000710:	b2db      	uxtb	r3, r3
20000712:	f04f 017c 	mov.w	r1, #124	; 0x7c
20000716:	7239      	strb	r1, [r7, #8]
20000718:	f04f 010c 	mov.w	r1, #12
2000071c:	7279      	strb	r1, [r7, #9]
2000071e:	79f9      	ldrb	r1, [r7, #7]
20000720:	72b9      	strb	r1, [r7, #10]
20000722:	72fa      	strb	r2, [r7, #11]
20000724:	797a      	ldrb	r2, [r7, #5]
20000726:	733a      	strb	r2, [r7, #12]
20000728:	737b      	strb	r3, [r7, #13]
2000072a:	f04f 0301 	mov.w	r3, #1
2000072e:	73bb      	strb	r3, [r7, #14]
	MSS_UART_polled_tx( &g_mss_uart1, bytes, sizeof(bytes) );
20000730:	f107 0308 	add.w	r3, r7, #8
20000734:	f243 6070 	movw	r0, #13936	; 0x3670
20000738:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000073c:	4619      	mov	r1, r3
2000073e:	f04f 0207 	mov.w	r2, #7
20000742:	f001 f99b 	bl	20001a7c <MSS_UART_polled_tx>
}
20000746:	f107 0710 	add.w	r7, r7, #16
2000074a:	46bd      	mov	sp, r7
2000074c:	bd80      	pop	{r7, pc}
2000074e:	bf00      	nop

20000750 <LCD_drawBox>:

void LCD_drawBox(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2) {
20000750:	b580      	push	{r7, lr}
20000752:	b084      	sub	sp, #16
20000754:	af00      	add	r7, sp, #0
20000756:	71f8      	strb	r0, [r7, #7]
20000758:	71b9      	strb	r1, [r7, #6]
2000075a:	717a      	strb	r2, [r7, #5]
2000075c:	713b      	strb	r3, [r7, #4]
	uint8_t bytes[7] = { 0x7c , 0x0f , x1 , (0x7f - y1) , x2 , (0x7f - y2) , 0x01 };
2000075e:	79bb      	ldrb	r3, [r7, #6]
20000760:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
20000764:	b2da      	uxtb	r2, r3
20000766:	793b      	ldrb	r3, [r7, #4]
20000768:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
2000076c:	b2db      	uxtb	r3, r3
2000076e:	f04f 017c 	mov.w	r1, #124	; 0x7c
20000772:	7239      	strb	r1, [r7, #8]
20000774:	f04f 010f 	mov.w	r1, #15
20000778:	7279      	strb	r1, [r7, #9]
2000077a:	79f9      	ldrb	r1, [r7, #7]
2000077c:	72b9      	strb	r1, [r7, #10]
2000077e:	72fa      	strb	r2, [r7, #11]
20000780:	797a      	ldrb	r2, [r7, #5]
20000782:	733a      	strb	r2, [r7, #12]
20000784:	737b      	strb	r3, [r7, #13]
20000786:	f04f 0301 	mov.w	r3, #1
2000078a:	73bb      	strb	r3, [r7, #14]
	MSS_UART_polled_tx( &g_mss_uart1, bytes, sizeof(bytes) );
2000078c:	f107 0308 	add.w	r3, r7, #8
20000790:	f243 6070 	movw	r0, #13936	; 0x3670
20000794:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000798:	4619      	mov	r1, r3
2000079a:	f04f 0207 	mov.w	r2, #7
2000079e:	f001 f96d 	bl	20001a7c <MSS_UART_polled_tx>
}
200007a2:	f107 0710 	add.w	r7, r7, #16
200007a6:	46bd      	mov	sp, r7
200007a8:	bd80      	pop	{r7, pc}
200007aa:	bf00      	nop

200007ac <LCD_drawCircle>:

void LCD_drawCircle(uint8_t x, uint8_t y, uint8_t radius) {
200007ac:	b580      	push	{r7, lr}
200007ae:	b084      	sub	sp, #16
200007b0:	af00      	add	r7, sp, #0
200007b2:	4613      	mov	r3, r2
200007b4:	4602      	mov	r2, r0
200007b6:	71fa      	strb	r2, [r7, #7]
200007b8:	460a      	mov	r2, r1
200007ba:	71ba      	strb	r2, [r7, #6]
200007bc:	717b      	strb	r3, [r7, #5]
	uint8_t bytes[6] = { 0x7c , 0x03 , x , (0x7f - y) , radius , 0x01 };
200007be:	79bb      	ldrb	r3, [r7, #6]
200007c0:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
200007c4:	b2db      	uxtb	r3, r3
200007c6:	f04f 027c 	mov.w	r2, #124	; 0x7c
200007ca:	723a      	strb	r2, [r7, #8]
200007cc:	f04f 0203 	mov.w	r2, #3
200007d0:	727a      	strb	r2, [r7, #9]
200007d2:	79fa      	ldrb	r2, [r7, #7]
200007d4:	72ba      	strb	r2, [r7, #10]
200007d6:	72fb      	strb	r3, [r7, #11]
200007d8:	797b      	ldrb	r3, [r7, #5]
200007da:	733b      	strb	r3, [r7, #12]
200007dc:	f04f 0301 	mov.w	r3, #1
200007e0:	737b      	strb	r3, [r7, #13]
	MSS_UART_polled_tx( &g_mss_uart1, bytes, sizeof(bytes) );
200007e2:	f107 0308 	add.w	r3, r7, #8
200007e6:	f243 6070 	movw	r0, #13936	; 0x3670
200007ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007ee:	4619      	mov	r1, r3
200007f0:	f04f 0206 	mov.w	r2, #6
200007f4:	f001 f942 	bl	20001a7c <MSS_UART_polled_tx>
}
200007f8:	f107 0710 	add.w	r7, r7, #16
200007fc:	46bd      	mov	sp, r7
200007fe:	bd80      	pop	{r7, pc}

20000800 <LCD_setX>:
void LCD_eraseBlock(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2) {
	uint8_t bytes[6] = { 0x7c , 0x05 , x1 , (0x7f - y1) , x2 , (0x7f - y2) };
	MSS_UART_polled_tx( &g_mss_uart1, bytes, sizeof(bytes) );
}

void LCD_setX(uint8_t x) {
20000800:	b580      	push	{r7, lr}
20000802:	b084      	sub	sp, #16
20000804:	af00      	add	r7, sp, #0
20000806:	4603      	mov	r3, r0
20000808:	71fb      	strb	r3, [r7, #7]
	uint8_t bytes[3] = { 0x7c , 0x18 , x };
2000080a:	f04f 037c 	mov.w	r3, #124	; 0x7c
2000080e:	733b      	strb	r3, [r7, #12]
20000810:	f04f 0318 	mov.w	r3, #24
20000814:	737b      	strb	r3, [r7, #13]
20000816:	79fb      	ldrb	r3, [r7, #7]
20000818:	73bb      	strb	r3, [r7, #14]
	MSS_UART_polled_tx( &g_mss_uart1, bytes, sizeof(bytes) );
2000081a:	f107 030c 	add.w	r3, r7, #12
2000081e:	f243 6070 	movw	r0, #13936	; 0x3670
20000822:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000826:	4619      	mov	r1, r3
20000828:	f04f 0203 	mov.w	r2, #3
2000082c:	f001 f926 	bl	20001a7c <MSS_UART_polled_tx>
}
20000830:	f107 0710 	add.w	r7, r7, #16
20000834:	46bd      	mov	sp, r7
20000836:	bd80      	pop	{r7, pc}

20000838 <LCD_setY>:

void LCD_setY(uint8_t y) {
20000838:	b580      	push	{r7, lr}
2000083a:	b084      	sub	sp, #16
2000083c:	af00      	add	r7, sp, #0
2000083e:	4603      	mov	r3, r0
20000840:	71fb      	strb	r3, [r7, #7]
	uint8_t bytes[3] = { 0x7c , 0x19 , y };
20000842:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000846:	733b      	strb	r3, [r7, #12]
20000848:	f04f 0319 	mov.w	r3, #25
2000084c:	737b      	strb	r3, [r7, #13]
2000084e:	79fb      	ldrb	r3, [r7, #7]
20000850:	73bb      	strb	r3, [r7, #14]
	MSS_UART_polled_tx( &g_mss_uart1, bytes, sizeof(bytes) );
20000852:	f107 030c 	add.w	r3, r7, #12
20000856:	f243 6070 	movw	r0, #13936	; 0x3670
2000085a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000085e:	4619      	mov	r1, r3
20000860:	f04f 0203 	mov.w	r2, #3
20000864:	f001 f90a 	bl	20001a7c <MSS_UART_polled_tx>
}
20000868:	f107 0710 	add.w	r7, r7, #16
2000086c:	46bd      	mov	sp, r7
2000086e:	bd80      	pop	{r7, pc}

20000870 <LCD_setHome>:

void LCD_setHome() {
20000870:	b580      	push	{r7, lr}
20000872:	af00      	add	r7, sp, #0
	LCD_setLineNum(0);
20000874:	f04f 0000 	mov.w	r0, #0
20000878:	f000 f802 	bl	20000880 <LCD_setLineNum>
}
2000087c:	bd80      	pop	{r7, pc}
2000087e:	bf00      	nop

20000880 <LCD_setLineNum>:

void LCD_setLineNum(int line) {
20000880:	b580      	push	{r7, lr}
20000882:	b082      	sub	sp, #8
20000884:	af00      	add	r7, sp, #0
20000886:	6078      	str	r0, [r7, #4]
	LCD_setX(textProps.horiz_indent);
20000888:	f243 6348 	movw	r3, #13896	; 0x3648
2000088c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000890:	685b      	ldr	r3, [r3, #4]
20000892:	b2db      	uxtb	r3, r3
20000894:	4618      	mov	r0, r3
20000896:	f7ff ffb3 	bl	20000800 <LCD_setX>
	LCD_setY((127 - textProps.vert_indent) - (line * (8 + textProps.padding)));
2000089a:	f243 6348 	movw	r3, #13896	; 0x3648
2000089e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008a2:	68da      	ldr	r2, [r3, #12]
200008a4:	f64f 73f8 	movw	r3, #65528	; 0xfff8
200008a8:	f6cf 73ff 	movt	r3, #65535	; 0xffff
200008ac:	ebc2 0303 	rsb	r3, r2, r3
200008b0:	b2db      	uxtb	r3, r3
200008b2:	687a      	ldr	r2, [r7, #4]
200008b4:	b2d2      	uxtb	r2, r2
200008b6:	fb02 f303 	mul.w	r3, r2, r3
200008ba:	b2da      	uxtb	r2, r3
200008bc:	f243 6348 	movw	r3, #13896	; 0x3648
200008c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008c4:	689b      	ldr	r3, [r3, #8]
200008c6:	b2db      	uxtb	r3, r3
200008c8:	ebc3 0302 	rsb	r3, r3, r2
200008cc:	b2db      	uxtb	r3, r3
200008ce:	f103 037f 	add.w	r3, r3, #127	; 0x7f
200008d2:	b2db      	uxtb	r3, r3
200008d4:	4618      	mov	r0, r3
200008d6:	f7ff ffaf 	bl	20000838 <LCD_setY>
	textProps.line_num = line;
200008da:	f243 6348 	movw	r3, #13896	; 0x3648
200008de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008e2:	687a      	ldr	r2, [r7, #4]
200008e4:	601a      	str	r2, [r3, #0]
}
200008e6:	f107 0708 	add.w	r7, r7, #8
200008ea:	46bd      	mov	sp, r7
200008ec:	bd80      	pop	{r7, pc}
200008ee:	bf00      	nop

200008f0 <LCD_setTextProps>:

void LCD_setTextProps(int horiz_indent, int vert_indent, int padding) {
200008f0:	b580      	push	{r7, lr}
200008f2:	b084      	sub	sp, #16
200008f4:	af00      	add	r7, sp, #0
200008f6:	60f8      	str	r0, [r7, #12]
200008f8:	60b9      	str	r1, [r7, #8]
200008fa:	607a      	str	r2, [r7, #4]
	textProps.vert_indent = vert_indent;
200008fc:	f243 6348 	movw	r3, #13896	; 0x3648
20000900:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000904:	68ba      	ldr	r2, [r7, #8]
20000906:	609a      	str	r2, [r3, #8]
	textProps.horiz_indent = horiz_indent;
20000908:	f243 6348 	movw	r3, #13896	; 0x3648
2000090c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000910:	68fa      	ldr	r2, [r7, #12]
20000912:	605a      	str	r2, [r3, #4]
	textProps.padding = padding;
20000914:	f243 6348 	movw	r3, #13896	; 0x3648
20000918:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000091c:	687a      	ldr	r2, [r7, #4]
2000091e:	60da      	str	r2, [r3, #12]
	LCD_setHome();
20000920:	f7ff ffa6 	bl	20000870 <LCD_setHome>
}
20000924:	f107 0710 	add.w	r7, r7, #16
20000928:	46bd      	mov	sp, r7
2000092a:	bd80      	pop	{r7, pc}

2000092c <LCD_defaultTextSettings>:

void LCD_defaultTextSettings() {
2000092c:	b580      	push	{r7, lr}
2000092e:	af00      	add	r7, sp, #0
	textProps.horiz_indent = 1;
20000930:	f243 6348 	movw	r3, #13896	; 0x3648
20000934:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000938:	f04f 0201 	mov.w	r2, #1
2000093c:	605a      	str	r2, [r3, #4]
	textProps.vert_indent = 1;
2000093e:	f243 6348 	movw	r3, #13896	; 0x3648
20000942:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000946:	f04f 0201 	mov.w	r2, #1
2000094a:	609a      	str	r2, [r3, #8]
	textProps.padding = 0;
2000094c:	f243 6348 	movw	r3, #13896	; 0x3648
20000950:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000954:	f04f 0200 	mov.w	r2, #0
20000958:	60da      	str	r2, [r3, #12]
	LCD_setHome();
2000095a:	f7ff ff89 	bl	20000870 <LCD_setHome>
}
2000095e:	bd80      	pop	{r7, pc}

20000960 <LCD_showRaceIntro>:

void LCD_showRaceIntro() {
20000960:	b580      	push	{r7, lr}
20000962:	af00      	add	r7, sp, #0
	LCD_clear();
20000964:	f7ff fe82 	bl	2000066c <LCD_clear>
	LCD_setTextProps(20,13,0);
20000968:	f04f 0014 	mov.w	r0, #20
2000096c:	f04f 010d 	mov.w	r1, #13
20000970:	f04f 0200 	mov.w	r2, #0
20000974:	f7ff ffbc 	bl	200008f0 <LCD_setTextProps>
	LCD_printString("Welcome to CarioMart");
20000978:	f642 701c 	movw	r0, #12060	; 0x2f1c
2000097c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000980:	f7ff fe8e 	bl	200006a0 <LCD_printString>
	LCD_setTextProps(1,32,2);
20000984:	f04f 0001 	mov.w	r0, #1
20000988:	f04f 0120 	mov.w	r1, #32
2000098c:	f04f 0202 	mov.w	r2, #2
20000990:	f7ff ffae 	bl	200008f0 <LCD_setTextProps>
	LCD_printString("CarioMart is the greatest");
20000994:	f642 7034 	movw	r0, #12084	; 0x2f34
20000998:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000099c:	f7ff fe80 	bl	200006a0 <LCD_printString>
	LCD_printString("EECS 373 project at the");
200009a0:	f642 7050 	movw	r0, #12112	; 0x2f50
200009a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009a8:	f7ff fe7a 	bl	200006a0 <LCD_printString>
	LCD_printString("expositon.");
200009ac:	f642 7068 	movw	r0, #12136	; 0x2f68
200009b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009b4:	f7ff fe74 	bl	200006a0 <LCD_printString>
	LCD_printString("To play, grab a controller");
200009b8:	f642 7074 	movw	r0, #12148	; 0x2f74
200009bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009c0:	f7ff fe6e 	bl	200006a0 <LCD_printString>
	LCD_printString("and use tilt controls to");
200009c4:	f642 7090 	movw	r0, #12176	; 0x2f90
200009c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009cc:	f7ff fe68 	bl	200006a0 <LCD_printString>
	LCD_printString("steer and the button to");
200009d0:	f642 70ac 	movw	r0, #12204	; 0x2fac
200009d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009d8:	f7ff fe62 	bl	200006a0 <LCD_printString>
	LCD_printString("accelerate. To begin,");
200009dc:	f642 70c4 	movw	r0, #12228	; 0x2fc4
200009e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009e4:	f7ff fe5c 	bl	200006a0 <LCD_printString>
	LCD_printString("press the button on the");
200009e8:	f642 70dc 	movw	r0, #12252	; 0x2fdc
200009ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009f0:	f7ff fe56 	bl	200006a0 <LCD_printString>
	LCD_printString("center console.");
200009f4:	f642 70f4 	movw	r0, #12276	; 0x2ff4
200009f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009fc:	f7ff fe50 	bl	200006a0 <LCD_printString>
	LCD_drawBox(9,10,150,22);
20000a00:	f04f 0009 	mov.w	r0, #9
20000a04:	f04f 010a 	mov.w	r1, #10
20000a08:	f04f 0296 	mov.w	r2, #150	; 0x96
20000a0c:	f04f 0316 	mov.w	r3, #22
20000a10:	f7ff fe9e 	bl	20000750 <LCD_drawBox>
	LCD_drawBox(5,5,155,25);
20000a14:	f04f 0005 	mov.w	r0, #5
20000a18:	f04f 0105 	mov.w	r1, #5
20000a1c:	f04f 029b 	mov.w	r2, #155	; 0x9b
20000a20:	f04f 0319 	mov.w	r3, #25
20000a24:	f7ff fe94 	bl	20000750 <LCD_drawBox>
	LCD_defaultTextSettings();
20000a28:	f7ff ff80 	bl	2000092c <LCD_defaultTextSettings>
	delay(1000);
20000a2c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
20000a30:	f000 fcee 	bl	20001410 <delay>
}
20000a34:	bd80      	pop	{r7, pc}
20000a36:	bf00      	nop

20000a38 <LCD_countdown>:

void LCD_countdown() {
20000a38:	b580      	push	{r7, lr}
20000a3a:	af00      	add	r7, sp, #0
	// Draw large 3
	LCD_clear();
20000a3c:	f7ff fe16 	bl	2000066c <LCD_clear>
	LCD_drawCircle(79,63,60);
20000a40:	f04f 004f 	mov.w	r0, #79	; 0x4f
20000a44:	f04f 013f 	mov.w	r1, #63	; 0x3f
20000a48:	f04f 023c 	mov.w	r2, #60	; 0x3c
20000a4c:	f7ff feae 	bl	200007ac <LCD_drawCircle>
	LCD_drawLine(60,30,99,30);	// top
20000a50:	f04f 003c 	mov.w	r0, #60	; 0x3c
20000a54:	f04f 011e 	mov.w	r1, #30
20000a58:	f04f 0263 	mov.w	r2, #99	; 0x63
20000a5c:	f04f 031e 	mov.w	r3, #30
20000a60:	f7ff fe48 	bl	200006f4 <LCD_drawLine>
	LCD_drawLine(60,98,99,98);	// bottom
20000a64:	f04f 003c 	mov.w	r0, #60	; 0x3c
20000a68:	f04f 0162 	mov.w	r1, #98	; 0x62
20000a6c:	f04f 0263 	mov.w	r2, #99	; 0x63
20000a70:	f04f 0362 	mov.w	r3, #98	; 0x62
20000a74:	f7ff fe3e 	bl	200006f4 <LCD_drawLine>
	LCD_drawLine(99,30,99,98);	// vert
20000a78:	f04f 0063 	mov.w	r0, #99	; 0x63
20000a7c:	f04f 011e 	mov.w	r1, #30
20000a80:	f04f 0263 	mov.w	r2, #99	; 0x63
20000a84:	f04f 0362 	mov.w	r3, #98	; 0x62
20000a88:	f7ff fe34 	bl	200006f4 <LCD_drawLine>
	LCD_drawLine(60,63,99,63);	// middle
20000a8c:	f04f 003c 	mov.w	r0, #60	; 0x3c
20000a90:	f04f 013f 	mov.w	r1, #63	; 0x3f
20000a94:	f04f 0263 	mov.w	r2, #99	; 0x63
20000a98:	f04f 033f 	mov.w	r3, #63	; 0x3f
20000a9c:	f7ff fe2a 	bl	200006f4 <LCD_drawLine>

	// Stall for 1 second
	delay(1000);
20000aa0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
20000aa4:	f000 fcb4 	bl	20001410 <delay>

	// Draw large 2
	LCD_clear();
20000aa8:	f7ff fde0 	bl	2000066c <LCD_clear>
	LCD_drawCircle(79,63,60);
20000aac:	f04f 004f 	mov.w	r0, #79	; 0x4f
20000ab0:	f04f 013f 	mov.w	r1, #63	; 0x3f
20000ab4:	f04f 023c 	mov.w	r2, #60	; 0x3c
20000ab8:	f7ff fe78 	bl	200007ac <LCD_drawCircle>
	LCD_drawLine(59,30,99,30);	// top
20000abc:	f04f 003b 	mov.w	r0, #59	; 0x3b
20000ac0:	f04f 011e 	mov.w	r1, #30
20000ac4:	f04f 0263 	mov.w	r2, #99	; 0x63
20000ac8:	f04f 031e 	mov.w	r3, #30
20000acc:	f7ff fe12 	bl	200006f4 <LCD_drawLine>
	LCD_drawLine(59,98,99,98);	// bottom
20000ad0:	f04f 003b 	mov.w	r0, #59	; 0x3b
20000ad4:	f04f 0162 	mov.w	r1, #98	; 0x62
20000ad8:	f04f 0263 	mov.w	r2, #99	; 0x63
20000adc:	f04f 0362 	mov.w	r3, #98	; 0x62
20000ae0:	f7ff fe08 	bl	200006f4 <LCD_drawLine>
	LCD_drawLine(59,63,99,63);	// middle
20000ae4:	f04f 003b 	mov.w	r0, #59	; 0x3b
20000ae8:	f04f 013f 	mov.w	r1, #63	; 0x3f
20000aec:	f04f 0263 	mov.w	r2, #99	; 0x63
20000af0:	f04f 033f 	mov.w	r3, #63	; 0x3f
20000af4:	f7ff fdfe 	bl	200006f4 <LCD_drawLine>
	LCD_drawLine(99,30,99,63);
20000af8:	f04f 0063 	mov.w	r0, #99	; 0x63
20000afc:	f04f 011e 	mov.w	r1, #30
20000b00:	f04f 0263 	mov.w	r2, #99	; 0x63
20000b04:	f04f 033f 	mov.w	r3, #63	; 0x3f
20000b08:	f7ff fdf4 	bl	200006f4 <LCD_drawLine>
	LCD_drawLine(59,63,59,98);
20000b0c:	f04f 003b 	mov.w	r0, #59	; 0x3b
20000b10:	f04f 013f 	mov.w	r1, #63	; 0x3f
20000b14:	f04f 023b 	mov.w	r2, #59	; 0x3b
20000b18:	f04f 0362 	mov.w	r3, #98	; 0x62
20000b1c:	f7ff fdea 	bl	200006f4 <LCD_drawLine>

	// Stall for 1 second
	delay(1000);
20000b20:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
20000b24:	f000 fc74 	bl	20001410 <delay>

	// Draw large 1
	LCD_clear();
20000b28:	f7ff fda0 	bl	2000066c <LCD_clear>
	LCD_drawCircle(79,63,60);
20000b2c:	f04f 004f 	mov.w	r0, #79	; 0x4f
20000b30:	f04f 013f 	mov.w	r1, #63	; 0x3f
20000b34:	f04f 023c 	mov.w	r2, #60	; 0x3c
20000b38:	f7ff fe38 	bl	200007ac <LCD_drawCircle>
	LCD_drawLine(59,98,99,98);	// bottom
20000b3c:	f04f 003b 	mov.w	r0, #59	; 0x3b
20000b40:	f04f 0162 	mov.w	r1, #98	; 0x62
20000b44:	f04f 0263 	mov.w	r2, #99	; 0x63
20000b48:	f04f 0362 	mov.w	r3, #98	; 0x62
20000b4c:	f7ff fdd2 	bl	200006f4 <LCD_drawLine>
	LCD_drawLine(79,98,79,30);	// middle
20000b50:	f04f 004f 	mov.w	r0, #79	; 0x4f
20000b54:	f04f 0162 	mov.w	r1, #98	; 0x62
20000b58:	f04f 024f 	mov.w	r2, #79	; 0x4f
20000b5c:	f04f 031e 	mov.w	r3, #30
20000b60:	f7ff fdc8 	bl	200006f4 <LCD_drawLine>
	LCD_drawLine(59,38,79,30);	// top
20000b64:	f04f 003b 	mov.w	r0, #59	; 0x3b
20000b68:	f04f 0126 	mov.w	r1, #38	; 0x26
20000b6c:	f04f 024f 	mov.w	r2, #79	; 0x4f
20000b70:	f04f 031e 	mov.w	r3, #30
20000b74:	f7ff fdbe 	bl	200006f4 <LCD_drawLine>

	// Stall for 1 second
	delay(1000);
20000b78:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
20000b7c:	f000 fc48 	bl	20001410 <delay>
}
20000b80:	bd80      	pop	{r7, pc}
20000b82:	bf00      	nop

20000b84 <LCD_showLeaderboard>:

void LCD_showLeaderboard() {
20000b84:	b580      	push	{r7, lr}
20000b86:	af00      	add	r7, sp, #0
	LCD_drawBox(15,50,144,120);
20000b88:	f04f 000f 	mov.w	r0, #15
20000b8c:	f04f 0132 	mov.w	r1, #50	; 0x32
20000b90:	f04f 0290 	mov.w	r2, #144	; 0x90
20000b94:	f04f 0378 	mov.w	r3, #120	; 0x78
20000b98:	f7ff fdda 	bl	20000750 <LCD_drawBox>
	LCD_setTextProps(47,55,0);
20000b9c:	f04f 002f 	mov.w	r0, #47	; 0x2f
20000ba0:	f04f 0137 	mov.w	r1, #55	; 0x37
20000ba4:	f04f 0200 	mov.w	r2, #0
20000ba8:	f7ff fea2 	bl	200008f0 <LCD_setTextProps>
	LCD_printString("Leaderboard");
20000bac:	f243 0004 	movw	r0, #12292	; 0x3004
20000bb0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000bb4:	f7ff fd74 	bl	200006a0 <LCD_printString>
	LCD_setTextProps(19,69,7);
20000bb8:	f04f 0013 	mov.w	r0, #19
20000bbc:	f04f 0145 	mov.w	r1, #69	; 0x45
20000bc0:	f04f 0207 	mov.w	r2, #7
20000bc4:	f7ff fe94 	bl	200008f0 <LCD_setTextProps>
	LCD_printString("1.");
20000bc8:	f243 0010 	movw	r0, #12304	; 0x3010
20000bcc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000bd0:	f7ff fd66 	bl	200006a0 <LCD_printString>
	LCD_printString("2.");
20000bd4:	f243 0014 	movw	r0, #12308	; 0x3014
20000bd8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000bdc:	f7ff fd60 	bl	200006a0 <LCD_printString>
	LCD_drawBox(48,15,108,30);
20000be0:	f04f 0030 	mov.w	r0, #48	; 0x30
20000be4:	f04f 010f 	mov.w	r1, #15
20000be8:	f04f 026c 	mov.w	r2, #108	; 0x6c
20000bec:	f04f 031e 	mov.w	r3, #30
20000bf0:	f7ff fdae 	bl	20000750 <LCD_drawBox>
}
20000bf4:	bd80      	pop	{r7, pc}
20000bf6:	bf00      	nop

20000bf8 <LCD_showP1first>:

void LCD_showP1first() {
20000bf8:	b580      	push	{r7, lr}
20000bfa:	af00      	add	r7, sp, #0
	LCD_setTextProps(35,69,7);
20000bfc:	f04f 0023 	mov.w	r0, #35	; 0x23
20000c00:	f04f 0145 	mov.w	r1, #69	; 0x45
20000c04:	f04f 0207 	mov.w	r2, #7
20000c08:	f7ff fe72 	bl	200008f0 <LCD_setTextProps>
	LCD_printString("Player 1");
20000c0c:	f243 0018 	movw	r0, #12312	; 0x3018
20000c10:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c14:	f7ff fd44 	bl	200006a0 <LCD_printString>
	LCD_printString("Player 2");
20000c18:	f243 0024 	movw	r0, #12324	; 0x3024
20000c1c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c20:	f7ff fd3e 	bl	200006a0 <LCD_printString>
}
20000c24:	bd80      	pop	{r7, pc}
20000c26:	bf00      	nop

20000c28 <LCD_showP2first>:

void LCD_showP2first() {
20000c28:	b580      	push	{r7, lr}
20000c2a:	af00      	add	r7, sp, #0
	LCD_setTextProps(35,69,7);
20000c2c:	f04f 0023 	mov.w	r0, #35	; 0x23
20000c30:	f04f 0145 	mov.w	r1, #69	; 0x45
20000c34:	f04f 0207 	mov.w	r2, #7
20000c38:	f7ff fe5a 	bl	200008f0 <LCD_setTextProps>
	LCD_printString("Player 2");
20000c3c:	f243 0024 	movw	r0, #12324	; 0x3024
20000c40:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c44:	f7ff fd2c 	bl	200006a0 <LCD_printString>
	LCD_printString("Player 1");
20000c48:	f243 0018 	movw	r0, #12312	; 0x3018
20000c4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c50:	f7ff fd26 	bl	200006a0 <LCD_printString>
}
20000c54:	bd80      	pop	{r7, pc}
20000c56:	bf00      	nop

20000c58 <LCD_startTimer>:

void LCD_startTimer() {
20000c58:	b580      	push	{r7, lr}
20000c5a:	af00      	add	r7, sp, #0
	time = 0;
20000c5c:	f243 6358 	movw	r3, #13912	; 0x3658
20000c60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c64:	f04f 0200 	mov.w	r2, #0
20000c68:	601a      	str	r2, [r3, #0]
	LCD_clear();
20000c6a:	f7ff fcff 	bl	2000066c <LCD_clear>
	LCD_drawBox(48,15,108,30);
20000c6e:	f04f 0030 	mov.w	r0, #48	; 0x30
20000c72:	f04f 010f 	mov.w	r1, #15
20000c76:	f04f 026c 	mov.w	r2, #108	; 0x6c
20000c7a:	f04f 031e 	mov.w	r3, #30
20000c7e:	f7ff fd67 	bl	20000750 <LCD_drawBox>
	LCD_setTextProps(62,19,0);
20000c82:	f04f 003e 	mov.w	r0, #62	; 0x3e
20000c86:	f04f 0113 	mov.w	r1, #19
20000c8a:	f04f 0200 	mov.w	r2, #0
20000c8e:	f7ff fe2f 	bl	200008f0 <LCD_setTextProps>
	LCD_printString("0:00:0");
20000c92:	f243 0030 	movw	r0, #12336	; 0x3030
20000c96:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c9a:	f7ff fd01 	bl	200006a0 <LCD_printString>

	// Start periodic interrupt
	MSS_TIM1_init( MSS_TIMER_PERIODIC_MODE );
20000c9e:	f04f 0000 	mov.w	r0, #0
20000ca2:	f7ff fc55 	bl	20000550 <MSS_TIM1_init>
	MSS_TIM1_load_background(100000000);
20000ca6:	f24e 1000 	movw	r0, #57600	; 0xe100
20000caa:	f2c0 50f5 	movt	r0, #1525	; 0x5f5
20000cae:	f7ff fc9f 	bl	200005f0 <MSS_TIM1_load_background>
	MSS_TIM1_enable_irq();
20000cb2:	f7ff fcad 	bl	20000610 <MSS_TIM1_enable_irq>
	MSS_TIM1_start();
20000cb6:	f7ff fc8d 	bl	200005d4 <MSS_TIM1_start>
}
20000cba:	bd80      	pop	{r7, pc}

20000cbc <LCD_incrementTimer>:

void LCD_incrementTimer() {
20000cbc:	b590      	push	{r4, r7, lr}
20000cbe:	b085      	sub	sp, #20
20000cc0:	af00      	add	r7, sp, #0
	++time;
20000cc2:	f243 6358 	movw	r3, #13912	; 0x3658
20000cc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cca:	681b      	ldr	r3, [r3, #0]
20000ccc:	f103 0201 	add.w	r2, r3, #1
20000cd0:	f243 6358 	movw	r3, #13912	; 0x3658
20000cd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cd8:	601a      	str	r2, [r3, #0]
	char timeStr[15] = "";
20000cda:	f04f 0300 	mov.w	r3, #0
20000cde:	603b      	str	r3, [r7, #0]
20000ce0:	f107 0304 	add.w	r3, r7, #4
20000ce4:	f04f 0200 	mov.w	r2, #0
20000ce8:	601a      	str	r2, [r3, #0]
20000cea:	f103 0304 	add.w	r3, r3, #4
20000cee:	f04f 0200 	mov.w	r2, #0
20000cf2:	601a      	str	r2, [r3, #0]
20000cf4:	f103 0304 	add.w	r3, r3, #4
20000cf8:	f04f 0200 	mov.w	r2, #0
20000cfc:	801a      	strh	r2, [r3, #0]
20000cfe:	f103 0302 	add.w	r3, r3, #2
20000d02:	f04f 0200 	mov.w	r2, #0
20000d06:	701a      	strb	r2, [r3, #0]
20000d08:	f103 0301 	add.w	r3, r3, #1

	// Minutes
	if (time/60 == 0) strcat(timeStr, "0");
20000d0c:	f243 6358 	movw	r3, #13912	; 0x3658
20000d10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d14:	681b      	ldr	r3, [r3, #0]
20000d16:	f103 033b 	add.w	r3, r3, #59	; 0x3b
20000d1a:	2b76      	cmp	r3, #118	; 0x76
20000d1c:	d810      	bhi.n	20000d40 <LCD_incrementTimer+0x84>
20000d1e:	463c      	mov	r4, r7
20000d20:	463b      	mov	r3, r7
20000d22:	4618      	mov	r0, r3
20000d24:	f001 ff96 	bl	20002c54 <strlen>
20000d28:	4603      	mov	r3, r0
20000d2a:	4423      	add	r3, r4
20000d2c:	4618      	mov	r0, r3
20000d2e:	f243 0138 	movw	r1, #12344	; 0x3038
20000d32:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000d36:	f04f 0202 	mov.w	r2, #2
20000d3a:	f001 fda5 	bl	20002888 <memcpy>
20000d3e:	e01a      	b.n	20000d76 <LCD_incrementTimer+0xba>
	else strcat(timeStr, itoa(time/60));
20000d40:	f243 6358 	movw	r3, #13912	; 0x3658
20000d44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d48:	681b      	ldr	r3, [r3, #0]
20000d4a:	f648 0289 	movw	r2, #34953	; 0x8889
20000d4e:	f6c8 0288 	movt	r2, #34952	; 0x8888
20000d52:	fb82 1203 	smull	r1, r2, r2, r3
20000d56:	441a      	add	r2, r3
20000d58:	ea4f 1262 	mov.w	r2, r2, asr #5
20000d5c:	ea4f 73e3 	mov.w	r3, r3, asr #31
20000d60:	ebc3 0302 	rsb	r3, r3, r2
20000d64:	4618      	mov	r0, r3
20000d66:	f000 fb95 	bl	20001494 <itoa>
20000d6a:	4603      	mov	r3, r0
20000d6c:	463a      	mov	r2, r7
20000d6e:	4610      	mov	r0, r2
20000d70:	4619      	mov	r1, r3
20000d72:	f001 feed 	bl	20002b50 <strcat>

	// Seconds
	strcat(timeStr,":");
20000d76:	463b      	mov	r3, r7
20000d78:	4618      	mov	r0, r3
20000d7a:	f243 013c 	movw	r1, #12348	; 0x303c
20000d7e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000d82:	f001 fee5 	bl	20002b50 <strcat>
	if (time%60 == 0) strcat(timeStr, "00");
20000d86:	f243 6358 	movw	r3, #13912	; 0x3658
20000d8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d8e:	6819      	ldr	r1, [r3, #0]
20000d90:	f648 0389 	movw	r3, #34953	; 0x8889
20000d94:	f6c8 0388 	movt	r3, #34952	; 0x8888
20000d98:	fb83 2301 	smull	r2, r3, r3, r1
20000d9c:	440b      	add	r3, r1
20000d9e:	ea4f 1263 	mov.w	r2, r3, asr #5
20000da2:	ea4f 73e1 	mov.w	r3, r1, asr #31
20000da6:	ebc3 0202 	rsb	r2, r3, r2
20000daa:	4613      	mov	r3, r2
20000dac:	ea4f 1303 	mov.w	r3, r3, lsl #4
20000db0:	ebc2 0303 	rsb	r3, r2, r3
20000db4:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000db8:	ebc3 0201 	rsb	r2, r3, r1
20000dbc:	2a00      	cmp	r2, #0
20000dbe:	d108      	bne.n	20000dd2 <LCD_incrementTimer+0x116>
20000dc0:	463b      	mov	r3, r7
20000dc2:	4618      	mov	r0, r3
20000dc4:	f243 0140 	movw	r1, #12352	; 0x3040
20000dc8:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000dcc:	f001 fec0 	bl	20002b50 <strcat>
20000dd0:	e06d      	b.n	20000eae <LCD_incrementTimer+0x1f2>
	else if (time%60 < 10) {
20000dd2:	f243 6358 	movw	r3, #13912	; 0x3658
20000dd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dda:	6819      	ldr	r1, [r3, #0]
20000ddc:	f648 0389 	movw	r3, #34953	; 0x8889
20000de0:	f6c8 0388 	movt	r3, #34952	; 0x8888
20000de4:	fb83 2301 	smull	r2, r3, r3, r1
20000de8:	440b      	add	r3, r1
20000dea:	ea4f 1263 	mov.w	r2, r3, asr #5
20000dee:	ea4f 73e1 	mov.w	r3, r1, asr #31
20000df2:	ebc3 0202 	rsb	r2, r3, r2
20000df6:	4613      	mov	r3, r2
20000df8:	ea4f 1303 	mov.w	r3, r3, lsl #4
20000dfc:	ebc2 0303 	rsb	r3, r2, r3
20000e00:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000e04:	ebc3 0201 	rsb	r2, r3, r1
20000e08:	2a09      	cmp	r2, #9
20000e0a:	dc2c      	bgt.n	20000e66 <LCD_incrementTimer+0x1aa>
		strcat(timeStr, "0");
20000e0c:	463b      	mov	r3, r7
20000e0e:	4618      	mov	r0, r3
20000e10:	f243 0138 	movw	r1, #12344	; 0x3038
20000e14:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000e18:	f001 fe9a 	bl	20002b50 <strcat>
		strcat(timeStr,itoa(time%60));
20000e1c:	f243 6358 	movw	r3, #13912	; 0x3658
20000e20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e24:	6819      	ldr	r1, [r3, #0]
20000e26:	f648 0389 	movw	r3, #34953	; 0x8889
20000e2a:	f6c8 0388 	movt	r3, #34952	; 0x8888
20000e2e:	fb83 2301 	smull	r2, r3, r3, r1
20000e32:	440b      	add	r3, r1
20000e34:	ea4f 1263 	mov.w	r2, r3, asr #5
20000e38:	ea4f 73e1 	mov.w	r3, r1, asr #31
20000e3c:	ebc3 0202 	rsb	r2, r3, r2
20000e40:	4613      	mov	r3, r2
20000e42:	ea4f 1303 	mov.w	r3, r3, lsl #4
20000e46:	ebc2 0303 	rsb	r3, r2, r3
20000e4a:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000e4e:	ebc3 0201 	rsb	r2, r3, r1
20000e52:	4610      	mov	r0, r2
20000e54:	f000 fb1e 	bl	20001494 <itoa>
20000e58:	4603      	mov	r3, r0
20000e5a:	463a      	mov	r2, r7
20000e5c:	4610      	mov	r0, r2
20000e5e:	4619      	mov	r1, r3
20000e60:	f001 fe76 	bl	20002b50 <strcat>
20000e64:	e023      	b.n	20000eae <LCD_incrementTimer+0x1f2>
	}
	else strcat(timeStr,itoa(time%60));
20000e66:	f243 6358 	movw	r3, #13912	; 0x3658
20000e6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e6e:	6819      	ldr	r1, [r3, #0]
20000e70:	f648 0389 	movw	r3, #34953	; 0x8889
20000e74:	f6c8 0388 	movt	r3, #34952	; 0x8888
20000e78:	fb83 2301 	smull	r2, r3, r3, r1
20000e7c:	440b      	add	r3, r1
20000e7e:	ea4f 1263 	mov.w	r2, r3, asr #5
20000e82:	ea4f 73e1 	mov.w	r3, r1, asr #31
20000e86:	ebc3 0202 	rsb	r2, r3, r2
20000e8a:	4613      	mov	r3, r2
20000e8c:	ea4f 1303 	mov.w	r3, r3, lsl #4
20000e90:	ebc2 0303 	rsb	r3, r2, r3
20000e94:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000e98:	ebc3 0201 	rsb	r2, r3, r1
20000e9c:	4610      	mov	r0, r2
20000e9e:	f000 faf9 	bl	20001494 <itoa>
20000ea2:	4603      	mov	r3, r0
20000ea4:	463a      	mov	r2, r7
20000ea6:	4610      	mov	r0, r2
20000ea8:	4619      	mov	r1, r3
20000eaa:	f001 fe51 	bl	20002b50 <strcat>

	// Milliseconds
	strcat(timeStr,":0");
20000eae:	463b      	mov	r3, r7
20000eb0:	4618      	mov	r0, r3
20000eb2:	f243 0144 	movw	r1, #12356	; 0x3044
20000eb6:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000eba:	f001 fe49 	bl	20002b50 <strcat>

	LCD_setTextProps(62,19,0);
20000ebe:	f04f 003e 	mov.w	r0, #62	; 0x3e
20000ec2:	f04f 0113 	mov.w	r1, #19
20000ec6:	f04f 0200 	mov.w	r2, #0
20000eca:	f7ff fd11 	bl	200008f0 <LCD_setTextProps>
	LCD_printString(timeStr);
20000ece:	463b      	mov	r3, r7
20000ed0:	4618      	mov	r0, r3
20000ed2:	f7ff fbe5 	bl	200006a0 <LCD_printString>
}
20000ed6:	f107 0714 	add.w	r7, r7, #20
20000eda:	46bd      	mov	sp, r7
20000edc:	bd90      	pop	{r4, r7, pc}
20000ede:	bf00      	nop

20000ee0 <Timer1_IRQHandler>:
void LCD_stopTimer() {
	MSS_TIM1_stop();
	MSS_TIM1_disable_irq();
}

__attribute__ ((interrupt)) void Timer1_IRQHandler() {
20000ee0:	4668      	mov	r0, sp
20000ee2:	f020 0107 	bic.w	r1, r0, #7
20000ee6:	468d      	mov	sp, r1
20000ee8:	b589      	push	{r0, r3, r7, lr}
20000eea:	af00      	add	r7, sp, #0
	LCD_incrementTimer();
20000eec:	f7ff fee6 	bl	20000cbc <LCD_incrementTimer>
	MSS_TIM1_clear_irq();
20000ef0:	f7ff fb9e 	bl	20000630 <MSS_TIM1_clear_irq>
}
20000ef4:	46bd      	mov	sp, r7
20000ef6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20000efa:	4685      	mov	sp, r0
20000efc:	4770      	bx	lr
20000efe:	bf00      	nop

20000f00 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
20000f00:	b480      	push	{r7}
20000f02:	b083      	sub	sp, #12
20000f04:	af00      	add	r7, sp, #0
20000f06:	4603      	mov	r3, r0
20000f08:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20000f0a:	f24e 1300 	movw	r3, #57600	; 0xe100
20000f0e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000f12:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000f16:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000f1a:	88f9      	ldrh	r1, [r7, #6]
20000f1c:	f001 011f 	and.w	r1, r1, #31
20000f20:	f04f 0001 	mov.w	r0, #1
20000f24:	fa00 f101 	lsl.w	r1, r0, r1
20000f28:	f102 0220 	add.w	r2, r2, #32
20000f2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000f30:	f107 070c 	add.w	r7, r7, #12
20000f34:	46bd      	mov	sp, r7
20000f36:	bc80      	pop	{r7}
20000f38:	4770      	bx	lr
20000f3a:	bf00      	nop

20000f3c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000f3c:	b480      	push	{r7}
20000f3e:	b083      	sub	sp, #12
20000f40:	af00      	add	r7, sp, #0
20000f42:	4603      	mov	r3, r0
20000f44:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000f46:	f24e 1300 	movw	r3, #57600	; 0xe100
20000f4a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000f4e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000f52:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000f56:	88f9      	ldrh	r1, [r7, #6]
20000f58:	f001 011f 	and.w	r1, r1, #31
20000f5c:	f04f 0001 	mov.w	r0, #1
20000f60:	fa00 f101 	lsl.w	r1, r0, r1
20000f64:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000f68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000f6c:	f107 070c 	add.w	r7, r7, #12
20000f70:	46bd      	mov	sp, r7
20000f72:	bc80      	pop	{r7}
20000f74:	4770      	bx	lr
20000f76:	bf00      	nop

20000f78 <MSS_TIM1_get_current_value>:
  
  @return
    This function returns the 32-bits current value of the Timer 1 down-counter.
 */
static __INLINE uint32_t MSS_TIM1_get_current_value( void )
{
20000f78:	b480      	push	{r7}
20000f7a:	af00      	add	r7, sp, #0
    return TIMER->TIM1_VAL;
20000f7c:	f245 0300 	movw	r3, #20480	; 0x5000
20000f80:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000f84:	681b      	ldr	r3, [r3, #0]
}
20000f86:	4618      	mov	r0, r3
20000f88:	46bd      	mov	sp, r7
20000f8a:	bc80      	pop	{r7}
20000f8c:	4770      	bx	lr
20000f8e:	bf00      	nop

20000f90 <MSS_TIM2_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM2_init( mss_timer_mode_t mode )
{
20000f90:	b580      	push	{r7, lr}
20000f92:	b082      	sub	sp, #8
20000f94:	af00      	add	r7, sp, #0
20000f96:	4603      	mov	r3, r0
20000f98:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer2_IRQn );             /* Disable timer 2 irq in the Cortex-M3 NVIC */  
20000f9a:	f04f 0015 	mov.w	r0, #21
20000f9e:	f7ff ffaf 	bl	20000f00 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20000fa2:	f242 0300 	movw	r3, #8192	; 0x2000
20000fa6:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000faa:	f242 0200 	movw	r2, #8192	; 0x2000
20000fae:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000fb2:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000fb4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20000fb8:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
20000fba:	f245 0300 	movw	r3, #20480	; 0x5000
20000fbe:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000fc2:	f04f 0200 	mov.w	r2, #0
20000fc6:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM2ENABLE = 0U;             /* disable timer */
20000fc8:	f240 0300 	movw	r3, #0
20000fcc:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000fd0:	f04f 0200 	mov.w	r2, #0
20000fd4:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
    TIMER_BITBAND->TIM2INTEN = 0U;              /* disable interrupt */
20000fd8:	f240 0300 	movw	r3, #0
20000fdc:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000fe0:	f04f 0200 	mov.w	r2, #0
20000fe4:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    TIMER_BITBAND->TIM2MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
20000fe8:	f240 0300 	movw	r3, #0
20000fec:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000ff0:	79fa      	ldrb	r2, [r7, #7]
20000ff2:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484
    
    TIMER->TIM2_RIS = 1U;                       /* clear timer 2 interrupt */
20000ff6:	f245 0300 	movw	r3, #20480	; 0x5000
20000ffa:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000ffe:	f04f 0201 	mov.w	r2, #1
20001002:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer2_IRQn );        /* clear timer 2 interrupt within NVIC */
20001004:	f04f 0015 	mov.w	r0, #21
20001008:	f7ff ff98 	bl	20000f3c <NVIC_ClearPendingIRQ>
}
2000100c:	f107 0708 	add.w	r7, r7, #8
20001010:	46bd      	mov	sp, r7
20001012:	bd80      	pop	{r7, pc}

20001014 <MSS_TIM2_start>:
  MSS_TIM2_load_immediate() or MSS_TIM2_load_background() functions. 
  Note: The MSS_TIM2_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM2_stop() function.
 */
static __INLINE void MSS_TIM2_start( void )
{
20001014:	b480      	push	{r7}
20001016:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 1U;    /* enable timer */
20001018:	f240 0300 	movw	r3, #0
2000101c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001020:	f04f 0201 	mov.w	r2, #1
20001024:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
20001028:	46bd      	mov	sp, r7
2000102a:	bc80      	pop	{r7}
2000102c:	4770      	bx	lr
2000102e:	bf00      	nop

20001030 <MSS_TIM2_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 2
    down-counter will start decrementing. 
 */
static __INLINE void MSS_TIM2_load_immediate(uint32_t load_value)
{
20001030:	b480      	push	{r7}
20001032:	b083      	sub	sp, #12
20001034:	af00      	add	r7, sp, #0
20001036:	6078      	str	r0, [r7, #4]
    TIMER->TIM2_LOADVAL = load_value;
20001038:	f245 0300 	movw	r3, #20480	; 0x5000
2000103c:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001040:	687a      	ldr	r2, [r7, #4]
20001042:	61da      	str	r2, [r3, #28]
}
20001044:	f107 070c 	add.w	r7, r7, #12
20001048:	46bd      	mov	sp, r7
2000104a:	bc80      	pop	{r7}
2000104c:	4770      	bx	lr
2000104e:	bf00      	nop

20001050 <main>:
#include "drivers/mss_uart/mss_uart.h"
#include "drivers/mss_timer/mss_timer.h"

int race_status;

int main() {
20001050:	b580      	push	{r7, lr}
20001052:	b082      	sub	sp, #8
20001054:	af00      	add	r7, sp, #0
	LCD_init();
20001056:	f7ff faf9 	bl	2000064c <LCD_init>
	XBEE_init();
2000105a:	f000 fa85 	bl	20001568 <XBEE_init>

	while(1) {
		MSS_TIM2_init(MSS_TIMER_ONE_SHOT_MODE);
2000105e:	f04f 0001 	mov.w	r0, #1
20001062:	f7ff ff95 	bl	20000f90 <MSS_TIM2_init>
		MSS_TIM2_load_immediate(125823134);
20001066:	f64e 009e 	movw	r0, #59550	; 0xe89e
2000106a:	f2c0 707f 	movt	r0, #1919	; 0x77f
2000106e:	f7ff ffdf 	bl	20001030 <MSS_TIM2_load_immediate>
		MSS_TIM2_start();
20001072:	f7ff ffcf 	bl	20001014 <MSS_TIM2_start>
		LCD_showRaceIntro();
20001076:	f7ff fc73 	bl	20000960 <LCD_showRaceIntro>
		srand(MSS_TIM1_get_current_value());
2000107a:	f7ff ff7d 	bl	20000f78 <MSS_TIM1_get_current_value>
2000107e:	4603      	mov	r3, r0
20001080:	4618      	mov	r0, r3
20001082:	f001 fd21 	bl	20002ac8 <srand>


		while (race_status == 0);
20001086:	f243 636c 	movw	r3, #13932	; 0x366c
2000108a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000108e:	681b      	ldr	r3, [r3, #0]
20001090:	2b00      	cmp	r3, #0
20001092:	d0f8      	beq.n	20001086 <main+0x36>

		LCD_countdown();
20001094:	f7ff fcd0 	bl	20000a38 <LCD_countdown>

		// Broadcast the race status
		XBEE_send("0,1\r\n");
20001098:	f243 0048 	movw	r0, #12360	; 0x3048
2000109c:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010a0:	f000 fa7c 	bl	2000159c <XBEE_send>

		LCD_startTimer();
200010a4:	f7ff fdd8 	bl	20000c58 <LCD_startTimer>

		int leaderboard_shown = 0, lap_stats = 1;
200010a8:	f04f 0300 	mov.w	r3, #0
200010ac:	603b      	str	r3, [r7, #0]
200010ae:	f04f 0301 	mov.w	r3, #1
200010b2:	607b      	str	r3, [r7, #4]
		p1lap = 1, p2lap = 1, p1powerup = 0, p2powerup = 0;
200010b4:	f243 6364 	movw	r3, #13924	; 0x3664
200010b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010bc:	f04f 0201 	mov.w	r2, #1
200010c0:	601a      	str	r2, [r3, #0]
200010c2:	f243 6360 	movw	r3, #13920	; 0x3660
200010c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ca:	f04f 0201 	mov.w	r2, #1
200010ce:	601a      	str	r2, [r3, #0]
200010d0:	f243 635c 	movw	r3, #13916	; 0x365c
200010d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010d8:	f04f 0200 	mov.w	r2, #0
200010dc:	601a      	str	r2, [r3, #0]
200010de:	f243 6368 	movw	r3, #13928	; 0x3668
200010e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010e6:	f04f 0200 	mov.w	r2, #0
200010ea:	601a      	str	r2, [r3, #0]
200010ec:	e000      	b.n	200010f0 <main+0xa0>
			if (p2powerup) {
				if (rand() % 2 == 0) XBEE_send("5,0\r\n");
				else XBEE_send("4,1\r\n");
				p2powerup = 0;
			}
		}
200010ee:	bf00      	nop
		int leaderboard_shown = 0, lap_stats = 1;
		p1lap = 1, p2lap = 1, p1powerup = 0, p2powerup = 0;

		while (1) {
			// Show the leaderboard if any player is in second lap
			if (!leaderboard_shown && (p1lap > 1 || p2lap > 1)) {
200010f0:	683b      	ldr	r3, [r7, #0]
200010f2:	2b00      	cmp	r3, #0
200010f4:	d112      	bne.n	2000111c <main+0xcc>
200010f6:	f243 6364 	movw	r3, #13924	; 0x3664
200010fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010fe:	681b      	ldr	r3, [r3, #0]
20001100:	2b01      	cmp	r3, #1
20001102:	dc06      	bgt.n	20001112 <main+0xc2>
20001104:	f243 6360 	movw	r3, #13920	; 0x3660
20001108:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000110c:	681b      	ldr	r3, [r3, #0]
2000110e:	2b01      	cmp	r3, #1
20001110:	dd04      	ble.n	2000111c <main+0xcc>
				LCD_showLeaderboard();
20001112:	f7ff fd37 	bl	20000b84 <LCD_showLeaderboard>
				leaderboard_shown = 1;
20001116:	f04f 0301 	mov.w	r3, #1
2000111a:	603b      	str	r3, [r7, #0]
			}

			// Check for a winner
			if (p1lap >= 4) {
2000111c:	f243 6364 	movw	r3, #13924	; 0x3664
20001120:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001124:	681b      	ldr	r3, [r3, #0]
20001126:	2b03      	cmp	r3, #3
20001128:	dd10      	ble.n	2000114c <main+0xfc>
				LCD_clear();
2000112a:	f7ff fa9f 	bl	2000066c <LCD_clear>
				LCD_setTextProps(39, 55, 0);
2000112e:	f04f 0027 	mov.w	r0, #39	; 0x27
20001132:	f04f 0137 	mov.w	r1, #55	; 0x37
20001136:	f04f 0200 	mov.w	r2, #0
2000113a:	f7ff fbd9 	bl	200008f0 <LCD_setTextProps>
				LCD_printString("Player 1 Wins!");
2000113e:	f243 0050 	movw	r0, #12368	; 0x3050
20001142:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001146:	f7ff faab 	bl	200006a0 <LCD_printString>
				break;
2000114a:	e0a7      	b.n	2000129c <main+0x24c>
			}
			else if (p2lap >= 4) {
2000114c:	f243 6360 	movw	r3, #13920	; 0x3660
20001150:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001154:	681b      	ldr	r3, [r3, #0]
20001156:	2b03      	cmp	r3, #3
20001158:	dd10      	ble.n	2000117c <main+0x12c>
				LCD_clear();
2000115a:	f7ff fa87 	bl	2000066c <LCD_clear>
				LCD_setTextProps(39, 55, 0);
2000115e:	f04f 0027 	mov.w	r0, #39	; 0x27
20001162:	f04f 0137 	mov.w	r1, #55	; 0x37
20001166:	f04f 0200 	mov.w	r2, #0
2000116a:	f7ff fbc1 	bl	200008f0 <LCD_setTextProps>
				LCD_printString("Player 2 Wins!");
2000116e:	f243 0060 	movw	r0, #12384	; 0x3060
20001172:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001176:	f7ff fa93 	bl	200006a0 <LCD_printString>
				break;
2000117a:	e08f      	b.n	2000129c <main+0x24c>
			}

			// Update the leaderboard when someone crosses the finish line
			if (leaderboard_shown && lap_stats == p1lap && p2lap > p1lap) {
2000117c:	683b      	ldr	r3, [r7, #0]
2000117e:	2b00      	cmp	r3, #0
20001180:	d01a      	beq.n	200011b8 <main+0x168>
20001182:	f243 6364 	movw	r3, #13924	; 0x3664
20001186:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000118a:	681b      	ldr	r3, [r3, #0]
2000118c:	687a      	ldr	r2, [r7, #4]
2000118e:	429a      	cmp	r2, r3
20001190:	d112      	bne.n	200011b8 <main+0x168>
20001192:	f243 6360 	movw	r3, #13920	; 0x3660
20001196:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000119a:	681a      	ldr	r2, [r3, #0]
2000119c:	f243 6364 	movw	r3, #13924	; 0x3664
200011a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011a4:	681b      	ldr	r3, [r3, #0]
200011a6:	429a      	cmp	r2, r3
200011a8:	dd06      	ble.n	200011b8 <main+0x168>
				LCD_showP2first();
200011aa:	f7ff fd3d 	bl	20000c28 <LCD_showP2first>
				++lap_stats;
200011ae:	687b      	ldr	r3, [r7, #4]
200011b0:	f103 0301 	add.w	r3, r3, #1
200011b4:	607b      	str	r3, [r7, #4]
				LCD_printString("Player 2 Wins!");
				break;
			}

			// Update the leaderboard when someone crosses the finish line
			if (leaderboard_shown && lap_stats == p1lap && p2lap > p1lap) {
200011b6:	e02b      	b.n	20001210 <main+0x1c0>
				LCD_showP2first();
				++lap_stats;
			}
			else if (leaderboard_shown && lap_stats == p2lap && p1lap > p2lap) {
200011b8:	683b      	ldr	r3, [r7, #0]
200011ba:	2b00      	cmp	r3, #0
200011bc:	d01a      	beq.n	200011f4 <main+0x1a4>
200011be:	f243 6360 	movw	r3, #13920	; 0x3660
200011c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011c6:	681b      	ldr	r3, [r3, #0]
200011c8:	687a      	ldr	r2, [r7, #4]
200011ca:	429a      	cmp	r2, r3
200011cc:	d112      	bne.n	200011f4 <main+0x1a4>
200011ce:	f243 6364 	movw	r3, #13924	; 0x3664
200011d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011d6:	681a      	ldr	r2, [r3, #0]
200011d8:	f243 6360 	movw	r3, #13920	; 0x3660
200011dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011e0:	681b      	ldr	r3, [r3, #0]
200011e2:	429a      	cmp	r2, r3
200011e4:	dd06      	ble.n	200011f4 <main+0x1a4>
				LCD_showP1first();
200011e6:	f7ff fd07 	bl	20000bf8 <LCD_showP1first>
				++lap_stats;
200011ea:	687b      	ldr	r3, [r7, #4]
200011ec:	f103 0301 	add.w	r3, r3, #1
200011f0:	607b      	str	r3, [r7, #4]
			// Update the leaderboard when someone crosses the finish line
			if (leaderboard_shown && lap_stats == p1lap && p2lap > p1lap) {
				LCD_showP2first();
				++lap_stats;
			}
			else if (leaderboard_shown && lap_stats == p2lap && p1lap > p2lap) {
200011f2:	e00d      	b.n	20001210 <main+0x1c0>
				LCD_showP1first();
				++lap_stats;
			}
			else lap_stats = (p1lap > p2lap) ? p1lap : p2lap;
200011f4:	f243 6360 	movw	r3, #13920	; 0x3660
200011f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011fc:	681a      	ldr	r2, [r3, #0]
200011fe:	f243 6364 	movw	r3, #13924	; 0x3664
20001202:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001206:	681b      	ldr	r3, [r3, #0]
20001208:	429a      	cmp	r2, r3
2000120a:	bfa8      	it	ge
2000120c:	4613      	movge	r3, r2
2000120e:	607b      	str	r3, [r7, #4]

			// Handle powerups
			if (p1powerup) {
20001210:	f243 635c 	movw	r3, #13916	; 0x365c
20001214:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001218:	681b      	ldr	r3, [r3, #0]
2000121a:	2b00      	cmp	r3, #0
2000121c:	d01a      	beq.n	20001254 <main+0x204>
				if (rand() % 2 == 0) XBEE_send("4,0\r\n");
2000121e:	f001 fbff 	bl	20002a20 <rand>
20001222:	4603      	mov	r3, r0
20001224:	f003 0301 	and.w	r3, r3, #1
20001228:	2b00      	cmp	r3, #0
2000122a:	d106      	bne.n	2000123a <main+0x1ea>
2000122c:	f243 0070 	movw	r0, #12400	; 0x3070
20001230:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001234:	f000 f9b2 	bl	2000159c <XBEE_send>
20001238:	e005      	b.n	20001246 <main+0x1f6>
				else XBEE_send("5,1\r\n");
2000123a:	f243 0078 	movw	r0, #12408	; 0x3078
2000123e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001242:	f000 f9ab 	bl	2000159c <XBEE_send>
				p1powerup = 0;
20001246:	f243 635c 	movw	r3, #13916	; 0x365c
2000124a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000124e:	f04f 0200 	mov.w	r2, #0
20001252:	601a      	str	r2, [r3, #0]
			}
			if (p2powerup) {
20001254:	f243 6368 	movw	r3, #13928	; 0x3668
20001258:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000125c:	681b      	ldr	r3, [r3, #0]
2000125e:	2b00      	cmp	r3, #0
20001260:	f43f af45 	beq.w	200010ee <main+0x9e>
				if (rand() % 2 == 0) XBEE_send("5,0\r\n");
20001264:	f001 fbdc 	bl	20002a20 <rand>
20001268:	4603      	mov	r3, r0
2000126a:	f003 0301 	and.w	r3, r3, #1
2000126e:	2b00      	cmp	r3, #0
20001270:	d106      	bne.n	20001280 <main+0x230>
20001272:	f243 0080 	movw	r0, #12416	; 0x3080
20001276:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000127a:	f000 f98f 	bl	2000159c <XBEE_send>
2000127e:	e005      	b.n	2000128c <main+0x23c>
				else XBEE_send("4,1\r\n");
20001280:	f243 0088 	movw	r0, #12424	; 0x3088
20001284:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001288:	f000 f988 	bl	2000159c <XBEE_send>
				p2powerup = 0;
2000128c:	f243 6368 	movw	r3, #13928	; 0x3668
20001290:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001294:	f04f 0200 	mov.w	r2, #0
20001298:	601a      	str	r2, [r3, #0]
			}
		}
2000129a:	e729      	b.n	200010f0 <main+0xa0>

		// Game over, stop the cars
		XBEE_send("0,0\r\n");
2000129c:	f243 0090 	movw	r0, #12432	; 0x3090
200012a0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012a4:	f000 f97a 	bl	2000159c <XBEE_send>
		race_status = 0;
200012a8:	f243 636c 	movw	r3, #13932	; 0x366c
200012ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012b0:	f04f 0200 	mov.w	r2, #0
200012b4:	601a      	str	r2, [r3, #0]
		delay(10000);
200012b6:	f242 7010 	movw	r0, #10000	; 0x2710
200012ba:	f000 f8a9 	bl	20001410 <delay>

	}
200012be:	e6ce      	b.n	2000105e <main+0xe>

200012c0 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200012c0:	b480      	push	{r7}
200012c2:	b083      	sub	sp, #12
200012c4:	af00      	add	r7, sp, #0
200012c6:	4603      	mov	r3, r0
200012c8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200012ca:	f24e 1300 	movw	r3, #57600	; 0xe100
200012ce:	f2ce 0300 	movt	r3, #57344	; 0xe000
200012d2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200012d6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200012da:	88f9      	ldrh	r1, [r7, #6]
200012dc:	f001 011f 	and.w	r1, r1, #31
200012e0:	f04f 0001 	mov.w	r0, #1
200012e4:	fa00 f101 	lsl.w	r1, r0, r1
200012e8:	f102 0220 	add.w	r2, r2, #32
200012ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200012f0:	f107 070c 	add.w	r7, r7, #12
200012f4:	46bd      	mov	sp, r7
200012f6:	bc80      	pop	{r7}
200012f8:	4770      	bx	lr
200012fa:	bf00      	nop

200012fc <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200012fc:	b480      	push	{r7}
200012fe:	b083      	sub	sp, #12
20001300:	af00      	add	r7, sp, #0
20001302:	4603      	mov	r3, r0
20001304:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001306:	f24e 1300 	movw	r3, #57600	; 0xe100
2000130a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000130e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001312:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001316:	88f9      	ldrh	r1, [r7, #6]
20001318:	f001 011f 	and.w	r1, r1, #31
2000131c:	f04f 0001 	mov.w	r0, #1
20001320:	fa00 f101 	lsl.w	r1, r0, r1
20001324:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001328:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000132c:	f107 070c 	add.w	r7, r7, #12
20001330:	46bd      	mov	sp, r7
20001332:	bc80      	pop	{r7}
20001334:	4770      	bx	lr
20001336:	bf00      	nop

20001338 <MSS_TIM2_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM2_init( mss_timer_mode_t mode )
{
20001338:	b580      	push	{r7, lr}
2000133a:	b082      	sub	sp, #8
2000133c:	af00      	add	r7, sp, #0
2000133e:	4603      	mov	r3, r0
20001340:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer2_IRQn );             /* Disable timer 2 irq in the Cortex-M3 NVIC */  
20001342:	f04f 0015 	mov.w	r0, #21
20001346:	f7ff ffbb 	bl	200012c0 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
2000134a:	f242 0300 	movw	r3, #8192	; 0x2000
2000134e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001352:	f242 0200 	movw	r2, #8192	; 0x2000
20001356:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000135a:	6b12      	ldr	r2, [r2, #48]	; 0x30
2000135c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20001360:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
20001362:	f245 0300 	movw	r3, #20480	; 0x5000
20001366:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000136a:	f04f 0200 	mov.w	r2, #0
2000136e:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM2ENABLE = 0U;             /* disable timer */
20001370:	f240 0300 	movw	r3, #0
20001374:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001378:	f04f 0200 	mov.w	r2, #0
2000137c:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
    TIMER_BITBAND->TIM2INTEN = 0U;              /* disable interrupt */
20001380:	f240 0300 	movw	r3, #0
20001384:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001388:	f04f 0200 	mov.w	r2, #0
2000138c:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    TIMER_BITBAND->TIM2MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
20001390:	f240 0300 	movw	r3, #0
20001394:	f2c4 230a 	movt	r3, #16906	; 0x420a
20001398:	79fa      	ldrb	r2, [r7, #7]
2000139a:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484
    
    TIMER->TIM2_RIS = 1U;                       /* clear timer 2 interrupt */
2000139e:	f245 0300 	movw	r3, #20480	; 0x5000
200013a2:	f2c4 0300 	movt	r3, #16384	; 0x4000
200013a6:	f04f 0201 	mov.w	r2, #1
200013aa:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer2_IRQn );        /* clear timer 2 interrupt within NVIC */
200013ac:	f04f 0015 	mov.w	r0, #21
200013b0:	f7ff ffa4 	bl	200012fc <NVIC_ClearPendingIRQ>
}
200013b4:	f107 0708 	add.w	r7, r7, #8
200013b8:	46bd      	mov	sp, r7
200013ba:	bd80      	pop	{r7, pc}

200013bc <MSS_TIM2_start>:
  MSS_TIM2_load_immediate() or MSS_TIM2_load_background() functions. 
  Note: The MSS_TIM2_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM2_stop() function.
 */
static __INLINE void MSS_TIM2_start( void )
{
200013bc:	b480      	push	{r7}
200013be:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 1U;    /* enable timer */
200013c0:	f240 0300 	movw	r3, #0
200013c4:	f2c4 230a 	movt	r3, #16906	; 0x420a
200013c8:	f04f 0201 	mov.w	r2, #1
200013cc:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
200013d0:	46bd      	mov	sp, r7
200013d2:	bc80      	pop	{r7}
200013d4:	4770      	bx	lr
200013d6:	bf00      	nop

200013d8 <MSS_TIM2_get_current_value>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM2_get_current_value() returns the current value of the Timer 2
  down-counter.
 */
static __INLINE uint32_t MSS_TIM2_get_current_value( void )
{
200013d8:	b480      	push	{r7}
200013da:	af00      	add	r7, sp, #0
    return TIMER->TIM2_VAL;
200013dc:	f245 0300 	movw	r3, #20480	; 0x5000
200013e0:	f2c4 0300 	movt	r3, #16384	; 0x4000
200013e4:	699b      	ldr	r3, [r3, #24]
}
200013e6:	4618      	mov	r0, r3
200013e8:	46bd      	mov	sp, r7
200013ea:	bc80      	pop	{r7}
200013ec:	4770      	bx	lr
200013ee:	bf00      	nop

200013f0 <MSS_TIM2_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 2
    down-counter will start decrementing. 
 */
static __INLINE void MSS_TIM2_load_immediate(uint32_t load_value)
{
200013f0:	b480      	push	{r7}
200013f2:	b083      	sub	sp, #12
200013f4:	af00      	add	r7, sp, #0
200013f6:	6078      	str	r0, [r7, #4]
    TIMER->TIM2_LOADVAL = load_value;
200013f8:	f245 0300 	movw	r3, #20480	; 0x5000
200013fc:	f2c4 0300 	movt	r3, #16384	; 0x4000
20001400:	687a      	ldr	r2, [r7, #4]
20001402:	61da      	str	r2, [r3, #28]
}
20001404:	f107 070c 	add.w	r7, r7, #12
20001408:	46bd      	mov	sp, r7
2000140a:	bc80      	pop	{r7}
2000140c:	4770      	bx	lr
2000140e:	bf00      	nop

20001410 <delay>:
#include "utility.h"
#include "drivers/mss_timer/mss_timer.h"

void delay(int ms) {
20001410:	b580      	push	{r7, lr}
20001412:	b082      	sub	sp, #8
20001414:	af00      	add	r7, sp, #0
20001416:	6078      	str	r0, [r7, #4]
	MSS_TIM2_init(MSS_TIMER_ONE_SHOT_MODE);
20001418:	f04f 0001 	mov.w	r0, #1
2000141c:	f7ff ff8c 	bl	20001338 <MSS_TIM2_init>
	MSS_TIM2_load_immediate(ms * 100000);
20001420:	687a      	ldr	r2, [r7, #4]
20001422:	f248 63a0 	movw	r3, #34464	; 0x86a0
20001426:	f2c0 0301 	movt	r3, #1
2000142a:	fb03 f302 	mul.w	r3, r3, r2
2000142e:	4618      	mov	r0, r3
20001430:	f7ff ffde 	bl	200013f0 <MSS_TIM2_load_immediate>
	MSS_TIM2_start();
20001434:	f7ff ffc2 	bl	200013bc <MSS_TIM2_start>
	while (MSS_TIM2_get_current_value() > 0);
20001438:	f7ff ffce 	bl	200013d8 <MSS_TIM2_get_current_value>
2000143c:	4603      	mov	r3, r0
2000143e:	2b00      	cmp	r3, #0
20001440:	d1fa      	bne.n	20001438 <delay+0x28>
}
20001442:	f107 0708 	add.w	r7, r7, #8
20001446:	46bd      	mov	sp, r7
20001448:	bd80      	pop	{r7, pc}
2000144a:	bf00      	nop

2000144c <no_of_digits>:

int no_of_digits(int num) {
2000144c:	b480      	push	{r7}
2000144e:	b085      	sub	sp, #20
20001450:	af00      	add	r7, sp, #0
20001452:	6078      	str	r0, [r7, #4]
    int digit_count = 0;
20001454:	f04f 0300 	mov.w	r3, #0
20001458:	60fb      	str	r3, [r7, #12]

    while(num > 0) {
2000145a:	e011      	b.n	20001480 <no_of_digits+0x34>
        digit_count++;
2000145c:	68fb      	ldr	r3, [r7, #12]
2000145e:	f103 0301 	add.w	r3, r3, #1
20001462:	60fb      	str	r3, [r7, #12]
        num /= 10;
20001464:	687a      	ldr	r2, [r7, #4]
20001466:	f246 6367 	movw	r3, #26215	; 0x6667
2000146a:	f2c6 6366 	movt	r3, #26214	; 0x6666
2000146e:	fb83 1302 	smull	r1, r3, r3, r2
20001472:	ea4f 01a3 	mov.w	r1, r3, asr #2
20001476:	ea4f 73e2 	mov.w	r3, r2, asr #31
2000147a:	ebc3 0301 	rsb	r3, r3, r1
2000147e:	607b      	str	r3, [r7, #4]
}

int no_of_digits(int num) {
    int digit_count = 0;

    while(num > 0) {
20001480:	687b      	ldr	r3, [r7, #4]
20001482:	2b00      	cmp	r3, #0
20001484:	dcea      	bgt.n	2000145c <no_of_digits+0x10>
        digit_count++;
        num /= 10;
    }

    return digit_count;
20001486:	68fb      	ldr	r3, [r7, #12]
}
20001488:	4618      	mov	r0, r3
2000148a:	f107 0714 	add.w	r7, r7, #20
2000148e:	46bd      	mov	sp, r7
20001490:	bc80      	pop	{r7}
20001492:	4770      	bx	lr

20001494 <itoa>:

char* itoa(int num)
{
20001494:	b580      	push	{r7, lr}
20001496:	b084      	sub	sp, #16
20001498:	af00      	add	r7, sp, #0
2000149a:	6078      	str	r0, [r7, #4]
    char *str;
    int digit_count = 0;
2000149c:	f04f 0300 	mov.w	r3, #0
200014a0:	60fb      	str	r3, [r7, #12]

    if(num < 0)
200014a2:	687b      	ldr	r3, [r7, #4]
200014a4:	2b00      	cmp	r3, #0
200014a6:	da07      	bge.n	200014b8 <itoa+0x24>
    {
        num = -1*num;
200014a8:	687b      	ldr	r3, [r7, #4]
200014aa:	f1c3 0300 	rsb	r3, r3, #0
200014ae:	607b      	str	r3, [r7, #4]
        digit_count++;
200014b0:	68fb      	ldr	r3, [r7, #12]
200014b2:	f103 0301 	add.w	r3, r3, #1
200014b6:	60fb      	str	r3, [r7, #12]
    }

    digit_count += no_of_digits(num);
200014b8:	6878      	ldr	r0, [r7, #4]
200014ba:	f7ff ffc7 	bl	2000144c <no_of_digits>
200014be:	4603      	mov	r3, r0
200014c0:	68fa      	ldr	r2, [r7, #12]
200014c2:	4413      	add	r3, r2
200014c4:	60fb      	str	r3, [r7, #12]
    str = malloc(sizeof(char)*(digit_count+1));
200014c6:	68fb      	ldr	r3, [r7, #12]
200014c8:	f103 0301 	add.w	r3, r3, #1
200014cc:	4618      	mov	r0, r3
200014ce:	f000 ff01 	bl	200022d4 <malloc>
200014d2:	4603      	mov	r3, r0
200014d4:	60bb      	str	r3, [r7, #8]

    str[digit_count] = '\0';
200014d6:	68fa      	ldr	r2, [r7, #12]
200014d8:	68bb      	ldr	r3, [r7, #8]
200014da:	4413      	add	r3, r2
200014dc:	f04f 0200 	mov.w	r2, #0
200014e0:	701a      	strb	r2, [r3, #0]

    while(num > 0)
200014e2:	e031      	b.n	20001548 <itoa+0xb4>
    {
        str[digit_count-1] = num%10 + '0';
200014e4:	68fb      	ldr	r3, [r7, #12]
200014e6:	f103 32ff 	add.w	r2, r3, #4294967295
200014ea:	68bb      	ldr	r3, [r7, #8]
200014ec:	eb02 0003 	add.w	r0, r2, r3
200014f0:	6879      	ldr	r1, [r7, #4]
200014f2:	f246 6367 	movw	r3, #26215	; 0x6667
200014f6:	f2c6 6366 	movt	r3, #26214	; 0x6666
200014fa:	fb83 2301 	smull	r2, r3, r3, r1
200014fe:	ea4f 02a3 	mov.w	r2, r3, asr #2
20001502:	ea4f 73e1 	mov.w	r3, r1, asr #31
20001506:	ebc3 0202 	rsb	r2, r3, r2
2000150a:	4613      	mov	r3, r2
2000150c:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001510:	4413      	add	r3, r2
20001512:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001516:	ebc3 0201 	rsb	r2, r3, r1
2000151a:	b2d3      	uxtb	r3, r2
2000151c:	f103 0330 	add.w	r3, r3, #48	; 0x30
20001520:	b2db      	uxtb	r3, r3
20001522:	7003      	strb	r3, [r0, #0]
        num = num/10;
20001524:	687a      	ldr	r2, [r7, #4]
20001526:	f246 6367 	movw	r3, #26215	; 0x6667
2000152a:	f2c6 6366 	movt	r3, #26214	; 0x6666
2000152e:	fb83 1302 	smull	r1, r3, r3, r2
20001532:	ea4f 01a3 	mov.w	r1, r3, asr #2
20001536:	ea4f 73e2 	mov.w	r3, r2, asr #31
2000153a:	ebc3 0301 	rsb	r3, r3, r1
2000153e:	607b      	str	r3, [r7, #4]
        digit_count--;
20001540:	68fb      	ldr	r3, [r7, #12]
20001542:	f103 33ff 	add.w	r3, r3, #4294967295
20001546:	60fb      	str	r3, [r7, #12]
    digit_count += no_of_digits(num);
    str = malloc(sizeof(char)*(digit_count+1));

    str[digit_count] = '\0';

    while(num > 0)
20001548:	687b      	ldr	r3, [r7, #4]
2000154a:	2b00      	cmp	r3, #0
2000154c:	dcca      	bgt.n	200014e4 <itoa+0x50>
        str[digit_count-1] = num%10 + '0';
        num = num/10;
        digit_count--;
    }

    if(digit_count == 1)
2000154e:	68fb      	ldr	r3, [r7, #12]
20001550:	2b01      	cmp	r3, #1
20001552:	d103      	bne.n	2000155c <itoa+0xc8>
        str[0] = '-';
20001554:	68bb      	ldr	r3, [r7, #8]
20001556:	f04f 022d 	mov.w	r2, #45	; 0x2d
2000155a:	701a      	strb	r2, [r3, #0]

    return str;
2000155c:	68bb      	ldr	r3, [r7, #8]
}
2000155e:	4618      	mov	r0, r3
20001560:	f107 0710 	add.w	r7, r7, #16
20001564:	46bd      	mov	sp, r7
20001566:	bd80      	pop	{r7, pc}

20001568 <XBEE_init>:
#include "xbee.h"
#include "drivers/mss_uart/mss_uart.h"

void XBEE_init(void) {
20001568:	b580      	push	{r7, lr}
2000156a:	af00      	add	r7, sp, #0
	MSS_UART_init(
2000156c:	f243 6070 	movw	r0, #13936	; 0x3670
20001570:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001574:	f44f 5116 	mov.w	r1, #9600	; 0x2580
20001578:	f04f 0203 	mov.w	r2, #3
2000157c:	f000 f97c 	bl	20001878 <MSS_UART_init>
		&g_mss_uart1,
		MSS_UART_9600_BAUD,
		MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
	);
	MSS_UART_set_rx_handler( &g_mss_uart1, uart0_rx_handler, MSS_UART_FIFO_SINGLE_BYTE);
20001580:	f243 6070 	movw	r0, #13936	; 0x3670
20001584:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001588:	f241 51bd 	movw	r1, #5565	; 0x15bd
2000158c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001590:	f04f 0200 	mov.w	r2, #0
20001594:	f000 fccc 	bl	20001f30 <MSS_UART_set_rx_handler>
}
20001598:	bd80      	pop	{r7, pc}
2000159a:	bf00      	nop

2000159c <XBEE_send>:

void XBEE_send(char* data) {
2000159c:	b580      	push	{r7, lr}
2000159e:	b082      	sub	sp, #8
200015a0:	af00      	add	r7, sp, #0
200015a2:	6078      	str	r0, [r7, #4]
	MSS_UART_polled_tx_string( &g_mss_uart1, (uint8_t*)data);
200015a4:	f243 6070 	movw	r0, #13936	; 0x3670
200015a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200015ac:	6879      	ldr	r1, [r7, #4]
200015ae:	f000 fad7 	bl	20001b60 <MSS_UART_polled_tx_string>
}
200015b2:	f107 0708 	add.w	r7, r7, #8
200015b6:	46bd      	mov	sp, r7
200015b8:	bd80      	pop	{r7, pc}
200015ba:	bf00      	nop

200015bc <uart0_rx_handler>:

void uart0_rx_handler( mss_uart_instance_t * this_uart ) {
200015bc:	b580      	push	{r7, lr}
200015be:	b092      	sub	sp, #72	; 0x48
200015c0:	af00      	add	r7, sp, #0
200015c2:	6078      	str	r0, [r7, #4]
	char rx_buff[1];
	char recieved_data[50];
	int rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
200015c4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
200015c8:	6878      	ldr	r0, [r7, #4]
200015ca:	4619      	mov	r1, r3
200015cc:	f04f 0201 	mov.w	r2, #1
200015d0:	f000 fb2e 	bl	20001c30 <MSS_UART_get_rx>
200015d4:	4603      	mov	r3, r0
200015d6:	643b      	str	r3, [r7, #64]	; 0x40
	if (*rx_buff == '\r' || *rx_buff == '\n') rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
200015d8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
200015dc:	2b0d      	cmp	r3, #13
200015de:	d003      	beq.n	200015e8 <uart0_rx_handler+0x2c>
200015e0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
200015e4:	2b0a      	cmp	r3, #10
200015e6:	d109      	bne.n	200015fc <uart0_rx_handler+0x40>
200015e8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
200015ec:	6878      	ldr	r0, [r7, #4]
200015ee:	4619      	mov	r1, r3
200015f0:	f04f 0201 	mov.w	r2, #1
200015f4:	f000 fb1c 	bl	20001c30 <MSS_UART_get_rx>
200015f8:	4603      	mov	r3, r0
200015fa:	643b      	str	r3, [r7, #64]	; 0x40
	if (*rx_buff == '\r' || *rx_buff == '\n') rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
200015fc:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
20001600:	2b0d      	cmp	r3, #13
20001602:	d003      	beq.n	2000160c <uart0_rx_handler+0x50>
20001604:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
20001608:	2b0a      	cmp	r3, #10
2000160a:	d109      	bne.n	20001620 <uart0_rx_handler+0x64>
2000160c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
20001610:	6878      	ldr	r0, [r7, #4]
20001612:	4619      	mov	r1, r3
20001614:	f04f 0201 	mov.w	r2, #1
20001618:	f000 fb0a 	bl	20001c30 <MSS_UART_get_rx>
2000161c:	4603      	mov	r3, r0
2000161e:	643b      	str	r3, [r7, #64]	; 0x40

	int i = 0;
20001620:	f04f 0300 	mov.w	r3, #0
20001624:	647b      	str	r3, [r7, #68]	; 0x44
	while (*rx_buff != '\n' && *rx_buff != '\r' && i < 50) {
20001626:	e018      	b.n	2000165a <uart0_rx_handler+0x9e>
		if (rx_size > 0 ) recieved_data[i++] = *rx_buff;
20001628:	6c3b      	ldr	r3, [r7, #64]	; 0x40
2000162a:	2b00      	cmp	r3, #0
2000162c:	dd0b      	ble.n	20001646 <uart0_rx_handler+0x8a>
2000162e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
20001630:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
20001634:	f107 0148 	add.w	r1, r7, #72	; 0x48
20001638:	440b      	add	r3, r1
2000163a:	f803 2c40 	strb.w	r2, [r3, #-64]
2000163e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
20001640:	f103 0301 	add.w	r3, r3, #1
20001644:	647b      	str	r3, [r7, #68]	; 0x44
		rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
20001646:	f107 033c 	add.w	r3, r7, #60	; 0x3c
2000164a:	6878      	ldr	r0, [r7, #4]
2000164c:	4619      	mov	r1, r3
2000164e:	f04f 0201 	mov.w	r2, #1
20001652:	f000 faed 	bl	20001c30 <MSS_UART_get_rx>
20001656:	4603      	mov	r3, r0
20001658:	643b      	str	r3, [r7, #64]	; 0x40
	int rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
	if (*rx_buff == '\r' || *rx_buff == '\n') rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
	if (*rx_buff == '\r' || *rx_buff == '\n') rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );

	int i = 0;
	while (*rx_buff != '\n' && *rx_buff != '\r' && i < 50) {
2000165a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
2000165e:	2b0a      	cmp	r3, #10
20001660:	d006      	beq.n	20001670 <uart0_rx_handler+0xb4>
20001662:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
20001666:	2b0d      	cmp	r3, #13
20001668:	d002      	beq.n	20001670 <uart0_rx_handler+0xb4>
2000166a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
2000166c:	2b31      	cmp	r3, #49	; 0x31
2000166e:	dddb      	ble.n	20001628 <uart0_rx_handler+0x6c>
		if (rx_size > 0 ) recieved_data[i++] = *rx_buff;
		rx_size = MSS_UART_get_rx( this_uart, (uint8_t*)rx_buff, sizeof(rx_buff) );
	}
	recieved_data[i] = '\0';
20001670:	6c7b      	ldr	r3, [r7, #68]	; 0x44
20001672:	f107 0248 	add.w	r2, r7, #72	; 0x48
20001676:	4413      	add	r3, r2
20001678:	f04f 0200 	mov.w	r2, #0
2000167c:	f803 2c40 	strb.w	r2, [r3, #-64]

	// Car packet reception for telling race time and powerup status
	// Packet structure is: "1,{player},{event}\r\n"
	// {player} is either 1 or 2
	// {event} is either 0 for crossed the finish line or 1 for collected powerup
	if (recieved_data[0] == '1') {
20001680:	7a3b      	ldrb	r3, [r7, #8]
20001682:	2b31      	cmp	r3, #49	; 0x31
20001684:	d13c      	bne.n	20001700 <uart0_rx_handler+0x144>

		// Player 1
		if (recieved_data[2] == '1') {
20001686:	7abb      	ldrb	r3, [r7, #10]
20001688:	2b31      	cmp	r3, #49	; 0x31
2000168a:	d11a      	bne.n	200016c2 <uart0_rx_handler+0x106>
			if (recieved_data[4] == '0') p1lap++;
2000168c:	7b3b      	ldrb	r3, [r7, #12]
2000168e:	2b30      	cmp	r3, #48	; 0x30
20001690:	d10c      	bne.n	200016ac <uart0_rx_handler+0xf0>
20001692:	f243 6364 	movw	r3, #13924	; 0x3664
20001696:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000169a:	681b      	ldr	r3, [r3, #0]
2000169c:	f103 0201 	add.w	r2, r3, #1
200016a0:	f243 6364 	movw	r3, #13924	; 0x3664
200016a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016a8:	601a      	str	r2, [r3, #0]
			else if (recieved_data[4] == '1') p1powerup = 1;
200016aa:	e029      	b.n	20001700 <uart0_rx_handler+0x144>
200016ac:	7b3b      	ldrb	r3, [r7, #12]
200016ae:	2b31      	cmp	r3, #49	; 0x31
200016b0:	d125      	bne.n	200016fe <uart0_rx_handler+0x142>
200016b2:	f243 635c 	movw	r3, #13916	; 0x365c
200016b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016ba:	f04f 0201 	mov.w	r2, #1
200016be:	601a      	str	r2, [r3, #0]
200016c0:	e01e      	b.n	20001700 <uart0_rx_handler+0x144>
		}

		// Player 2
		else if (recieved_data[2] == '2') {
200016c2:	7abb      	ldrb	r3, [r7, #10]
200016c4:	2b32      	cmp	r3, #50	; 0x32
200016c6:	d11b      	bne.n	20001700 <uart0_rx_handler+0x144>
			if (recieved_data[4] == '0') p2lap++;
200016c8:	7b3b      	ldrb	r3, [r7, #12]
200016ca:	2b30      	cmp	r3, #48	; 0x30
200016cc:	d10c      	bne.n	200016e8 <uart0_rx_handler+0x12c>
200016ce:	f243 6360 	movw	r3, #13920	; 0x3660
200016d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016d6:	681b      	ldr	r3, [r3, #0]
200016d8:	f103 0201 	add.w	r2, r3, #1
200016dc:	f243 6360 	movw	r3, #13920	; 0x3660
200016e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016e4:	601a      	str	r2, [r3, #0]
200016e6:	e00b      	b.n	20001700 <uart0_rx_handler+0x144>
			else if (recieved_data[4] == '1') p2powerup = 1;
200016e8:	7b3b      	ldrb	r3, [r7, #12]
200016ea:	2b31      	cmp	r3, #49	; 0x31
200016ec:	d108      	bne.n	20001700 <uart0_rx_handler+0x144>
200016ee:	f243 6368 	movw	r3, #13928	; 0x3668
200016f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016f6:	f04f 0201 	mov.w	r2, #1
200016fa:	601a      	str	r2, [r3, #0]
200016fc:	e000      	b.n	20001700 <uart0_rx_handler+0x144>
	if (recieved_data[0] == '1') {

		// Player 1
		if (recieved_data[2] == '1') {
			if (recieved_data[4] == '0') p1lap++;
			else if (recieved_data[4] == '1') p1powerup = 1;
200016fe:	bf00      	nop
		else if (recieved_data[2] == '2') {
			if (recieved_data[4] == '0') p2lap++;
			else if (recieved_data[4] == '1') p2powerup = 1;
		}
	}
}
20001700:	f107 0748 	add.w	r7, r7, #72	; 0x48
20001704:	46bd      	mov	sp, r7
20001706:	bd80      	pop	{r7, pc}

20001708 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20001708:	b480      	push	{r7}
2000170a:	b083      	sub	sp, #12
2000170c:	af00      	add	r7, sp, #0
2000170e:	6078      	str	r0, [r7, #4]
20001710:	e7fe      	b.n	20001710 <_exit+0x8>
20001712:	bf00      	nop

20001714 <_write_r>:
 * all files, including stdout—so if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20001714:	b580      	push	{r7, lr}
20001716:	b084      	sub	sp, #16
20001718:	af00      	add	r7, sp, #0
2000171a:	60f8      	str	r0, [r7, #12]
2000171c:	60b9      	str	r1, [r7, #8]
2000171e:	607a      	str	r2, [r7, #4]
20001720:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20001722:	f243 630c 	movw	r3, #13836	; 0x360c
20001726:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000172a:	681b      	ldr	r3, [r3, #0]
2000172c:	2b00      	cmp	r3, #0
2000172e:	d110      	bne.n	20001752 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20001730:	f243 6098 	movw	r0, #13976	; 0x3698
20001734:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001738:	f44f 4161 	mov.w	r1, #57600	; 0xe100
2000173c:	f04f 0203 	mov.w	r2, #3
20001740:	f000 f89a 	bl	20001878 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20001744:	f243 630c 	movw	r3, #13836	; 0x360c
20001748:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000174c:	f04f 0201 	mov.w	r2, #1
20001750:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20001752:	683b      	ldr	r3, [r7, #0]
20001754:	f243 6098 	movw	r0, #13976	; 0x3698
20001758:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000175c:	6879      	ldr	r1, [r7, #4]
2000175e:	461a      	mov	r2, r3
20001760:	f000 f98c 	bl	20001a7c <MSS_UART_polled_tx>
    
    return len;
20001764:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20001766:	4618      	mov	r0, r3
20001768:	f107 0710 	add.w	r7, r7, #16
2000176c:	46bd      	mov	sp, r7
2000176e:	bd80      	pop	{r7, pc}

20001770 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20001770:	b580      	push	{r7, lr}
20001772:	b084      	sub	sp, #16
20001774:	af00      	add	r7, sp, #0
20001776:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20001778:	f243 6310 	movw	r3, #13840	; 0x3610
2000177c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001780:	681b      	ldr	r3, [r3, #0]
20001782:	2b00      	cmp	r3, #0
20001784:	d108      	bne.n	20001798 <_sbrk+0x28>
    {
      heap_end = &_end;
20001786:	f243 6310 	movw	r3, #13840	; 0x3610
2000178a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000178e:	f243 62c8 	movw	r2, #14024	; 0x36c8
20001792:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001796:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20001798:	f243 6310 	movw	r3, #13840	; 0x3610
2000179c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017a0:	681b      	ldr	r3, [r3, #0]
200017a2:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
200017a4:	f3ef 8308 	mrs	r3, MSP
200017a8:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
200017aa:	f243 6310 	movw	r3, #13840	; 0x3610
200017ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017b2:	681a      	ldr	r2, [r3, #0]
200017b4:	687b      	ldr	r3, [r7, #4]
200017b6:	441a      	add	r2, r3
200017b8:	68fb      	ldr	r3, [r7, #12]
200017ba:	429a      	cmp	r2, r3
200017bc:	d90f      	bls.n	200017de <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
200017be:	f04f 0000 	mov.w	r0, #0
200017c2:	f04f 0101 	mov.w	r1, #1
200017c6:	f243 0298 	movw	r2, #12440	; 0x3098
200017ca:	f2c2 0200 	movt	r2, #8192	; 0x2000
200017ce:	f04f 0319 	mov.w	r3, #25
200017d2:	f7ff ff9f 	bl	20001714 <_write_r>
      _exit (1);
200017d6:	f04f 0001 	mov.w	r0, #1
200017da:	f7ff ff95 	bl	20001708 <_exit>
    }
  
    heap_end += incr;
200017de:	f243 6310 	movw	r3, #13840	; 0x3610
200017e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017e6:	681a      	ldr	r2, [r3, #0]
200017e8:	687b      	ldr	r3, [r7, #4]
200017ea:	441a      	add	r2, r3
200017ec:	f243 6310 	movw	r3, #13840	; 0x3610
200017f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017f4:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
200017f6:	68bb      	ldr	r3, [r7, #8]
}
200017f8:	4618      	mov	r0, r3
200017fa:	f107 0710 	add.w	r7, r7, #16
200017fe:	46bd      	mov	sp, r7
20001800:	bd80      	pop	{r7, pc}
20001802:	bf00      	nop

20001804 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20001804:	b480      	push	{r7}
20001806:	b083      	sub	sp, #12
20001808:	af00      	add	r7, sp, #0
2000180a:	4603      	mov	r3, r0
2000180c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000180e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001812:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001816:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000181a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000181e:	88f9      	ldrh	r1, [r7, #6]
20001820:	f001 011f 	and.w	r1, r1, #31
20001824:	f04f 0001 	mov.w	r0, #1
20001828:	fa00 f101 	lsl.w	r1, r0, r1
2000182c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001830:	f107 070c 	add.w	r7, r7, #12
20001834:	46bd      	mov	sp, r7
20001836:	bc80      	pop	{r7}
20001838:	4770      	bx	lr
2000183a:	bf00      	nop

2000183c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
2000183c:	b480      	push	{r7}
2000183e:	b083      	sub	sp, #12
20001840:	af00      	add	r7, sp, #0
20001842:	4603      	mov	r3, r0
20001844:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001846:	f24e 1300 	movw	r3, #57600	; 0xe100
2000184a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000184e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001852:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001856:	88f9      	ldrh	r1, [r7, #6]
20001858:	f001 011f 	and.w	r1, r1, #31
2000185c:	f04f 0001 	mov.w	r0, #1
20001860:	fa00 f101 	lsl.w	r1, r0, r1
20001864:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001868:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000186c:	f107 070c 	add.w	r7, r7, #12
20001870:	46bd      	mov	sp, r7
20001872:	bc80      	pop	{r7}
20001874:	4770      	bx	lr
20001876:	bf00      	nop

20001878 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001878:	b580      	push	{r7, lr}
2000187a:	b088      	sub	sp, #32
2000187c:	af00      	add	r7, sp, #0
2000187e:	60f8      	str	r0, [r7, #12]
20001880:	60b9      	str	r1, [r7, #8]
20001882:	4613      	mov	r3, r2
20001884:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20001886:	f04f 0301 	mov.w	r3, #1
2000188a:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
2000188c:	f04f 0300 	mov.w	r3, #0
20001890:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001892:	68fa      	ldr	r2, [r7, #12]
20001894:	f243 6398 	movw	r3, #13976	; 0x3698
20001898:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000189c:	429a      	cmp	r2, r3
2000189e:	d007      	beq.n	200018b0 <MSS_UART_init+0x38>
200018a0:	68fa      	ldr	r2, [r7, #12]
200018a2:	f243 6370 	movw	r3, #13936	; 0x3670
200018a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018aa:	429a      	cmp	r2, r3
200018ac:	d000      	beq.n	200018b0 <MSS_UART_init+0x38>
200018ae:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
200018b0:	68bb      	ldr	r3, [r7, #8]
200018b2:	2b00      	cmp	r3, #0
200018b4:	d100      	bne.n	200018b8 <MSS_UART_init+0x40>
200018b6:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
200018b8:	f000 fbc0 	bl	2000203c <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
200018bc:	68fa      	ldr	r2, [r7, #12]
200018be:	f243 6398 	movw	r3, #13976	; 0x3698
200018c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018c6:	429a      	cmp	r2, r3
200018c8:	d12e      	bne.n	20001928 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
200018ca:	68fb      	ldr	r3, [r7, #12]
200018cc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
200018d0:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
200018d2:	68fb      	ldr	r3, [r7, #12]
200018d4:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
200018d8:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
200018da:	68fb      	ldr	r3, [r7, #12]
200018dc:	f04f 020a 	mov.w	r2, #10
200018e0:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
200018e2:	f243 03f4 	movw	r3, #12532	; 0x30f4
200018e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018ea:	681b      	ldr	r3, [r3, #0]
200018ec:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
200018ee:	f242 0300 	movw	r3, #8192	; 0x2000
200018f2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200018f6:	f242 0200 	movw	r2, #8192	; 0x2000
200018fa:	f2ce 0204 	movt	r2, #57348	; 0xe004
200018fe:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001900:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001904:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20001906:	f04f 000a 	mov.w	r0, #10
2000190a:	f7ff ff97 	bl	2000183c <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
2000190e:	f242 0300 	movw	r3, #8192	; 0x2000
20001912:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001916:	f242 0200 	movw	r2, #8192	; 0x2000
2000191a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000191e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001920:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20001924:	631a      	str	r2, [r3, #48]	; 0x30
20001926:	e031      	b.n	2000198c <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001928:	68fa      	ldr	r2, [r7, #12]
2000192a:	f240 0300 	movw	r3, #0
2000192e:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001932:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20001934:	68fa      	ldr	r2, [r7, #12]
20001936:	f240 0300 	movw	r3, #0
2000193a:	f2c4 2320 	movt	r3, #16928	; 0x4220
2000193e:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20001940:	68fb      	ldr	r3, [r7, #12]
20001942:	f04f 020b 	mov.w	r2, #11
20001946:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20001948:	f243 03f8 	movw	r3, #12536	; 0x30f8
2000194c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001950:	681b      	ldr	r3, [r3, #0]
20001952:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001954:	f242 0300 	movw	r3, #8192	; 0x2000
20001958:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000195c:	f242 0200 	movw	r2, #8192	; 0x2000
20001960:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001964:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001966:	f442 7280 	orr.w	r2, r2, #256	; 0x100
2000196a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
2000196c:	f04f 000b 	mov.w	r0, #11
20001970:	f7ff ff64 	bl	2000183c <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001974:	f242 0300 	movw	r3, #8192	; 0x2000
20001978:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000197c:	f242 0200 	movw	r2, #8192	; 0x2000
20001980:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001984:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001986:	f422 7280 	bic.w	r2, r2, #256	; 0x100
2000198a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
2000198c:	68fb      	ldr	r3, [r7, #12]
2000198e:	681b      	ldr	r3, [r3, #0]
20001990:	f04f 0200 	mov.w	r2, #0
20001994:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001996:	68bb      	ldr	r3, [r7, #8]
20001998:	2b00      	cmp	r3, #0
2000199a:	d021      	beq.n	200019e0 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
2000199c:	69ba      	ldr	r2, [r7, #24]
2000199e:	68bb      	ldr	r3, [r7, #8]
200019a0:	fbb2 f3f3 	udiv	r3, r2, r3
200019a4:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
200019a6:	69fb      	ldr	r3, [r7, #28]
200019a8:	f003 0308 	and.w	r3, r3, #8
200019ac:	2b00      	cmp	r3, #0
200019ae:	d006      	beq.n	200019be <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
200019b0:	69fb      	ldr	r3, [r7, #28]
200019b2:	ea4f 1313 	mov.w	r3, r3, lsr #4
200019b6:	f103 0301 	add.w	r3, r3, #1
200019ba:	61fb      	str	r3, [r7, #28]
200019bc:	e003      	b.n	200019c6 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
200019be:	69fb      	ldr	r3, [r7, #28]
200019c0:	ea4f 1313 	mov.w	r3, r3, lsr #4
200019c4:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
200019c6:	69fa      	ldr	r2, [r7, #28]
200019c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
200019cc:	429a      	cmp	r2, r3
200019ce:	d900      	bls.n	200019d2 <MSS_UART_init+0x15a>
200019d0:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
200019d2:	69fa      	ldr	r2, [r7, #28]
200019d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
200019d8:	429a      	cmp	r2, r3
200019da:	d801      	bhi.n	200019e0 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
200019dc:	69fb      	ldr	r3, [r7, #28]
200019de:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
200019e0:	68fb      	ldr	r3, [r7, #12]
200019e2:	685b      	ldr	r3, [r3, #4]
200019e4:	f04f 0201 	mov.w	r2, #1
200019e8:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
200019ec:	68fb      	ldr	r3, [r7, #12]
200019ee:	681b      	ldr	r3, [r3, #0]
200019f0:	8afa      	ldrh	r2, [r7, #22]
200019f2:	ea4f 2212 	mov.w	r2, r2, lsr #8
200019f6:	b292      	uxth	r2, r2
200019f8:	b2d2      	uxtb	r2, r2
200019fa:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
200019fc:	68fb      	ldr	r3, [r7, #12]
200019fe:	681b      	ldr	r3, [r3, #0]
20001a00:	8afa      	ldrh	r2, [r7, #22]
20001a02:	b2d2      	uxtb	r2, r2
20001a04:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20001a06:	68fb      	ldr	r3, [r7, #12]
20001a08:	685b      	ldr	r3, [r3, #4]
20001a0a:	f04f 0200 	mov.w	r2, #0
20001a0e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20001a12:	68fb      	ldr	r3, [r7, #12]
20001a14:	681b      	ldr	r3, [r3, #0]
20001a16:	79fa      	ldrb	r2, [r7, #7]
20001a18:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20001a1a:	68fb      	ldr	r3, [r7, #12]
20001a1c:	681b      	ldr	r3, [r3, #0]
20001a1e:	f04f 020e 	mov.w	r2, #14
20001a22:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20001a24:	68fb      	ldr	r3, [r7, #12]
20001a26:	685b      	ldr	r3, [r3, #4]
20001a28:	f04f 0200 	mov.w	r2, #0
20001a2c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001a30:	68fb      	ldr	r3, [r7, #12]
20001a32:	f04f 0200 	mov.w	r2, #0
20001a36:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20001a38:	68fb      	ldr	r3, [r7, #12]
20001a3a:	f04f 0200 	mov.w	r2, #0
20001a3e:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20001a40:	68fb      	ldr	r3, [r7, #12]
20001a42:	f04f 0200 	mov.w	r2, #0
20001a46:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20001a48:	68fb      	ldr	r3, [r7, #12]
20001a4a:	f04f 0200 	mov.w	r2, #0
20001a4e:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20001a50:	68fa      	ldr	r2, [r7, #12]
20001a52:	f641 6329 	movw	r3, #7721	; 0x1e29
20001a56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a5a:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001a5c:	68fb      	ldr	r3, [r7, #12]
20001a5e:	f04f 0200 	mov.w	r2, #0
20001a62:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001a64:	68fb      	ldr	r3, [r7, #12]
20001a66:	f04f 0200 	mov.w	r2, #0
20001a6a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001a6c:	68fb      	ldr	r3, [r7, #12]
20001a6e:	f04f 0200 	mov.w	r2, #0
20001a72:	729a      	strb	r2, [r3, #10]
}
20001a74:	f107 0720 	add.w	r7, r7, #32
20001a78:	46bd      	mov	sp, r7
20001a7a:	bd80      	pop	{r7, pc}

20001a7c <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001a7c:	b480      	push	{r7}
20001a7e:	b089      	sub	sp, #36	; 0x24
20001a80:	af00      	add	r7, sp, #0
20001a82:	60f8      	str	r0, [r7, #12]
20001a84:	60b9      	str	r1, [r7, #8]
20001a86:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20001a88:	f04f 0300 	mov.w	r3, #0
20001a8c:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001a8e:	68fa      	ldr	r2, [r7, #12]
20001a90:	f243 6398 	movw	r3, #13976	; 0x3698
20001a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a98:	429a      	cmp	r2, r3
20001a9a:	d007      	beq.n	20001aac <MSS_UART_polled_tx+0x30>
20001a9c:	68fa      	ldr	r2, [r7, #12]
20001a9e:	f243 6370 	movw	r3, #13936	; 0x3670
20001aa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001aa6:	429a      	cmp	r2, r3
20001aa8:	d000      	beq.n	20001aac <MSS_UART_polled_tx+0x30>
20001aaa:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20001aac:	68bb      	ldr	r3, [r7, #8]
20001aae:	2b00      	cmp	r3, #0
20001ab0:	d100      	bne.n	20001ab4 <MSS_UART_polled_tx+0x38>
20001ab2:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20001ab4:	687b      	ldr	r3, [r7, #4]
20001ab6:	2b00      	cmp	r3, #0
20001ab8:	d100      	bne.n	20001abc <MSS_UART_polled_tx+0x40>
20001aba:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001abc:	68fa      	ldr	r2, [r7, #12]
20001abe:	f243 6398 	movw	r3, #13976	; 0x3698
20001ac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ac6:	429a      	cmp	r2, r3
20001ac8:	d006      	beq.n	20001ad8 <MSS_UART_polled_tx+0x5c>
20001aca:	68fa      	ldr	r2, [r7, #12]
20001acc:	f243 6370 	movw	r3, #13936	; 0x3670
20001ad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ad4:	429a      	cmp	r2, r3
20001ad6:	d13d      	bne.n	20001b54 <MSS_UART_polled_tx+0xd8>
20001ad8:	68bb      	ldr	r3, [r7, #8]
20001ada:	2b00      	cmp	r3, #0
20001adc:	d03a      	beq.n	20001b54 <MSS_UART_polled_tx+0xd8>
20001ade:	687b      	ldr	r3, [r7, #4]
20001ae0:	2b00      	cmp	r3, #0
20001ae2:	d037      	beq.n	20001b54 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20001ae4:	68fb      	ldr	r3, [r7, #12]
20001ae6:	681b      	ldr	r3, [r3, #0]
20001ae8:	7d1b      	ldrb	r3, [r3, #20]
20001aea:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20001aec:	68fb      	ldr	r3, [r7, #12]
20001aee:	7a9a      	ldrb	r2, [r3, #10]
20001af0:	7efb      	ldrb	r3, [r7, #27]
20001af2:	ea42 0303 	orr.w	r3, r2, r3
20001af6:	b2da      	uxtb	r2, r3
20001af8:	68fb      	ldr	r3, [r7, #12]
20001afa:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20001afc:	7efb      	ldrb	r3, [r7, #27]
20001afe:	f003 0320 	and.w	r3, r3, #32
20001b02:	2b00      	cmp	r3, #0
20001b04:	d023      	beq.n	20001b4e <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20001b06:	f04f 0310 	mov.w	r3, #16
20001b0a:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20001b0c:	687b      	ldr	r3, [r7, #4]
20001b0e:	2b0f      	cmp	r3, #15
20001b10:	d801      	bhi.n	20001b16 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20001b12:	687b      	ldr	r3, [r7, #4]
20001b14:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001b16:	f04f 0300 	mov.w	r3, #0
20001b1a:	617b      	str	r3, [r7, #20]
20001b1c:	e00e      	b.n	20001b3c <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20001b1e:	68fb      	ldr	r3, [r7, #12]
20001b20:	681b      	ldr	r3, [r3, #0]
20001b22:	68b9      	ldr	r1, [r7, #8]
20001b24:	693a      	ldr	r2, [r7, #16]
20001b26:	440a      	add	r2, r1
20001b28:	7812      	ldrb	r2, [r2, #0]
20001b2a:	701a      	strb	r2, [r3, #0]
20001b2c:	693b      	ldr	r3, [r7, #16]
20001b2e:	f103 0301 	add.w	r3, r3, #1
20001b32:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001b34:	697b      	ldr	r3, [r7, #20]
20001b36:	f103 0301 	add.w	r3, r3, #1
20001b3a:	617b      	str	r3, [r7, #20]
20001b3c:	697a      	ldr	r2, [r7, #20]
20001b3e:	69fb      	ldr	r3, [r7, #28]
20001b40:	429a      	cmp	r2, r3
20001b42:	d3ec      	bcc.n	20001b1e <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20001b44:	687a      	ldr	r2, [r7, #4]
20001b46:	697b      	ldr	r3, [r7, #20]
20001b48:	ebc3 0302 	rsb	r3, r3, r2
20001b4c:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20001b4e:	687b      	ldr	r3, [r7, #4]
20001b50:	2b00      	cmp	r3, #0
20001b52:	d1c7      	bne.n	20001ae4 <MSS_UART_polled_tx+0x68>
    }
}
20001b54:	f107 0724 	add.w	r7, r7, #36	; 0x24
20001b58:	46bd      	mov	sp, r7
20001b5a:	bc80      	pop	{r7}
20001b5c:	4770      	bx	lr
20001b5e:	bf00      	nop

20001b60 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
20001b60:	b480      	push	{r7}
20001b62:	b087      	sub	sp, #28
20001b64:	af00      	add	r7, sp, #0
20001b66:	6078      	str	r0, [r7, #4]
20001b68:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
20001b6a:	f04f 0300 	mov.w	r3, #0
20001b6e:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001b70:	687a      	ldr	r2, [r7, #4]
20001b72:	f243 6398 	movw	r3, #13976	; 0x3698
20001b76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b7a:	429a      	cmp	r2, r3
20001b7c:	d007      	beq.n	20001b8e <MSS_UART_polled_tx_string+0x2e>
20001b7e:	687a      	ldr	r2, [r7, #4]
20001b80:	f243 6370 	movw	r3, #13936	; 0x3670
20001b84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b88:	429a      	cmp	r2, r3
20001b8a:	d000      	beq.n	20001b8e <MSS_UART_polled_tx_string+0x2e>
20001b8c:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
20001b8e:	683b      	ldr	r3, [r7, #0]
20001b90:	2b00      	cmp	r3, #0
20001b92:	d100      	bne.n	20001b96 <MSS_UART_polled_tx_string+0x36>
20001b94:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001b96:	687a      	ldr	r2, [r7, #4]
20001b98:	f243 6398 	movw	r3, #13976	; 0x3698
20001b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ba0:	429a      	cmp	r2, r3
20001ba2:	d006      	beq.n	20001bb2 <MSS_UART_polled_tx_string+0x52>
20001ba4:	687a      	ldr	r2, [r7, #4]
20001ba6:	f243 6370 	movw	r3, #13936	; 0x3670
20001baa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bae:	429a      	cmp	r2, r3
20001bb0:	d138      	bne.n	20001c24 <MSS_UART_polled_tx_string+0xc4>
20001bb2:	683b      	ldr	r3, [r7, #0]
20001bb4:	2b00      	cmp	r3, #0
20001bb6:	d035      	beq.n	20001c24 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
20001bb8:	683a      	ldr	r2, [r7, #0]
20001bba:	68bb      	ldr	r3, [r7, #8]
20001bbc:	4413      	add	r3, r2
20001bbe:	781b      	ldrb	r3, [r3, #0]
20001bc0:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20001bc2:	e02c      	b.n	20001c1e <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20001bc4:	687b      	ldr	r3, [r7, #4]
20001bc6:	681b      	ldr	r3, [r3, #0]
20001bc8:	7d1b      	ldrb	r3, [r3, #20]
20001bca:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
20001bcc:	687b      	ldr	r3, [r7, #4]
20001bce:	7a9a      	ldrb	r2, [r3, #10]
20001bd0:	7dfb      	ldrb	r3, [r7, #23]
20001bd2:	ea42 0303 	orr.w	r3, r2, r3
20001bd6:	b2da      	uxtb	r2, r3
20001bd8:	687b      	ldr	r3, [r7, #4]
20001bda:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
20001bdc:	7dfb      	ldrb	r3, [r7, #23]
20001bde:	f003 0320 	and.w	r3, r3, #32
20001be2:	2b00      	cmp	r3, #0
20001be4:	d0ee      	beq.n	20001bc4 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
20001be6:	f04f 0300 	mov.w	r3, #0
20001bea:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20001bec:	e011      	b.n	20001c12 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
20001bee:	687b      	ldr	r3, [r7, #4]
20001bf0:	681b      	ldr	r3, [r3, #0]
20001bf2:	693a      	ldr	r2, [r7, #16]
20001bf4:	b2d2      	uxtb	r2, r2
20001bf6:	701a      	strb	r2, [r3, #0]
                ++fill_size;
20001bf8:	68fb      	ldr	r3, [r7, #12]
20001bfa:	f103 0301 	add.w	r3, r3, #1
20001bfe:	60fb      	str	r3, [r7, #12]
                char_idx++;
20001c00:	68bb      	ldr	r3, [r7, #8]
20001c02:	f103 0301 	add.w	r3, r3, #1
20001c06:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20001c08:	683a      	ldr	r2, [r7, #0]
20001c0a:	68bb      	ldr	r3, [r7, #8]
20001c0c:	4413      	add	r3, r2
20001c0e:	781b      	ldrb	r3, [r3, #0]
20001c10:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20001c12:	693b      	ldr	r3, [r7, #16]
20001c14:	2b00      	cmp	r3, #0
20001c16:	d002      	beq.n	20001c1e <MSS_UART_polled_tx_string+0xbe>
20001c18:	68fb      	ldr	r3, [r7, #12]
20001c1a:	2b0f      	cmp	r3, #15
20001c1c:	d9e7      	bls.n	20001bee <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20001c1e:	693b      	ldr	r3, [r7, #16]
20001c20:	2b00      	cmp	r3, #0
20001c22:	d1cf      	bne.n	20001bc4 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
20001c24:	f107 071c 	add.w	r7, r7, #28
20001c28:	46bd      	mov	sp, r7
20001c2a:	bc80      	pop	{r7}
20001c2c:	4770      	bx	lr
20001c2e:	bf00      	nop

20001c30 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
20001c30:	b480      	push	{r7}
20001c32:	b087      	sub	sp, #28
20001c34:	af00      	add	r7, sp, #0
20001c36:	60f8      	str	r0, [r7, #12]
20001c38:	60b9      	str	r1, [r7, #8]
20001c3a:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
20001c3c:	f04f 0300 	mov.w	r3, #0
20001c40:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
20001c42:	f04f 0300 	mov.w	r3, #0
20001c46:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001c48:	68fa      	ldr	r2, [r7, #12]
20001c4a:	f243 6398 	movw	r3, #13976	; 0x3698
20001c4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c52:	429a      	cmp	r2, r3
20001c54:	d007      	beq.n	20001c66 <MSS_UART_get_rx+0x36>
20001c56:	68fa      	ldr	r2, [r7, #12]
20001c58:	f243 6370 	movw	r3, #13936	; 0x3670
20001c5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c60:	429a      	cmp	r2, r3
20001c62:	d000      	beq.n	20001c66 <MSS_UART_get_rx+0x36>
20001c64:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
20001c66:	68bb      	ldr	r3, [r7, #8]
20001c68:	2b00      	cmp	r3, #0
20001c6a:	d100      	bne.n	20001c6e <MSS_UART_get_rx+0x3e>
20001c6c:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
20001c6e:	687b      	ldr	r3, [r7, #4]
20001c70:	2b00      	cmp	r3, #0
20001c72:	d100      	bne.n	20001c76 <MSS_UART_get_rx+0x46>
20001c74:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001c76:	68fa      	ldr	r2, [r7, #12]
20001c78:	f243 6398 	movw	r3, #13976	; 0x3698
20001c7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c80:	429a      	cmp	r2, r3
20001c82:	d006      	beq.n	20001c92 <MSS_UART_get_rx+0x62>
20001c84:	68fa      	ldr	r2, [r7, #12]
20001c86:	f243 6370 	movw	r3, #13936	; 0x3670
20001c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c8e:	429a      	cmp	r2, r3
20001c90:	d134      	bne.n	20001cfc <MSS_UART_get_rx+0xcc>
20001c92:	68bb      	ldr	r3, [r7, #8]
20001c94:	2b00      	cmp	r3, #0
20001c96:	d031      	beq.n	20001cfc <MSS_UART_get_rx+0xcc>
20001c98:	687b      	ldr	r3, [r7, #4]
20001c9a:	2b00      	cmp	r3, #0
20001c9c:	d02e      	beq.n	20001cfc <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
20001c9e:	68fb      	ldr	r3, [r7, #12]
20001ca0:	681b      	ldr	r3, [r3, #0]
20001ca2:	7d1b      	ldrb	r3, [r3, #20]
20001ca4:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
20001ca6:	68fb      	ldr	r3, [r7, #12]
20001ca8:	7a9a      	ldrb	r2, [r3, #10]
20001caa:	7dfb      	ldrb	r3, [r7, #23]
20001cac:	ea42 0303 	orr.w	r3, r2, r3
20001cb0:	b2da      	uxtb	r2, r3
20001cb2:	68fb      	ldr	r3, [r7, #12]
20001cb4:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20001cb6:	e017      	b.n	20001ce8 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20001cb8:	68ba      	ldr	r2, [r7, #8]
20001cba:	693b      	ldr	r3, [r7, #16]
20001cbc:	4413      	add	r3, r2
20001cbe:	68fa      	ldr	r2, [r7, #12]
20001cc0:	6812      	ldr	r2, [r2, #0]
20001cc2:	7812      	ldrb	r2, [r2, #0]
20001cc4:	b2d2      	uxtb	r2, r2
20001cc6:	701a      	strb	r2, [r3, #0]
            ++rx_size;
20001cc8:	693b      	ldr	r3, [r7, #16]
20001cca:	f103 0301 	add.w	r3, r3, #1
20001cce:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
20001cd0:	68fb      	ldr	r3, [r7, #12]
20001cd2:	681b      	ldr	r3, [r3, #0]
20001cd4:	7d1b      	ldrb	r3, [r3, #20]
20001cd6:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
20001cd8:	68fb      	ldr	r3, [r7, #12]
20001cda:	7a9a      	ldrb	r2, [r3, #10]
20001cdc:	7dfb      	ldrb	r3, [r7, #23]
20001cde:	ea42 0303 	orr.w	r3, r2, r3
20001ce2:	b2da      	uxtb	r2, r3
20001ce4:	68fb      	ldr	r3, [r7, #12]
20001ce6:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20001ce8:	7dfb      	ldrb	r3, [r7, #23]
20001cea:	f003 0301 	and.w	r3, r3, #1
20001cee:	b2db      	uxtb	r3, r3
20001cf0:	2b00      	cmp	r3, #0
20001cf2:	d003      	beq.n	20001cfc <MSS_UART_get_rx+0xcc>
20001cf4:	693a      	ldr	r2, [r7, #16]
20001cf6:	687b      	ldr	r3, [r7, #4]
20001cf8:	429a      	cmp	r2, r3
20001cfa:	d3dd      	bcc.n	20001cb8 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
20001cfc:	693b      	ldr	r3, [r7, #16]
}
20001cfe:	4618      	mov	r0, r3
20001d00:	f107 071c 	add.w	r7, r7, #28
20001d04:	46bd      	mov	sp, r7
20001d06:	bc80      	pop	{r7}
20001d08:	4770      	bx	lr
20001d0a:	bf00      	nop

20001d0c <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001d0c:	b580      	push	{r7, lr}
20001d0e:	b084      	sub	sp, #16
20001d10:	af00      	add	r7, sp, #0
20001d12:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001d14:	687a      	ldr	r2, [r7, #4]
20001d16:	f243 6398 	movw	r3, #13976	; 0x3698
20001d1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d1e:	429a      	cmp	r2, r3
20001d20:	d007      	beq.n	20001d32 <MSS_UART_isr+0x26>
20001d22:	687a      	ldr	r2, [r7, #4]
20001d24:	f243 6370 	movw	r3, #13936	; 0x3670
20001d28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d2c:	429a      	cmp	r2, r3
20001d2e:	d000      	beq.n	20001d32 <MSS_UART_isr+0x26>
20001d30:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20001d32:	687a      	ldr	r2, [r7, #4]
20001d34:	f243 6398 	movw	r3, #13976	; 0x3698
20001d38:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d3c:	429a      	cmp	r2, r3
20001d3e:	d006      	beq.n	20001d4e <MSS_UART_isr+0x42>
20001d40:	687a      	ldr	r2, [r7, #4]
20001d42:	f243 6370 	movw	r3, #13936	; 0x3670
20001d46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d4a:	429a      	cmp	r2, r3
20001d4c:	d167      	bne.n	20001e1e <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20001d4e:	687b      	ldr	r3, [r7, #4]
20001d50:	681b      	ldr	r3, [r3, #0]
20001d52:	7a1b      	ldrb	r3, [r3, #8]
20001d54:	b2db      	uxtb	r3, r3
20001d56:	f003 030f 	and.w	r3, r3, #15
20001d5a:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20001d5c:	7bfb      	ldrb	r3, [r7, #15]
20001d5e:	2b0c      	cmp	r3, #12
20001d60:	d854      	bhi.n	20001e0c <MSS_UART_isr+0x100>
20001d62:	a201      	add	r2, pc, #4	; (adr r2, 20001d68 <MSS_UART_isr+0x5c>)
20001d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20001d68:	20001d9d 	.word	0x20001d9d
20001d6c:	20001e0d 	.word	0x20001e0d
20001d70:	20001db9 	.word	0x20001db9
20001d74:	20001e0d 	.word	0x20001e0d
20001d78:	20001dd5 	.word	0x20001dd5
20001d7c:	20001e0d 	.word	0x20001e0d
20001d80:	20001df1 	.word	0x20001df1
20001d84:	20001e0d 	.word	0x20001e0d
20001d88:	20001e0d 	.word	0x20001e0d
20001d8c:	20001e0d 	.word	0x20001e0d
20001d90:	20001e0d 	.word	0x20001e0d
20001d94:	20001e0d 	.word	0x20001e0d
20001d98:	20001dd5 	.word	0x20001dd5
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20001d9c:	687b      	ldr	r3, [r7, #4]
20001d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001da0:	2b00      	cmp	r3, #0
20001da2:	d100      	bne.n	20001da6 <MSS_UART_isr+0x9a>
20001da4:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
20001da6:	687b      	ldr	r3, [r7, #4]
20001da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001daa:	2b00      	cmp	r3, #0
20001dac:	d030      	beq.n	20001e10 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20001dae:	687b      	ldr	r3, [r7, #4]
20001db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20001db2:	6878      	ldr	r0, [r7, #4]
20001db4:	4798      	blx	r3
                }
            }
            break;
20001db6:	e032      	b.n	20001e1e <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20001db8:	687b      	ldr	r3, [r7, #4]
20001dba:	6a1b      	ldr	r3, [r3, #32]
20001dbc:	2b00      	cmp	r3, #0
20001dbe:	d100      	bne.n	20001dc2 <MSS_UART_isr+0xb6>
20001dc0:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20001dc2:	687b      	ldr	r3, [r7, #4]
20001dc4:	6a1b      	ldr	r3, [r3, #32]
20001dc6:	2b00      	cmp	r3, #0
20001dc8:	d024      	beq.n	20001e14 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
20001dca:	687b      	ldr	r3, [r7, #4]
20001dcc:	6a1b      	ldr	r3, [r3, #32]
20001dce:	6878      	ldr	r0, [r7, #4]
20001dd0:	4798      	blx	r3
                }
            }
            break;
20001dd2:	e024      	b.n	20001e1e <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20001dd4:	687b      	ldr	r3, [r7, #4]
20001dd6:	69db      	ldr	r3, [r3, #28]
20001dd8:	2b00      	cmp	r3, #0
20001dda:	d100      	bne.n	20001dde <MSS_UART_isr+0xd2>
20001ddc:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20001dde:	687b      	ldr	r3, [r7, #4]
20001de0:	69db      	ldr	r3, [r3, #28]
20001de2:	2b00      	cmp	r3, #0
20001de4:	d018      	beq.n	20001e18 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20001de6:	687b      	ldr	r3, [r7, #4]
20001de8:	69db      	ldr	r3, [r3, #28]
20001dea:	6878      	ldr	r0, [r7, #4]
20001dec:	4798      	blx	r3
                }
            }
            break;
20001dee:	e016      	b.n	20001e1e <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20001df0:	687b      	ldr	r3, [r7, #4]
20001df2:	699b      	ldr	r3, [r3, #24]
20001df4:	2b00      	cmp	r3, #0
20001df6:	d100      	bne.n	20001dfa <MSS_UART_isr+0xee>
20001df8:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
20001dfa:	687b      	ldr	r3, [r7, #4]
20001dfc:	699b      	ldr	r3, [r3, #24]
20001dfe:	2b00      	cmp	r3, #0
20001e00:	d00c      	beq.n	20001e1c <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20001e02:	687b      	ldr	r3, [r7, #4]
20001e04:	699b      	ldr	r3, [r3, #24]
20001e06:	6878      	ldr	r0, [r7, #4]
20001e08:	4798      	blx	r3
                }
            }
            break;
20001e0a:	e008      	b.n	20001e1e <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20001e0c:	be00      	bkpt	0x0000
20001e0e:	e006      	b.n	20001e1e <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20001e10:	bf00      	nop
20001e12:	e004      	b.n	20001e1e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20001e14:	bf00      	nop
20001e16:	e002      	b.n	20001e1e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20001e18:	bf00      	nop
20001e1a:	e000      	b.n	20001e1e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20001e1c:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
20001e1e:	f107 0710 	add.w	r7, r7, #16
20001e22:	46bd      	mov	sp, r7
20001e24:	bd80      	pop	{r7, pc}
20001e26:	bf00      	nop

20001e28 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20001e28:	b480      	push	{r7}
20001e2a:	b087      	sub	sp, #28
20001e2c:	af00      	add	r7, sp, #0
20001e2e:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001e30:	687a      	ldr	r2, [r7, #4]
20001e32:	f243 6398 	movw	r3, #13976	; 0x3698
20001e36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e3a:	429a      	cmp	r2, r3
20001e3c:	d007      	beq.n	20001e4e <default_tx_handler+0x26>
20001e3e:	687a      	ldr	r2, [r7, #4]
20001e40:	f243 6370 	movw	r3, #13936	; 0x3670
20001e44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e48:	429a      	cmp	r2, r3
20001e4a:	d000      	beq.n	20001e4e <default_tx_handler+0x26>
20001e4c:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20001e4e:	687b      	ldr	r3, [r7, #4]
20001e50:	68db      	ldr	r3, [r3, #12]
20001e52:	2b00      	cmp	r3, #0
20001e54:	d100      	bne.n	20001e58 <default_tx_handler+0x30>
20001e56:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20001e58:	687b      	ldr	r3, [r7, #4]
20001e5a:	691b      	ldr	r3, [r3, #16]
20001e5c:	2b00      	cmp	r3, #0
20001e5e:	d100      	bne.n	20001e62 <default_tx_handler+0x3a>
20001e60:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001e62:	687a      	ldr	r2, [r7, #4]
20001e64:	f243 6398 	movw	r3, #13976	; 0x3698
20001e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e6c:	429a      	cmp	r2, r3
20001e6e:	d006      	beq.n	20001e7e <default_tx_handler+0x56>
20001e70:	687a      	ldr	r2, [r7, #4]
20001e72:	f243 6370 	movw	r3, #13936	; 0x3670
20001e76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e7a:	429a      	cmp	r2, r3
20001e7c:	d152      	bne.n	20001f24 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
20001e7e:	687b      	ldr	r3, [r7, #4]
20001e80:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001e82:	2b00      	cmp	r3, #0
20001e84:	d04e      	beq.n	20001f24 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
20001e86:	687b      	ldr	r3, [r7, #4]
20001e88:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001e8a:	2b00      	cmp	r3, #0
20001e8c:	d04a      	beq.n	20001f24 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001e8e:	687b      	ldr	r3, [r7, #4]
20001e90:	681b      	ldr	r3, [r3, #0]
20001e92:	7d1b      	ldrb	r3, [r3, #20]
20001e94:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
20001e96:	687b      	ldr	r3, [r7, #4]
20001e98:	7a9a      	ldrb	r2, [r3, #10]
20001e9a:	7afb      	ldrb	r3, [r7, #11]
20001e9c:	ea42 0303 	orr.w	r3, r2, r3
20001ea0:	b2da      	uxtb	r2, r3
20001ea2:	687b      	ldr	r3, [r7, #4]
20001ea4:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20001ea6:	7afb      	ldrb	r3, [r7, #11]
20001ea8:	f003 0320 	and.w	r3, r3, #32
20001eac:	2b00      	cmp	r3, #0
20001eae:	d029      	beq.n	20001f04 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20001eb0:	f04f 0310 	mov.w	r3, #16
20001eb4:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20001eb6:	687b      	ldr	r3, [r7, #4]
20001eb8:	691a      	ldr	r2, [r3, #16]
20001eba:	687b      	ldr	r3, [r7, #4]
20001ebc:	695b      	ldr	r3, [r3, #20]
20001ebe:	ebc3 0302 	rsb	r3, r3, r2
20001ec2:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20001ec4:	697b      	ldr	r3, [r7, #20]
20001ec6:	2b0f      	cmp	r3, #15
20001ec8:	d801      	bhi.n	20001ece <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
20001eca:	697b      	ldr	r3, [r7, #20]
20001ecc:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001ece:	f04f 0300 	mov.w	r3, #0
20001ed2:	60fb      	str	r3, [r7, #12]
20001ed4:	e012      	b.n	20001efc <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20001ed6:	687b      	ldr	r3, [r7, #4]
20001ed8:	681b      	ldr	r3, [r3, #0]
20001eda:	687a      	ldr	r2, [r7, #4]
20001edc:	68d1      	ldr	r1, [r2, #12]
20001ede:	687a      	ldr	r2, [r7, #4]
20001ee0:	6952      	ldr	r2, [r2, #20]
20001ee2:	440a      	add	r2, r1
20001ee4:	7812      	ldrb	r2, [r2, #0]
20001ee6:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20001ee8:	687b      	ldr	r3, [r7, #4]
20001eea:	695b      	ldr	r3, [r3, #20]
20001eec:	f103 0201 	add.w	r2, r3, #1
20001ef0:	687b      	ldr	r3, [r7, #4]
20001ef2:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001ef4:	68fb      	ldr	r3, [r7, #12]
20001ef6:	f103 0301 	add.w	r3, r3, #1
20001efa:	60fb      	str	r3, [r7, #12]
20001efc:	68fa      	ldr	r2, [r7, #12]
20001efe:	693b      	ldr	r3, [r7, #16]
20001f00:	429a      	cmp	r2, r3
20001f02:	d3e8      	bcc.n	20001ed6 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001f04:	687b      	ldr	r3, [r7, #4]
20001f06:	695a      	ldr	r2, [r3, #20]
20001f08:	687b      	ldr	r3, [r7, #4]
20001f0a:	691b      	ldr	r3, [r3, #16]
20001f0c:	429a      	cmp	r2, r3
20001f0e:	d109      	bne.n	20001f24 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20001f10:	687b      	ldr	r3, [r7, #4]
20001f12:	f04f 0200 	mov.w	r2, #0
20001f16:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001f18:	687b      	ldr	r3, [r7, #4]
20001f1a:	685b      	ldr	r3, [r3, #4]
20001f1c:	f04f 0200 	mov.w	r2, #0
20001f20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20001f24:	f107 071c 	add.w	r7, r7, #28
20001f28:	46bd      	mov	sp, r7
20001f2a:	bc80      	pop	{r7}
20001f2c:	4770      	bx	lr
20001f2e:	bf00      	nop

20001f30 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
20001f30:	b580      	push	{r7, lr}
20001f32:	b084      	sub	sp, #16
20001f34:	af00      	add	r7, sp, #0
20001f36:	60f8      	str	r0, [r7, #12]
20001f38:	60b9      	str	r1, [r7, #8]
20001f3a:	4613      	mov	r3, r2
20001f3c:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001f3e:	68fa      	ldr	r2, [r7, #12]
20001f40:	f243 6398 	movw	r3, #13976	; 0x3698
20001f44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f48:	429a      	cmp	r2, r3
20001f4a:	d007      	beq.n	20001f5c <MSS_UART_set_rx_handler+0x2c>
20001f4c:	68fa      	ldr	r2, [r7, #12]
20001f4e:	f243 6370 	movw	r3, #13936	; 0x3670
20001f52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f56:	429a      	cmp	r2, r3
20001f58:	d000      	beq.n	20001f5c <MSS_UART_set_rx_handler+0x2c>
20001f5a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
20001f5c:	68bb      	ldr	r3, [r7, #8]
20001f5e:	2b00      	cmp	r3, #0
20001f60:	d100      	bne.n	20001f64 <MSS_UART_set_rx_handler+0x34>
20001f62:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
20001f64:	79fb      	ldrb	r3, [r7, #7]
20001f66:	2bc0      	cmp	r3, #192	; 0xc0
20001f68:	d900      	bls.n	20001f6c <MSS_UART_set_rx_handler+0x3c>
20001f6a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001f6c:	68fa      	ldr	r2, [r7, #12]
20001f6e:	f243 6398 	movw	r3, #13976	; 0x3698
20001f72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f76:	429a      	cmp	r2, r3
20001f78:	d006      	beq.n	20001f88 <MSS_UART_set_rx_handler+0x58>
20001f7a:	68fa      	ldr	r2, [r7, #12]
20001f7c:	f243 6370 	movw	r3, #13936	; 0x3670
20001f80:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f84:	429a      	cmp	r2, r3
20001f86:	d123      	bne.n	20001fd0 <MSS_UART_set_rx_handler+0xa0>
20001f88:	68bb      	ldr	r3, [r7, #8]
20001f8a:	2b00      	cmp	r3, #0
20001f8c:	d020      	beq.n	20001fd0 <MSS_UART_set_rx_handler+0xa0>
20001f8e:	79fb      	ldrb	r3, [r7, #7]
20001f90:	2bc0      	cmp	r3, #192	; 0xc0
20001f92:	d81d      	bhi.n	20001fd0 <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
20001f94:	68fb      	ldr	r3, [r7, #12]
20001f96:	68ba      	ldr	r2, [r7, #8]
20001f98:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
20001f9a:	68fb      	ldr	r3, [r7, #12]
20001f9c:	681a      	ldr	r2, [r3, #0]
20001f9e:	79fb      	ldrb	r3, [r7, #7]
20001fa0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
20001fa4:	f043 030a 	orr.w	r3, r3, #10
20001fa8:	b2db      	uxtb	r3, r3
20001faa:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001fac:	68fb      	ldr	r3, [r7, #12]
20001fae:	891b      	ldrh	r3, [r3, #8]
20001fb0:	b21b      	sxth	r3, r3
20001fb2:	4618      	mov	r0, r3
20001fb4:	f7ff fc42 	bl	2000183c <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
20001fb8:	68fb      	ldr	r3, [r7, #12]
20001fba:	685b      	ldr	r3, [r3, #4]
20001fbc:	f04f 0201 	mov.w	r2, #1
20001fc0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001fc4:	68fb      	ldr	r3, [r7, #12]
20001fc6:	891b      	ldrh	r3, [r3, #8]
20001fc8:	b21b      	sxth	r3, r3
20001fca:	4618      	mov	r0, r3
20001fcc:	f7ff fc1a 	bl	20001804 <NVIC_EnableIRQ>
    }
}
20001fd0:	f107 0710 	add.w	r7, r7, #16
20001fd4:	46bd      	mov	sp, r7
20001fd6:	bd80      	pop	{r7, pc}

20001fd8 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20001fd8:	4668      	mov	r0, sp
20001fda:	f020 0107 	bic.w	r1, r0, #7
20001fde:	468d      	mov	sp, r1
20001fe0:	b589      	push	{r0, r3, r7, lr}
20001fe2:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20001fe4:	f243 6098 	movw	r0, #13976	; 0x3698
20001fe8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001fec:	f7ff fe8e 	bl	20001d0c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20001ff0:	f04f 000a 	mov.w	r0, #10
20001ff4:	f7ff fc22 	bl	2000183c <NVIC_ClearPendingIRQ>
}
20001ff8:	46bd      	mov	sp, r7
20001ffa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001ffe:	4685      	mov	sp, r0
20002000:	4770      	bx	lr
20002002:	bf00      	nop

20002004 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20002004:	4668      	mov	r0, sp
20002006:	f020 0107 	bic.w	r1, r0, #7
2000200a:	468d      	mov	sp, r1
2000200c:	b589      	push	{r0, r3, r7, lr}
2000200e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20002010:	f243 6070 	movw	r0, #13936	; 0x3670
20002014:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002018:	f7ff fe78 	bl	20001d0c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
2000201c:	f04f 000b 	mov.w	r0, #11
20002020:	f7ff fc0c 	bl	2000183c <NVIC_ClearPendingIRQ>
}
20002024:	46bd      	mov	sp, r7
20002026:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000202a:	4685      	mov	sp, r0
2000202c:	4770      	bx	lr
2000202e:	bf00      	nop

20002030 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20002030:	b480      	push	{r7}
20002032:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20002034:	46bd      	mov	sp, r7
20002036:	bc80      	pop	{r7}
20002038:	4770      	bx	lr
2000203a:	bf00      	nop

2000203c <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
2000203c:	b580      	push	{r7, lr}
2000203e:	b08a      	sub	sp, #40	; 0x28
20002040:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20002042:	f243 03b4 	movw	r3, #12468	; 0x30b4
20002046:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000204a:	46bc      	mov	ip, r7
2000204c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
2000204e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20002052:	f242 0300 	movw	r3, #8192	; 0x2000
20002056:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000205a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
2000205c:	ea4f 0393 	mov.w	r3, r3, lsr #2
20002060:	f003 0303 	and.w	r3, r3, #3
20002064:	ea4f 0383 	mov.w	r3, r3, lsl #2
20002068:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000206c:	4413      	add	r3, r2
2000206e:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002072:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20002074:	f242 0300 	movw	r3, #8192	; 0x2000
20002078:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000207c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
2000207e:	ea4f 1313 	mov.w	r3, r3, lsr #4
20002082:	f003 0303 	and.w	r3, r3, #3
20002086:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000208a:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000208e:	4413      	add	r3, r2
20002090:	f853 3c28 	ldr.w	r3, [r3, #-40]
20002094:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20002096:	f242 0300 	movw	r3, #8192	; 0x2000
2000209a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000209e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200020a0:	ea4f 1393 	mov.w	r3, r3, lsr #6
200020a4:	f003 0303 	and.w	r3, r3, #3
200020a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
200020ac:	f107 0228 	add.w	r2, r7, #40	; 0x28
200020b0:	4413      	add	r3, r2
200020b2:	f853 3c28 	ldr.w	r3, [r3, #-40]
200020b6:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
200020b8:	f242 0300 	movw	r3, #8192	; 0x2000
200020bc:	f2ce 0304 	movt	r3, #57348	; 0xe004
200020c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
200020c2:	ea4f 2313 	mov.w	r3, r3, lsr #8
200020c6:	f003 031f 	and.w	r3, r3, #31
200020ca:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
200020cc:	f242 0300 	movw	r3, #8192	; 0x2000
200020d0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200020d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
200020d6:	ea4f 3353 	mov.w	r3, r3, lsr #13
200020da:	f003 0301 	and.w	r3, r3, #1
200020de:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
200020e0:	6a3b      	ldr	r3, [r7, #32]
200020e2:	f103 0301 	add.w	r3, r3, #1
200020e6:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
200020e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200020ea:	2b00      	cmp	r3, #0
200020ec:	d003      	beq.n	200020f6 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
200020ee:	69fb      	ldr	r3, [r7, #28]
200020f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
200020f4:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
200020f6:	f000 f849 	bl	2000218c <GetSystemClock>
200020fa:	4602      	mov	r2, r0
200020fc:	f243 03f0 	movw	r3, #12528	; 0x30f0
20002100:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002104:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20002106:	f243 03f0 	movw	r3, #12528	; 0x30f0
2000210a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000210e:	681a      	ldr	r2, [r3, #0]
20002110:	693b      	ldr	r3, [r7, #16]
20002112:	fbb2 f2f3 	udiv	r2, r2, r3
20002116:	f243 03f4 	movw	r3, #12532	; 0x30f4
2000211a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000211e:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20002120:	f243 03f0 	movw	r3, #12528	; 0x30f0
20002124:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002128:	681a      	ldr	r2, [r3, #0]
2000212a:	697b      	ldr	r3, [r7, #20]
2000212c:	fbb2 f2f3 	udiv	r2, r2, r3
20002130:	f243 03f8 	movw	r3, #12536	; 0x30f8
20002134:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002138:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
2000213a:	f243 03f0 	movw	r3, #12528	; 0x30f0
2000213e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002142:	681a      	ldr	r2, [r3, #0]
20002144:	69bb      	ldr	r3, [r7, #24]
20002146:	fbb2 f2f3 	udiv	r2, r2, r3
2000214a:	f243 03fc 	movw	r3, #12540	; 0x30fc
2000214e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002152:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20002154:	f243 03f0 	movw	r3, #12528	; 0x30f0
20002158:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000215c:	681a      	ldr	r2, [r3, #0]
2000215e:	69fb      	ldr	r3, [r7, #28]
20002160:	fbb2 f2f3 	udiv	r2, r2, r3
20002164:	f243 1300 	movw	r3, #12544	; 0x3100
20002168:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000216c:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
2000216e:	f243 03f0 	movw	r3, #12528	; 0x30f0
20002172:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002176:	681a      	ldr	r2, [r3, #0]
20002178:	f243 03ec 	movw	r3, #12524	; 0x30ec
2000217c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002180:	601a      	str	r2, [r3, #0]
}
20002182:	f107 0728 	add.w	r7, r7, #40	; 0x28
20002186:	46bd      	mov	sp, r7
20002188:	bd80      	pop	{r7, pc}
2000218a:	bf00      	nop

2000218c <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
2000218c:	b480      	push	{r7}
2000218e:	b08b      	sub	sp, #44	; 0x2c
20002190:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
20002192:	f04f 0300 	mov.w	r3, #0
20002196:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20002198:	f640 031c 	movw	r3, #2076	; 0x81c
2000219c:	f2c6 0308 	movt	r3, #24584	; 0x6008
200021a0:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
200021a2:	f240 2330 	movw	r3, #560	; 0x230
200021a6:	f2c6 0308 	movt	r3, #24584	; 0x6008
200021aa:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
200021ac:	68fb      	ldr	r3, [r7, #12]
200021ae:	681b      	ldr	r3, [r3, #0]
200021b0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
200021b4:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
200021b6:	693a      	ldr	r2, [r7, #16]
200021b8:	f241 13cf 	movw	r3, #4559	; 0x11cf
200021bc:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
200021c0:	429a      	cmp	r2, r3
200021c2:	d108      	bne.n	200021d6 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
200021c4:	f64e 732c 	movw	r3, #61228	; 0xef2c
200021c8:	f2c6 0301 	movt	r3, #24577	; 0x6001
200021cc:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
200021ce:	697b      	ldr	r3, [r7, #20]
200021d0:	681b      	ldr	r3, [r3, #0]
200021d2:	607b      	str	r3, [r7, #4]
200021d4:	e03d      	b.n	20002252 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
200021d6:	68bb      	ldr	r3, [r7, #8]
200021d8:	681a      	ldr	r2, [r3, #0]
200021da:	f244 3341 	movw	r3, #17217	; 0x4341
200021de:	f6c4 4354 	movt	r3, #19540	; 0x4c54
200021e2:	429a      	cmp	r2, r3
200021e4:	d135      	bne.n	20002252 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
200021e6:	f640 0340 	movw	r3, #2112	; 0x840
200021ea:	f2c6 0308 	movt	r3, #24584	; 0x6008
200021ee:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
200021f0:	69bb      	ldr	r3, [r7, #24]
200021f2:	681b      	ldr	r3, [r3, #0]
200021f4:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
200021f6:	69fb      	ldr	r3, [r7, #28]
200021f8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
200021fc:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
200021fe:	69fa      	ldr	r2, [r7, #28]
20002200:	f240 3300 	movw	r3, #768	; 0x300
20002204:	f2c0 0301 	movt	r3, #1
20002208:	429a      	cmp	r2, r3
2000220a:	d922      	bls.n	20002252 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
2000220c:	69fa      	ldr	r2, [r7, #28]
2000220e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20002212:	f2c0 0301 	movt	r3, #1
20002216:	429a      	cmp	r2, r3
20002218:	d808      	bhi.n	2000222c <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
2000221a:	f241 632c 	movw	r3, #5676	; 0x162c
2000221e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002222:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20002224:	6a3b      	ldr	r3, [r7, #32]
20002226:	681b      	ldr	r3, [r3, #0]
20002228:	607b      	str	r3, [r7, #4]
2000222a:	e012      	b.n	20002252 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
2000222c:	69fa      	ldr	r2, [r7, #28]
2000222e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20002232:	f2c0 0302 	movt	r3, #2
20002236:	429a      	cmp	r2, r3
20002238:	d808      	bhi.n	2000224c <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
2000223a:	f641 63ac 	movw	r3, #7852	; 0x1eac
2000223e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002242:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20002244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20002246:	681b      	ldr	r3, [r3, #0]
20002248:	607b      	str	r3, [r7, #4]
2000224a:	e002      	b.n	20002252 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
2000224c:	f04f 0300 	mov.w	r3, #0
20002250:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
20002252:	687b      	ldr	r3, [r7, #4]
20002254:	2b00      	cmp	r3, #0
20002256:	d105      	bne.n	20002264 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20002258:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
2000225a:	f647 0340 	movw	r3, #30784	; 0x7840
2000225e:	f2c0 137d 	movt	r3, #381	; 0x17d
20002262:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
20002264:	687b      	ldr	r3, [r7, #4]
}
20002266:	4618      	mov	r0, r3
20002268:	f107 072c 	add.w	r7, r7, #44	; 0x2c
2000226c:	46bd      	mov	sp, r7
2000226e:	bc80      	pop	{r7}
20002270:	4770      	bx	lr
20002272:	bf00      	nop

20002274 <__libc_init_array>:
20002274:	b570      	push	{r4, r5, r6, lr}
20002276:	f243 06e0 	movw	r6, #12512	; 0x30e0
2000227a:	f243 05e0 	movw	r5, #12512	; 0x30e0
2000227e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20002282:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002286:	1b76      	subs	r6, r6, r5
20002288:	10b6      	asrs	r6, r6, #2
2000228a:	d006      	beq.n	2000229a <__libc_init_array+0x26>
2000228c:	2400      	movs	r4, #0
2000228e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20002292:	3401      	adds	r4, #1
20002294:	4798      	blx	r3
20002296:	42a6      	cmp	r6, r4
20002298:	d8f9      	bhi.n	2000228e <__libc_init_array+0x1a>
2000229a:	f243 05e0 	movw	r5, #12512	; 0x30e0
2000229e:	f243 06e4 	movw	r6, #12516	; 0x30e4
200022a2:	f2c2 0500 	movt	r5, #8192	; 0x2000
200022a6:	f2c2 0600 	movt	r6, #8192	; 0x2000
200022aa:	1b76      	subs	r6, r6, r5
200022ac:	f000 ff0c 	bl	200030c8 <_init>
200022b0:	10b6      	asrs	r6, r6, #2
200022b2:	d006      	beq.n	200022c2 <__libc_init_array+0x4e>
200022b4:	2400      	movs	r4, #0
200022b6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
200022ba:	3401      	adds	r4, #1
200022bc:	4798      	blx	r3
200022be:	42a6      	cmp	r6, r4
200022c0:	d8f9      	bhi.n	200022b6 <__libc_init_array+0x42>
200022c2:	bd70      	pop	{r4, r5, r6, pc}

200022c4 <free>:
200022c4:	f243 1304 	movw	r3, #12548	; 0x3104
200022c8:	4601      	mov	r1, r0
200022ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022ce:	6818      	ldr	r0, [r3, #0]
200022d0:	f000 bd44 	b.w	20002d5c <_free_r>

200022d4 <malloc>:
200022d4:	f243 1304 	movw	r3, #12548	; 0x3104
200022d8:	4601      	mov	r1, r0
200022da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022de:	6818      	ldr	r0, [r3, #0]
200022e0:	f000 b800 	b.w	200022e4 <_malloc_r>

200022e4 <_malloc_r>:
200022e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200022e8:	f101 040b 	add.w	r4, r1, #11
200022ec:	2c16      	cmp	r4, #22
200022ee:	b083      	sub	sp, #12
200022f0:	4606      	mov	r6, r0
200022f2:	d82f      	bhi.n	20002354 <_malloc_r+0x70>
200022f4:	2300      	movs	r3, #0
200022f6:	2410      	movs	r4, #16
200022f8:	428c      	cmp	r4, r1
200022fa:	bf2c      	ite	cs
200022fc:	4619      	movcs	r1, r3
200022fe:	f043 0101 	orrcc.w	r1, r3, #1
20002302:	2900      	cmp	r1, #0
20002304:	d130      	bne.n	20002368 <_malloc_r+0x84>
20002306:	4630      	mov	r0, r6
20002308:	f000 fb86 	bl	20002a18 <__malloc_lock>
2000230c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20002310:	d22e      	bcs.n	20002370 <_malloc_r+0x8c>
20002312:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20002316:	f243 15f8 	movw	r5, #12792	; 0x31f8
2000231a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000231e:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20002322:	68d3      	ldr	r3, [r2, #12]
20002324:	4293      	cmp	r3, r2
20002326:	f000 8206 	beq.w	20002736 <_malloc_r+0x452>
2000232a:	685a      	ldr	r2, [r3, #4]
2000232c:	f103 0508 	add.w	r5, r3, #8
20002330:	68d9      	ldr	r1, [r3, #12]
20002332:	4630      	mov	r0, r6
20002334:	f022 0c03 	bic.w	ip, r2, #3
20002338:	689a      	ldr	r2, [r3, #8]
2000233a:	4463      	add	r3, ip
2000233c:	685c      	ldr	r4, [r3, #4]
2000233e:	608a      	str	r2, [r1, #8]
20002340:	f044 0401 	orr.w	r4, r4, #1
20002344:	60d1      	str	r1, [r2, #12]
20002346:	605c      	str	r4, [r3, #4]
20002348:	f000 fb68 	bl	20002a1c <__malloc_unlock>
2000234c:	4628      	mov	r0, r5
2000234e:	b003      	add	sp, #12
20002350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20002354:	f024 0407 	bic.w	r4, r4, #7
20002358:	0fe3      	lsrs	r3, r4, #31
2000235a:	428c      	cmp	r4, r1
2000235c:	bf2c      	ite	cs
2000235e:	4619      	movcs	r1, r3
20002360:	f043 0101 	orrcc.w	r1, r3, #1
20002364:	2900      	cmp	r1, #0
20002366:	d0ce      	beq.n	20002306 <_malloc_r+0x22>
20002368:	230c      	movs	r3, #12
2000236a:	2500      	movs	r5, #0
2000236c:	6033      	str	r3, [r6, #0]
2000236e:	e7ed      	b.n	2000234c <_malloc_r+0x68>
20002370:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20002374:	bf04      	itt	eq
20002376:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
2000237a:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
2000237e:	f040 8090 	bne.w	200024a2 <_malloc_r+0x1be>
20002382:	f243 15f8 	movw	r5, #12792	; 0x31f8
20002386:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000238a:	1828      	adds	r0, r5, r0
2000238c:	68c3      	ldr	r3, [r0, #12]
2000238e:	4298      	cmp	r0, r3
20002390:	d106      	bne.n	200023a0 <_malloc_r+0xbc>
20002392:	e00d      	b.n	200023b0 <_malloc_r+0xcc>
20002394:	2a00      	cmp	r2, #0
20002396:	f280 816f 	bge.w	20002678 <_malloc_r+0x394>
2000239a:	68db      	ldr	r3, [r3, #12]
2000239c:	4298      	cmp	r0, r3
2000239e:	d007      	beq.n	200023b0 <_malloc_r+0xcc>
200023a0:	6859      	ldr	r1, [r3, #4]
200023a2:	f021 0103 	bic.w	r1, r1, #3
200023a6:	1b0a      	subs	r2, r1, r4
200023a8:	2a0f      	cmp	r2, #15
200023aa:	ddf3      	ble.n	20002394 <_malloc_r+0xb0>
200023ac:	f10e 3eff 	add.w	lr, lr, #4294967295
200023b0:	f10e 0e01 	add.w	lr, lr, #1
200023b4:	f243 17f8 	movw	r7, #12792	; 0x31f8
200023b8:	f2c2 0700 	movt	r7, #8192	; 0x2000
200023bc:	f107 0108 	add.w	r1, r7, #8
200023c0:	688b      	ldr	r3, [r1, #8]
200023c2:	4299      	cmp	r1, r3
200023c4:	bf08      	it	eq
200023c6:	687a      	ldreq	r2, [r7, #4]
200023c8:	d026      	beq.n	20002418 <_malloc_r+0x134>
200023ca:	685a      	ldr	r2, [r3, #4]
200023cc:	f022 0c03 	bic.w	ip, r2, #3
200023d0:	ebc4 020c 	rsb	r2, r4, ip
200023d4:	2a0f      	cmp	r2, #15
200023d6:	f300 8194 	bgt.w	20002702 <_malloc_r+0x41e>
200023da:	2a00      	cmp	r2, #0
200023dc:	60c9      	str	r1, [r1, #12]
200023de:	6089      	str	r1, [r1, #8]
200023e0:	f280 8099 	bge.w	20002516 <_malloc_r+0x232>
200023e4:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
200023e8:	f080 8165 	bcs.w	200026b6 <_malloc_r+0x3d2>
200023ec:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
200023f0:	f04f 0a01 	mov.w	sl, #1
200023f4:	687a      	ldr	r2, [r7, #4]
200023f6:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
200023fa:	ea4f 0cac 	mov.w	ip, ip, asr #2
200023fe:	fa0a fc0c 	lsl.w	ip, sl, ip
20002402:	60d8      	str	r0, [r3, #12]
20002404:	f8d0 8008 	ldr.w	r8, [r0, #8]
20002408:	ea4c 0202 	orr.w	r2, ip, r2
2000240c:	607a      	str	r2, [r7, #4]
2000240e:	f8c3 8008 	str.w	r8, [r3, #8]
20002412:	f8c8 300c 	str.w	r3, [r8, #12]
20002416:	6083      	str	r3, [r0, #8]
20002418:	f04f 0c01 	mov.w	ip, #1
2000241c:	ea4f 03ae 	mov.w	r3, lr, asr #2
20002420:	fa0c fc03 	lsl.w	ip, ip, r3
20002424:	4594      	cmp	ip, r2
20002426:	f200 8082 	bhi.w	2000252e <_malloc_r+0x24a>
2000242a:	ea12 0f0c 	tst.w	r2, ip
2000242e:	d108      	bne.n	20002442 <_malloc_r+0x15e>
20002430:	f02e 0e03 	bic.w	lr, lr, #3
20002434:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20002438:	f10e 0e04 	add.w	lr, lr, #4
2000243c:	ea12 0f0c 	tst.w	r2, ip
20002440:	d0f8      	beq.n	20002434 <_malloc_r+0x150>
20002442:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20002446:	46f2      	mov	sl, lr
20002448:	46c8      	mov	r8, r9
2000244a:	f8d8 300c 	ldr.w	r3, [r8, #12]
2000244e:	4598      	cmp	r8, r3
20002450:	d107      	bne.n	20002462 <_malloc_r+0x17e>
20002452:	e168      	b.n	20002726 <_malloc_r+0x442>
20002454:	2a00      	cmp	r2, #0
20002456:	f280 8178 	bge.w	2000274a <_malloc_r+0x466>
2000245a:	68db      	ldr	r3, [r3, #12]
2000245c:	4598      	cmp	r8, r3
2000245e:	f000 8162 	beq.w	20002726 <_malloc_r+0x442>
20002462:	6858      	ldr	r0, [r3, #4]
20002464:	f020 0003 	bic.w	r0, r0, #3
20002468:	1b02      	subs	r2, r0, r4
2000246a:	2a0f      	cmp	r2, #15
2000246c:	ddf2      	ble.n	20002454 <_malloc_r+0x170>
2000246e:	461d      	mov	r5, r3
20002470:	191f      	adds	r7, r3, r4
20002472:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20002476:	f044 0e01 	orr.w	lr, r4, #1
2000247a:	f855 4f08 	ldr.w	r4, [r5, #8]!
2000247e:	4630      	mov	r0, r6
20002480:	50ba      	str	r2, [r7, r2]
20002482:	f042 0201 	orr.w	r2, r2, #1
20002486:	f8c3 e004 	str.w	lr, [r3, #4]
2000248a:	f8cc 4008 	str.w	r4, [ip, #8]
2000248e:	f8c4 c00c 	str.w	ip, [r4, #12]
20002492:	608f      	str	r7, [r1, #8]
20002494:	60cf      	str	r7, [r1, #12]
20002496:	607a      	str	r2, [r7, #4]
20002498:	60b9      	str	r1, [r7, #8]
2000249a:	60f9      	str	r1, [r7, #12]
2000249c:	f000 fabe 	bl	20002a1c <__malloc_unlock>
200024a0:	e754      	b.n	2000234c <_malloc_r+0x68>
200024a2:	f1be 0f04 	cmp.w	lr, #4
200024a6:	bf9e      	ittt	ls
200024a8:	ea4f 1e94 	movls.w	lr, r4, lsr #6
200024ac:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
200024b0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200024b4:	f67f af65 	bls.w	20002382 <_malloc_r+0x9e>
200024b8:	f1be 0f14 	cmp.w	lr, #20
200024bc:	bf9c      	itt	ls
200024be:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
200024c2:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200024c6:	f67f af5c 	bls.w	20002382 <_malloc_r+0x9e>
200024ca:	f1be 0f54 	cmp.w	lr, #84	; 0x54
200024ce:	bf9e      	ittt	ls
200024d0:	ea4f 3e14 	movls.w	lr, r4, lsr #12
200024d4:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
200024d8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200024dc:	f67f af51 	bls.w	20002382 <_malloc_r+0x9e>
200024e0:	f5be 7faa 	cmp.w	lr, #340	; 0x154
200024e4:	bf9e      	ittt	ls
200024e6:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
200024ea:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
200024ee:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200024f2:	f67f af46 	bls.w	20002382 <_malloc_r+0x9e>
200024f6:	f240 5354 	movw	r3, #1364	; 0x554
200024fa:	459e      	cmp	lr, r3
200024fc:	bf95      	itete	ls
200024fe:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20002502:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20002506:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
2000250a:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
2000250e:	bf98      	it	ls
20002510:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20002514:	e735      	b.n	20002382 <_malloc_r+0x9e>
20002516:	eb03 020c 	add.w	r2, r3, ip
2000251a:	f103 0508 	add.w	r5, r3, #8
2000251e:	4630      	mov	r0, r6
20002520:	6853      	ldr	r3, [r2, #4]
20002522:	f043 0301 	orr.w	r3, r3, #1
20002526:	6053      	str	r3, [r2, #4]
20002528:	f000 fa78 	bl	20002a1c <__malloc_unlock>
2000252c:	e70e      	b.n	2000234c <_malloc_r+0x68>
2000252e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20002532:	f8d8 3004 	ldr.w	r3, [r8, #4]
20002536:	f023 0903 	bic.w	r9, r3, #3
2000253a:	ebc4 0209 	rsb	r2, r4, r9
2000253e:	454c      	cmp	r4, r9
20002540:	bf94      	ite	ls
20002542:	2300      	movls	r3, #0
20002544:	2301      	movhi	r3, #1
20002546:	2a0f      	cmp	r2, #15
20002548:	bfd8      	it	le
2000254a:	f043 0301 	orrle.w	r3, r3, #1
2000254e:	2b00      	cmp	r3, #0
20002550:	f000 80a1 	beq.w	20002696 <_malloc_r+0x3b2>
20002554:	f243 6b14 	movw	fp, #13844	; 0x3614
20002558:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
2000255c:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20002560:	f8db 3000 	ldr.w	r3, [fp]
20002564:	3310      	adds	r3, #16
20002566:	191b      	adds	r3, r3, r4
20002568:	f1b2 3fff 	cmp.w	r2, #4294967295
2000256c:	d006      	beq.n	2000257c <_malloc_r+0x298>
2000256e:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20002572:	331f      	adds	r3, #31
20002574:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20002578:	f023 031f 	bic.w	r3, r3, #31
2000257c:	4619      	mov	r1, r3
2000257e:	4630      	mov	r0, r6
20002580:	9301      	str	r3, [sp, #4]
20002582:	f000 fad1 	bl	20002b28 <_sbrk_r>
20002586:	9b01      	ldr	r3, [sp, #4]
20002588:	f1b0 3fff 	cmp.w	r0, #4294967295
2000258c:	4682      	mov	sl, r0
2000258e:	f000 80f4 	beq.w	2000277a <_malloc_r+0x496>
20002592:	eb08 0109 	add.w	r1, r8, r9
20002596:	4281      	cmp	r1, r0
20002598:	f200 80ec 	bhi.w	20002774 <_malloc_r+0x490>
2000259c:	f8db 2004 	ldr.w	r2, [fp, #4]
200025a0:	189a      	adds	r2, r3, r2
200025a2:	4551      	cmp	r1, sl
200025a4:	f8cb 2004 	str.w	r2, [fp, #4]
200025a8:	f000 8145 	beq.w	20002836 <_malloc_r+0x552>
200025ac:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
200025b0:	f243 10f8 	movw	r0, #12792	; 0x31f8
200025b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200025b8:	f1b5 3fff 	cmp.w	r5, #4294967295
200025bc:	bf08      	it	eq
200025be:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
200025c2:	d003      	beq.n	200025cc <_malloc_r+0x2e8>
200025c4:	4452      	add	r2, sl
200025c6:	1a51      	subs	r1, r2, r1
200025c8:	f8cb 1004 	str.w	r1, [fp, #4]
200025cc:	f01a 0507 	ands.w	r5, sl, #7
200025d0:	4630      	mov	r0, r6
200025d2:	bf17      	itett	ne
200025d4:	f1c5 0508 	rsbne	r5, r5, #8
200025d8:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
200025dc:	44aa      	addne	sl, r5
200025de:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
200025e2:	4453      	add	r3, sl
200025e4:	051b      	lsls	r3, r3, #20
200025e6:	0d1b      	lsrs	r3, r3, #20
200025e8:	1aed      	subs	r5, r5, r3
200025ea:	4629      	mov	r1, r5
200025ec:	f000 fa9c 	bl	20002b28 <_sbrk_r>
200025f0:	f1b0 3fff 	cmp.w	r0, #4294967295
200025f4:	f000 812c 	beq.w	20002850 <_malloc_r+0x56c>
200025f8:	ebca 0100 	rsb	r1, sl, r0
200025fc:	1949      	adds	r1, r1, r5
200025fe:	f041 0101 	orr.w	r1, r1, #1
20002602:	f8db 2004 	ldr.w	r2, [fp, #4]
20002606:	f243 6314 	movw	r3, #13844	; 0x3614
2000260a:	f8c7 a008 	str.w	sl, [r7, #8]
2000260e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002612:	18aa      	adds	r2, r5, r2
20002614:	45b8      	cmp	r8, r7
20002616:	f8cb 2004 	str.w	r2, [fp, #4]
2000261a:	f8ca 1004 	str.w	r1, [sl, #4]
2000261e:	d017      	beq.n	20002650 <_malloc_r+0x36c>
20002620:	f1b9 0f0f 	cmp.w	r9, #15
20002624:	f240 80df 	bls.w	200027e6 <_malloc_r+0x502>
20002628:	f1a9 010c 	sub.w	r1, r9, #12
2000262c:	2505      	movs	r5, #5
2000262e:	f021 0107 	bic.w	r1, r1, #7
20002632:	eb08 0001 	add.w	r0, r8, r1
20002636:	290f      	cmp	r1, #15
20002638:	6085      	str	r5, [r0, #8]
2000263a:	6045      	str	r5, [r0, #4]
2000263c:	f8d8 0004 	ldr.w	r0, [r8, #4]
20002640:	f000 0001 	and.w	r0, r0, #1
20002644:	ea41 0000 	orr.w	r0, r1, r0
20002648:	f8c8 0004 	str.w	r0, [r8, #4]
2000264c:	f200 80ac 	bhi.w	200027a8 <_malloc_r+0x4c4>
20002650:	46d0      	mov	r8, sl
20002652:	f243 6314 	movw	r3, #13844	; 0x3614
20002656:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
2000265a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000265e:	428a      	cmp	r2, r1
20002660:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20002664:	bf88      	it	hi
20002666:	62da      	strhi	r2, [r3, #44]	; 0x2c
20002668:	f243 6314 	movw	r3, #13844	; 0x3614
2000266c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002670:	428a      	cmp	r2, r1
20002672:	bf88      	it	hi
20002674:	631a      	strhi	r2, [r3, #48]	; 0x30
20002676:	e082      	b.n	2000277e <_malloc_r+0x49a>
20002678:	185c      	adds	r4, r3, r1
2000267a:	689a      	ldr	r2, [r3, #8]
2000267c:	68d9      	ldr	r1, [r3, #12]
2000267e:	4630      	mov	r0, r6
20002680:	6866      	ldr	r6, [r4, #4]
20002682:	f103 0508 	add.w	r5, r3, #8
20002686:	608a      	str	r2, [r1, #8]
20002688:	f046 0301 	orr.w	r3, r6, #1
2000268c:	60d1      	str	r1, [r2, #12]
2000268e:	6063      	str	r3, [r4, #4]
20002690:	f000 f9c4 	bl	20002a1c <__malloc_unlock>
20002694:	e65a      	b.n	2000234c <_malloc_r+0x68>
20002696:	eb08 0304 	add.w	r3, r8, r4
2000269a:	f042 0201 	orr.w	r2, r2, #1
2000269e:	f044 0401 	orr.w	r4, r4, #1
200026a2:	4630      	mov	r0, r6
200026a4:	f8c8 4004 	str.w	r4, [r8, #4]
200026a8:	f108 0508 	add.w	r5, r8, #8
200026ac:	605a      	str	r2, [r3, #4]
200026ae:	60bb      	str	r3, [r7, #8]
200026b0:	f000 f9b4 	bl	20002a1c <__malloc_unlock>
200026b4:	e64a      	b.n	2000234c <_malloc_r+0x68>
200026b6:	ea4f 225c 	mov.w	r2, ip, lsr #9
200026ba:	2a04      	cmp	r2, #4
200026bc:	d954      	bls.n	20002768 <_malloc_r+0x484>
200026be:	2a14      	cmp	r2, #20
200026c0:	f200 8089 	bhi.w	200027d6 <_malloc_r+0x4f2>
200026c4:	325b      	adds	r2, #91	; 0x5b
200026c6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200026ca:	44a8      	add	r8, r5
200026cc:	f243 17f8 	movw	r7, #12792	; 0x31f8
200026d0:	f2c2 0700 	movt	r7, #8192	; 0x2000
200026d4:	f8d8 0008 	ldr.w	r0, [r8, #8]
200026d8:	4540      	cmp	r0, r8
200026da:	d103      	bne.n	200026e4 <_malloc_r+0x400>
200026dc:	e06f      	b.n	200027be <_malloc_r+0x4da>
200026de:	6880      	ldr	r0, [r0, #8]
200026e0:	4580      	cmp	r8, r0
200026e2:	d004      	beq.n	200026ee <_malloc_r+0x40a>
200026e4:	6842      	ldr	r2, [r0, #4]
200026e6:	f022 0203 	bic.w	r2, r2, #3
200026ea:	4594      	cmp	ip, r2
200026ec:	d3f7      	bcc.n	200026de <_malloc_r+0x3fa>
200026ee:	f8d0 c00c 	ldr.w	ip, [r0, #12]
200026f2:	f8c3 c00c 	str.w	ip, [r3, #12]
200026f6:	6098      	str	r0, [r3, #8]
200026f8:	687a      	ldr	r2, [r7, #4]
200026fa:	60c3      	str	r3, [r0, #12]
200026fc:	f8cc 3008 	str.w	r3, [ip, #8]
20002700:	e68a      	b.n	20002418 <_malloc_r+0x134>
20002702:	191f      	adds	r7, r3, r4
20002704:	4630      	mov	r0, r6
20002706:	f044 0401 	orr.w	r4, r4, #1
2000270a:	60cf      	str	r7, [r1, #12]
2000270c:	605c      	str	r4, [r3, #4]
2000270e:	f103 0508 	add.w	r5, r3, #8
20002712:	50ba      	str	r2, [r7, r2]
20002714:	f042 0201 	orr.w	r2, r2, #1
20002718:	608f      	str	r7, [r1, #8]
2000271a:	607a      	str	r2, [r7, #4]
2000271c:	60b9      	str	r1, [r7, #8]
2000271e:	60f9      	str	r1, [r7, #12]
20002720:	f000 f97c 	bl	20002a1c <__malloc_unlock>
20002724:	e612      	b.n	2000234c <_malloc_r+0x68>
20002726:	f10a 0a01 	add.w	sl, sl, #1
2000272a:	f01a 0f03 	tst.w	sl, #3
2000272e:	d05f      	beq.n	200027f0 <_malloc_r+0x50c>
20002730:	f103 0808 	add.w	r8, r3, #8
20002734:	e689      	b.n	2000244a <_malloc_r+0x166>
20002736:	f103 0208 	add.w	r2, r3, #8
2000273a:	68d3      	ldr	r3, [r2, #12]
2000273c:	429a      	cmp	r2, r3
2000273e:	bf08      	it	eq
20002740:	f10e 0e02 	addeq.w	lr, lr, #2
20002744:	f43f ae36 	beq.w	200023b4 <_malloc_r+0xd0>
20002748:	e5ef      	b.n	2000232a <_malloc_r+0x46>
2000274a:	461d      	mov	r5, r3
2000274c:	1819      	adds	r1, r3, r0
2000274e:	68da      	ldr	r2, [r3, #12]
20002750:	4630      	mov	r0, r6
20002752:	f855 3f08 	ldr.w	r3, [r5, #8]!
20002756:	684c      	ldr	r4, [r1, #4]
20002758:	6093      	str	r3, [r2, #8]
2000275a:	f044 0401 	orr.w	r4, r4, #1
2000275e:	60da      	str	r2, [r3, #12]
20002760:	604c      	str	r4, [r1, #4]
20002762:	f000 f95b 	bl	20002a1c <__malloc_unlock>
20002766:	e5f1      	b.n	2000234c <_malloc_r+0x68>
20002768:	ea4f 129c 	mov.w	r2, ip, lsr #6
2000276c:	3238      	adds	r2, #56	; 0x38
2000276e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20002772:	e7aa      	b.n	200026ca <_malloc_r+0x3e6>
20002774:	45b8      	cmp	r8, r7
20002776:	f43f af11 	beq.w	2000259c <_malloc_r+0x2b8>
2000277a:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000277e:	f8d8 2004 	ldr.w	r2, [r8, #4]
20002782:	f022 0203 	bic.w	r2, r2, #3
20002786:	4294      	cmp	r4, r2
20002788:	bf94      	ite	ls
2000278a:	2300      	movls	r3, #0
2000278c:	2301      	movhi	r3, #1
2000278e:	1b12      	subs	r2, r2, r4
20002790:	2a0f      	cmp	r2, #15
20002792:	bfd8      	it	le
20002794:	f043 0301 	orrle.w	r3, r3, #1
20002798:	2b00      	cmp	r3, #0
2000279a:	f43f af7c 	beq.w	20002696 <_malloc_r+0x3b2>
2000279e:	4630      	mov	r0, r6
200027a0:	2500      	movs	r5, #0
200027a2:	f000 f93b 	bl	20002a1c <__malloc_unlock>
200027a6:	e5d1      	b.n	2000234c <_malloc_r+0x68>
200027a8:	f108 0108 	add.w	r1, r8, #8
200027ac:	4630      	mov	r0, r6
200027ae:	9301      	str	r3, [sp, #4]
200027b0:	f000 fad4 	bl	20002d5c <_free_r>
200027b4:	9b01      	ldr	r3, [sp, #4]
200027b6:	f8d7 8008 	ldr.w	r8, [r7, #8]
200027ba:	685a      	ldr	r2, [r3, #4]
200027bc:	e749      	b.n	20002652 <_malloc_r+0x36e>
200027be:	f04f 0a01 	mov.w	sl, #1
200027c2:	f8d7 8004 	ldr.w	r8, [r7, #4]
200027c6:	1092      	asrs	r2, r2, #2
200027c8:	4684      	mov	ip, r0
200027ca:	fa0a f202 	lsl.w	r2, sl, r2
200027ce:	ea48 0202 	orr.w	r2, r8, r2
200027d2:	607a      	str	r2, [r7, #4]
200027d4:	e78d      	b.n	200026f2 <_malloc_r+0x40e>
200027d6:	2a54      	cmp	r2, #84	; 0x54
200027d8:	d824      	bhi.n	20002824 <_malloc_r+0x540>
200027da:	ea4f 321c 	mov.w	r2, ip, lsr #12
200027de:	326e      	adds	r2, #110	; 0x6e
200027e0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200027e4:	e771      	b.n	200026ca <_malloc_r+0x3e6>
200027e6:	2301      	movs	r3, #1
200027e8:	46d0      	mov	r8, sl
200027ea:	f8ca 3004 	str.w	r3, [sl, #4]
200027ee:	e7c6      	b.n	2000277e <_malloc_r+0x49a>
200027f0:	464a      	mov	r2, r9
200027f2:	f01e 0f03 	tst.w	lr, #3
200027f6:	4613      	mov	r3, r2
200027f8:	f10e 3eff 	add.w	lr, lr, #4294967295
200027fc:	d033      	beq.n	20002866 <_malloc_r+0x582>
200027fe:	f853 2908 	ldr.w	r2, [r3], #-8
20002802:	429a      	cmp	r2, r3
20002804:	d0f5      	beq.n	200027f2 <_malloc_r+0x50e>
20002806:	687b      	ldr	r3, [r7, #4]
20002808:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000280c:	459c      	cmp	ip, r3
2000280e:	f63f ae8e 	bhi.w	2000252e <_malloc_r+0x24a>
20002812:	f1bc 0f00 	cmp.w	ip, #0
20002816:	f43f ae8a 	beq.w	2000252e <_malloc_r+0x24a>
2000281a:	ea1c 0f03 	tst.w	ip, r3
2000281e:	d027      	beq.n	20002870 <_malloc_r+0x58c>
20002820:	46d6      	mov	lr, sl
20002822:	e60e      	b.n	20002442 <_malloc_r+0x15e>
20002824:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20002828:	d815      	bhi.n	20002856 <_malloc_r+0x572>
2000282a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
2000282e:	3277      	adds	r2, #119	; 0x77
20002830:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20002834:	e749      	b.n	200026ca <_malloc_r+0x3e6>
20002836:	0508      	lsls	r0, r1, #20
20002838:	0d00      	lsrs	r0, r0, #20
2000283a:	2800      	cmp	r0, #0
2000283c:	f47f aeb6 	bne.w	200025ac <_malloc_r+0x2c8>
20002840:	f8d7 8008 	ldr.w	r8, [r7, #8]
20002844:	444b      	add	r3, r9
20002846:	f043 0301 	orr.w	r3, r3, #1
2000284a:	f8c8 3004 	str.w	r3, [r8, #4]
2000284e:	e700      	b.n	20002652 <_malloc_r+0x36e>
20002850:	2101      	movs	r1, #1
20002852:	2500      	movs	r5, #0
20002854:	e6d5      	b.n	20002602 <_malloc_r+0x31e>
20002856:	f240 5054 	movw	r0, #1364	; 0x554
2000285a:	4282      	cmp	r2, r0
2000285c:	d90d      	bls.n	2000287a <_malloc_r+0x596>
2000285e:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20002862:	227e      	movs	r2, #126	; 0x7e
20002864:	e731      	b.n	200026ca <_malloc_r+0x3e6>
20002866:	687b      	ldr	r3, [r7, #4]
20002868:	ea23 030c 	bic.w	r3, r3, ip
2000286c:	607b      	str	r3, [r7, #4]
2000286e:	e7cb      	b.n	20002808 <_malloc_r+0x524>
20002870:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20002874:	f10a 0a04 	add.w	sl, sl, #4
20002878:	e7cf      	b.n	2000281a <_malloc_r+0x536>
2000287a:	ea4f 429c 	mov.w	r2, ip, lsr #18
2000287e:	327c      	adds	r2, #124	; 0x7c
20002880:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20002884:	e721      	b.n	200026ca <_malloc_r+0x3e6>
20002886:	bf00      	nop

20002888 <memcpy>:
20002888:	2a03      	cmp	r2, #3
2000288a:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000288e:	d80b      	bhi.n	200028a8 <memcpy+0x20>
20002890:	b13a      	cbz	r2, 200028a2 <memcpy+0x1a>
20002892:	2300      	movs	r3, #0
20002894:	f811 c003 	ldrb.w	ip, [r1, r3]
20002898:	f800 c003 	strb.w	ip, [r0, r3]
2000289c:	3301      	adds	r3, #1
2000289e:	4293      	cmp	r3, r2
200028a0:	d1f8      	bne.n	20002894 <memcpy+0xc>
200028a2:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
200028a6:	4770      	bx	lr
200028a8:	1882      	adds	r2, r0, r2
200028aa:	460c      	mov	r4, r1
200028ac:	4603      	mov	r3, r0
200028ae:	e003      	b.n	200028b8 <memcpy+0x30>
200028b0:	f814 1c01 	ldrb.w	r1, [r4, #-1]
200028b4:	f803 1c01 	strb.w	r1, [r3, #-1]
200028b8:	f003 0603 	and.w	r6, r3, #3
200028bc:	4619      	mov	r1, r3
200028be:	46a4      	mov	ip, r4
200028c0:	3301      	adds	r3, #1
200028c2:	3401      	adds	r4, #1
200028c4:	2e00      	cmp	r6, #0
200028c6:	d1f3      	bne.n	200028b0 <memcpy+0x28>
200028c8:	f01c 0403 	ands.w	r4, ip, #3
200028cc:	4663      	mov	r3, ip
200028ce:	bf08      	it	eq
200028d0:	ebc1 0c02 	rsbeq	ip, r1, r2
200028d4:	d068      	beq.n	200029a8 <memcpy+0x120>
200028d6:	4265      	negs	r5, r4
200028d8:	f1c4 0a04 	rsb	sl, r4, #4
200028dc:	eb0c 0705 	add.w	r7, ip, r5
200028e0:	4633      	mov	r3, r6
200028e2:	ea4f 0aca 	mov.w	sl, sl, lsl #3
200028e6:	f85c 6005 	ldr.w	r6, [ip, r5]
200028ea:	ea4f 08c4 	mov.w	r8, r4, lsl #3
200028ee:	1a55      	subs	r5, r2, r1
200028f0:	e008      	b.n	20002904 <memcpy+0x7c>
200028f2:	f857 4f04 	ldr.w	r4, [r7, #4]!
200028f6:	4626      	mov	r6, r4
200028f8:	fa04 f40a 	lsl.w	r4, r4, sl
200028fc:	ea49 0404 	orr.w	r4, r9, r4
20002900:	50cc      	str	r4, [r1, r3]
20002902:	3304      	adds	r3, #4
20002904:	185c      	adds	r4, r3, r1
20002906:	2d03      	cmp	r5, #3
20002908:	fa26 f908 	lsr.w	r9, r6, r8
2000290c:	f1a5 0504 	sub.w	r5, r5, #4
20002910:	eb0c 0603 	add.w	r6, ip, r3
20002914:	dced      	bgt.n	200028f2 <memcpy+0x6a>
20002916:	2300      	movs	r3, #0
20002918:	e002      	b.n	20002920 <memcpy+0x98>
2000291a:	5cf1      	ldrb	r1, [r6, r3]
2000291c:	54e1      	strb	r1, [r4, r3]
2000291e:	3301      	adds	r3, #1
20002920:	1919      	adds	r1, r3, r4
20002922:	4291      	cmp	r1, r2
20002924:	d3f9      	bcc.n	2000291a <memcpy+0x92>
20002926:	e7bc      	b.n	200028a2 <memcpy+0x1a>
20002928:	f853 4c40 	ldr.w	r4, [r3, #-64]
2000292c:	f841 4c40 	str.w	r4, [r1, #-64]
20002930:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20002934:	f841 4c3c 	str.w	r4, [r1, #-60]
20002938:	f853 4c38 	ldr.w	r4, [r3, #-56]
2000293c:	f841 4c38 	str.w	r4, [r1, #-56]
20002940:	f853 4c34 	ldr.w	r4, [r3, #-52]
20002944:	f841 4c34 	str.w	r4, [r1, #-52]
20002948:	f853 4c30 	ldr.w	r4, [r3, #-48]
2000294c:	f841 4c30 	str.w	r4, [r1, #-48]
20002950:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20002954:	f841 4c2c 	str.w	r4, [r1, #-44]
20002958:	f853 4c28 	ldr.w	r4, [r3, #-40]
2000295c:	f841 4c28 	str.w	r4, [r1, #-40]
20002960:	f853 4c24 	ldr.w	r4, [r3, #-36]
20002964:	f841 4c24 	str.w	r4, [r1, #-36]
20002968:	f853 4c20 	ldr.w	r4, [r3, #-32]
2000296c:	f841 4c20 	str.w	r4, [r1, #-32]
20002970:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20002974:	f841 4c1c 	str.w	r4, [r1, #-28]
20002978:	f853 4c18 	ldr.w	r4, [r3, #-24]
2000297c:	f841 4c18 	str.w	r4, [r1, #-24]
20002980:	f853 4c14 	ldr.w	r4, [r3, #-20]
20002984:	f841 4c14 	str.w	r4, [r1, #-20]
20002988:	f853 4c10 	ldr.w	r4, [r3, #-16]
2000298c:	f841 4c10 	str.w	r4, [r1, #-16]
20002990:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20002994:	f841 4c0c 	str.w	r4, [r1, #-12]
20002998:	f853 4c08 	ldr.w	r4, [r3, #-8]
2000299c:	f841 4c08 	str.w	r4, [r1, #-8]
200029a0:	f853 4c04 	ldr.w	r4, [r3, #-4]
200029a4:	f841 4c04 	str.w	r4, [r1, #-4]
200029a8:	461c      	mov	r4, r3
200029aa:	460d      	mov	r5, r1
200029ac:	3340      	adds	r3, #64	; 0x40
200029ae:	3140      	adds	r1, #64	; 0x40
200029b0:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
200029b4:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
200029b8:	dcb6      	bgt.n	20002928 <memcpy+0xa0>
200029ba:	4621      	mov	r1, r4
200029bc:	462b      	mov	r3, r5
200029be:	1b54      	subs	r4, r2, r5
200029c0:	e00f      	b.n	200029e2 <memcpy+0x15a>
200029c2:	f851 5c10 	ldr.w	r5, [r1, #-16]
200029c6:	f843 5c10 	str.w	r5, [r3, #-16]
200029ca:	f851 5c0c 	ldr.w	r5, [r1, #-12]
200029ce:	f843 5c0c 	str.w	r5, [r3, #-12]
200029d2:	f851 5c08 	ldr.w	r5, [r1, #-8]
200029d6:	f843 5c08 	str.w	r5, [r3, #-8]
200029da:	f851 5c04 	ldr.w	r5, [r1, #-4]
200029de:	f843 5c04 	str.w	r5, [r3, #-4]
200029e2:	2c0f      	cmp	r4, #15
200029e4:	460d      	mov	r5, r1
200029e6:	469c      	mov	ip, r3
200029e8:	f101 0110 	add.w	r1, r1, #16
200029ec:	f103 0310 	add.w	r3, r3, #16
200029f0:	f1a4 0410 	sub.w	r4, r4, #16
200029f4:	dce5      	bgt.n	200029c2 <memcpy+0x13a>
200029f6:	ebcc 0102 	rsb	r1, ip, r2
200029fa:	2300      	movs	r3, #0
200029fc:	e003      	b.n	20002a06 <memcpy+0x17e>
200029fe:	58ec      	ldr	r4, [r5, r3]
20002a00:	f84c 4003 	str.w	r4, [ip, r3]
20002a04:	3304      	adds	r3, #4
20002a06:	195e      	adds	r6, r3, r5
20002a08:	2903      	cmp	r1, #3
20002a0a:	eb03 040c 	add.w	r4, r3, ip
20002a0e:	f1a1 0104 	sub.w	r1, r1, #4
20002a12:	dcf4      	bgt.n	200029fe <memcpy+0x176>
20002a14:	e77f      	b.n	20002916 <memcpy+0x8e>
20002a16:	bf00      	nop

20002a18 <__malloc_lock>:
20002a18:	4770      	bx	lr
20002a1a:	bf00      	nop

20002a1c <__malloc_unlock>:
20002a1c:	4770      	bx	lr
20002a1e:	bf00      	nop

20002a20 <rand>:
20002a20:	b538      	push	{r3, r4, r5, lr}
20002a22:	f243 1404 	movw	r4, #12548	; 0x3104
20002a26:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002a2a:	6825      	ldr	r5, [r4, #0]
20002a2c:	6ba8      	ldr	r0, [r5, #56]	; 0x38
20002a2e:	b1d8      	cbz	r0, 20002a68 <rand+0x48>
20002a30:	6904      	ldr	r4, [r0, #16]
20002a32:	f24f 4c2d 	movw	ip, #62509	; 0xf42d
20002a36:	6945      	ldr	r5, [r0, #20]
20002a38:	f6c5 0c51 	movt	ip, #22609	; 0x5851
20002a3c:	f647 712d 	movw	r1, #32557	; 0x7f2d
20002a40:	2201      	movs	r2, #1
20002a42:	f6c4 4195 	movt	r1, #19605	; 0x4c95
20002a46:	2300      	movs	r3, #0
20002a48:	fb04 fc0c 	mul.w	ip, r4, ip
20002a4c:	fb05 cc01 	mla	ip, r5, r1, ip
20002a50:	fba1 4504 	umull	r4, r5, r1, r4
20002a54:	1912      	adds	r2, r2, r4
20002a56:	4465      	add	r5, ip
20002a58:	eb43 0305 	adc.w	r3, r3, r5
20002a5c:	e9c0 2304 	strd	r2, r3, [r0, #16]
20002a60:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
20002a64:	4608      	mov	r0, r1
20002a66:	bd38      	pop	{r3, r4, r5, pc}
20002a68:	2018      	movs	r0, #24
20002a6a:	f7ff fc33 	bl	200022d4 <malloc>
20002a6e:	6824      	ldr	r4, [r4, #0]
20002a70:	a313      	add	r3, pc, #76	; (adr r3, 20002ac0 <rand+0xa0>)
20002a72:	e9d3 2300 	ldrd	r2, r3, [r3]
20002a76:	f24f 412d 	movw	r1, #62509	; 0xf42d
20002a7a:	f6c5 0151 	movt	r1, #22609	; 0x5851
20002a7e:	f241 2c34 	movw	ip, #4660	; 0x1234
20002a82:	63a8      	str	r0, [r5, #56]	; 0x38
20002a84:	f64a 35cd 	movw	r5, #43981	; 0xabcd
20002a88:	6ba0      	ldr	r0, [r4, #56]	; 0x38
20002a8a:	f243 340e 	movw	r4, #13070	; 0x330e
20002a8e:	8045      	strh	r5, [r0, #2]
20002a90:	f64d 65ec 	movw	r5, #57068	; 0xdeec
20002a94:	8004      	strh	r4, [r0, #0]
20002a96:	f24e 646d 	movw	r4, #58989	; 0xe66d
20002a9a:	f8a0 c004 	strh.w	ip, [r0, #4]
20002a9e:	f04f 0c05 	mov.w	ip, #5
20002aa2:	80c4      	strh	r4, [r0, #6]
20002aa4:	f04f 040b 	mov.w	r4, #11
20002aa8:	8105      	strh	r5, [r0, #8]
20002aaa:	2500      	movs	r5, #0
20002aac:	8184      	strh	r4, [r0, #12]
20002aae:	2401      	movs	r4, #1
20002ab0:	f8a0 c00a 	strh.w	ip, [r0, #10]
20002ab4:	e9c0 4504 	strd	r4, r5, [r0, #16]
20002ab8:	e9c0 2304 	strd	r2, r3, [r0, #16]
20002abc:	4608      	mov	r0, r1
20002abe:	bd38      	pop	{r3, r4, r5, pc}
20002ac0:	4c957f2e 	.word	0x4c957f2e
20002ac4:	5851f42d 	.word	0x5851f42d

20002ac8 <srand>:
20002ac8:	b570      	push	{r4, r5, r6, lr}
20002aca:	f243 1404 	movw	r4, #12548	; 0x3104
20002ace:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002ad2:	4606      	mov	r6, r0
20002ad4:	6825      	ldr	r5, [r4, #0]
20002ad6:	6bab      	ldr	r3, [r5, #56]	; 0x38
20002ad8:	b11b      	cbz	r3, 20002ae2 <srand+0x1a>
20002ada:	2200      	movs	r2, #0
20002adc:	611e      	str	r6, [r3, #16]
20002ade:	615a      	str	r2, [r3, #20]
20002ae0:	bd70      	pop	{r4, r5, r6, pc}
20002ae2:	2018      	movs	r0, #24
20002ae4:	f7ff fbf6 	bl	200022d4 <malloc>
20002ae8:	6823      	ldr	r3, [r4, #0]
20002aea:	f64a 31cd 	movw	r1, #43981	; 0xabcd
20002aee:	f241 2234 	movw	r2, #4660	; 0x1234
20002af2:	63a8      	str	r0, [r5, #56]	; 0x38
20002af4:	f243 300e 	movw	r0, #13070	; 0x330e
20002af8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
20002afa:	8018      	strh	r0, [r3, #0]
20002afc:	f24e 606d 	movw	r0, #58989	; 0xe66d
20002b00:	8059      	strh	r1, [r3, #2]
20002b02:	f64d 61ec 	movw	r1, #57068	; 0xdeec
20002b06:	809a      	strh	r2, [r3, #4]
20002b08:	f04f 0205 	mov.w	r2, #5
20002b0c:	80d8      	strh	r0, [r3, #6]
20002b0e:	f04f 000b 	mov.w	r0, #11
20002b12:	8119      	strh	r1, [r3, #8]
20002b14:	2100      	movs	r1, #0
20002b16:	815a      	strh	r2, [r3, #10]
20002b18:	2200      	movs	r2, #0
20002b1a:	8198      	strh	r0, [r3, #12]
20002b1c:	2001      	movs	r0, #1
20002b1e:	e9c3 0104 	strd	r0, r1, [r3, #16]
20002b22:	611e      	str	r6, [r3, #16]
20002b24:	615a      	str	r2, [r3, #20]
20002b26:	bd70      	pop	{r4, r5, r6, pc}

20002b28 <_sbrk_r>:
20002b28:	b538      	push	{r3, r4, r5, lr}
20002b2a:	f243 64c0 	movw	r4, #14016	; 0x36c0
20002b2e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002b32:	4605      	mov	r5, r0
20002b34:	4608      	mov	r0, r1
20002b36:	2300      	movs	r3, #0
20002b38:	6023      	str	r3, [r4, #0]
20002b3a:	f7fe fe19 	bl	20001770 <_sbrk>
20002b3e:	f1b0 3fff 	cmp.w	r0, #4294967295
20002b42:	d000      	beq.n	20002b46 <_sbrk_r+0x1e>
20002b44:	bd38      	pop	{r3, r4, r5, pc}
20002b46:	6823      	ldr	r3, [r4, #0]
20002b48:	2b00      	cmp	r3, #0
20002b4a:	d0fb      	beq.n	20002b44 <_sbrk_r+0x1c>
20002b4c:	602b      	str	r3, [r5, #0]
20002b4e:	bd38      	pop	{r3, r4, r5, pc}

20002b50 <strcat>:
20002b50:	f010 0f03 	tst.w	r0, #3
20002b54:	b510      	push	{r4, lr}
20002b56:	4604      	mov	r4, r0
20002b58:	bf18      	it	ne
20002b5a:	4600      	movne	r0, r0
20002b5c:	d111      	bne.n	20002b82 <strcat+0x32>
20002b5e:	6823      	ldr	r3, [r4, #0]
20002b60:	4620      	mov	r0, r4
20002b62:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
20002b66:	ea22 0303 	bic.w	r3, r2, r3
20002b6a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20002b6e:	d108      	bne.n	20002b82 <strcat+0x32>
20002b70:	f850 3f04 	ldr.w	r3, [r0, #4]!
20002b74:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
20002b78:	ea22 0303 	bic.w	r3, r2, r3
20002b7c:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20002b80:	d0f6      	beq.n	20002b70 <strcat+0x20>
20002b82:	7803      	ldrb	r3, [r0, #0]
20002b84:	b11b      	cbz	r3, 20002b8e <strcat+0x3e>
20002b86:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20002b8a:	2b00      	cmp	r3, #0
20002b8c:	d1fb      	bne.n	20002b86 <strcat+0x36>
20002b8e:	f000 f803 	bl	20002b98 <strcpy>
20002b92:	4620      	mov	r0, r4
20002b94:	bd10      	pop	{r4, pc}
20002b96:	bf00      	nop

20002b98 <strcpy>:
20002b98:	ea80 0201 	eor.w	r2, r0, r1
20002b9c:	4684      	mov	ip, r0
20002b9e:	f012 0f03 	tst.w	r2, #3
20002ba2:	d14f      	bne.n	20002c44 <strcpy+0xac>
20002ba4:	f011 0f03 	tst.w	r1, #3
20002ba8:	d132      	bne.n	20002c10 <strcpy+0x78>
20002baa:	f84d 4d04 	str.w	r4, [sp, #-4]!
20002bae:	f011 0f04 	tst.w	r1, #4
20002bb2:	f851 3b04 	ldr.w	r3, [r1], #4
20002bb6:	d00b      	beq.n	20002bd0 <strcpy+0x38>
20002bb8:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
20002bbc:	439a      	bics	r2, r3
20002bbe:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
20002bc2:	bf04      	itt	eq
20002bc4:	f84c 3b04 	streq.w	r3, [ip], #4
20002bc8:	f851 3b04 	ldreq.w	r3, [r1], #4
20002bcc:	d116      	bne.n	20002bfc <strcpy+0x64>
20002bce:	bf00      	nop
20002bd0:	f851 4b04 	ldr.w	r4, [r1], #4
20002bd4:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
20002bd8:	439a      	bics	r2, r3
20002bda:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
20002bde:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
20002be2:	d10b      	bne.n	20002bfc <strcpy+0x64>
20002be4:	f84c 3b04 	str.w	r3, [ip], #4
20002be8:	43a2      	bics	r2, r4
20002bea:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
20002bee:	bf04      	itt	eq
20002bf0:	f851 3b04 	ldreq.w	r3, [r1], #4
20002bf4:	f84c 4b04 	streq.w	r4, [ip], #4
20002bf8:	d0ea      	beq.n	20002bd0 <strcpy+0x38>
20002bfa:	4623      	mov	r3, r4
20002bfc:	f80c 3b01 	strb.w	r3, [ip], #1
20002c00:	f013 0fff 	tst.w	r3, #255	; 0xff
20002c04:	ea4f 2333 	mov.w	r3, r3, ror #8
20002c08:	d1f8      	bne.n	20002bfc <strcpy+0x64>
20002c0a:	f85d 4b04 	ldr.w	r4, [sp], #4
20002c0e:	4770      	bx	lr
20002c10:	f011 0f01 	tst.w	r1, #1
20002c14:	d006      	beq.n	20002c24 <strcpy+0x8c>
20002c16:	f811 2b01 	ldrb.w	r2, [r1], #1
20002c1a:	f80c 2b01 	strb.w	r2, [ip], #1
20002c1e:	2a00      	cmp	r2, #0
20002c20:	bf08      	it	eq
20002c22:	4770      	bxeq	lr
20002c24:	f011 0f02 	tst.w	r1, #2
20002c28:	d0bf      	beq.n	20002baa <strcpy+0x12>
20002c2a:	f831 2b02 	ldrh.w	r2, [r1], #2
20002c2e:	f012 0fff 	tst.w	r2, #255	; 0xff
20002c32:	bf16      	itet	ne
20002c34:	f82c 2b02 	strhne.w	r2, [ip], #2
20002c38:	f88c 2000 	strbeq.w	r2, [ip]
20002c3c:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
20002c40:	d1b3      	bne.n	20002baa <strcpy+0x12>
20002c42:	4770      	bx	lr
20002c44:	f811 2b01 	ldrb.w	r2, [r1], #1
20002c48:	f80c 2b01 	strb.w	r2, [ip], #1
20002c4c:	2a00      	cmp	r2, #0
20002c4e:	d1f9      	bne.n	20002c44 <strcpy+0xac>
20002c50:	4770      	bx	lr
20002c52:	bf00      	nop

20002c54 <strlen>:
20002c54:	f020 0103 	bic.w	r1, r0, #3
20002c58:	f010 0003 	ands.w	r0, r0, #3
20002c5c:	f1c0 0000 	rsb	r0, r0, #0
20002c60:	f851 3b04 	ldr.w	r3, [r1], #4
20002c64:	f100 0c04 	add.w	ip, r0, #4
20002c68:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20002c6c:	f06f 0200 	mvn.w	r2, #0
20002c70:	bf1c      	itt	ne
20002c72:	fa22 f20c 	lsrne.w	r2, r2, ip
20002c76:	4313      	orrne	r3, r2
20002c78:	f04f 0c01 	mov.w	ip, #1
20002c7c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20002c80:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20002c84:	eba3 020c 	sub.w	r2, r3, ip
20002c88:	ea22 0203 	bic.w	r2, r2, r3
20002c8c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20002c90:	bf04      	itt	eq
20002c92:	f851 3b04 	ldreq.w	r3, [r1], #4
20002c96:	3004      	addeq	r0, #4
20002c98:	d0f4      	beq.n	20002c84 <strlen+0x30>
20002c9a:	f013 0fff 	tst.w	r3, #255	; 0xff
20002c9e:	bf1f      	itttt	ne
20002ca0:	3001      	addne	r0, #1
20002ca2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20002ca6:	3001      	addne	r0, #1
20002ca8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20002cac:	bf18      	it	ne
20002cae:	3001      	addne	r0, #1
20002cb0:	4770      	bx	lr
20002cb2:	bf00      	nop

20002cb4 <_malloc_trim_r>:
20002cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20002cb6:	f243 14f8 	movw	r4, #12792	; 0x31f8
20002cba:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002cbe:	460f      	mov	r7, r1
20002cc0:	4605      	mov	r5, r0
20002cc2:	f7ff fea9 	bl	20002a18 <__malloc_lock>
20002cc6:	68a3      	ldr	r3, [r4, #8]
20002cc8:	685e      	ldr	r6, [r3, #4]
20002cca:	f026 0603 	bic.w	r6, r6, #3
20002cce:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20002cd2:	330f      	adds	r3, #15
20002cd4:	1bdf      	subs	r7, r3, r7
20002cd6:	0b3f      	lsrs	r7, r7, #12
20002cd8:	3f01      	subs	r7, #1
20002cda:	033f      	lsls	r7, r7, #12
20002cdc:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20002ce0:	db07      	blt.n	20002cf2 <_malloc_trim_r+0x3e>
20002ce2:	2100      	movs	r1, #0
20002ce4:	4628      	mov	r0, r5
20002ce6:	f7ff ff1f 	bl	20002b28 <_sbrk_r>
20002cea:	68a3      	ldr	r3, [r4, #8]
20002cec:	18f3      	adds	r3, r6, r3
20002cee:	4283      	cmp	r3, r0
20002cf0:	d004      	beq.n	20002cfc <_malloc_trim_r+0x48>
20002cf2:	4628      	mov	r0, r5
20002cf4:	f7ff fe92 	bl	20002a1c <__malloc_unlock>
20002cf8:	2000      	movs	r0, #0
20002cfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20002cfc:	4279      	negs	r1, r7
20002cfe:	4628      	mov	r0, r5
20002d00:	f7ff ff12 	bl	20002b28 <_sbrk_r>
20002d04:	f1b0 3fff 	cmp.w	r0, #4294967295
20002d08:	d010      	beq.n	20002d2c <_malloc_trim_r+0x78>
20002d0a:	68a2      	ldr	r2, [r4, #8]
20002d0c:	f243 6318 	movw	r3, #13848	; 0x3618
20002d10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d14:	1bf6      	subs	r6, r6, r7
20002d16:	f046 0601 	orr.w	r6, r6, #1
20002d1a:	4628      	mov	r0, r5
20002d1c:	6056      	str	r6, [r2, #4]
20002d1e:	681a      	ldr	r2, [r3, #0]
20002d20:	1bd7      	subs	r7, r2, r7
20002d22:	601f      	str	r7, [r3, #0]
20002d24:	f7ff fe7a 	bl	20002a1c <__malloc_unlock>
20002d28:	2001      	movs	r0, #1
20002d2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20002d2c:	2100      	movs	r1, #0
20002d2e:	4628      	mov	r0, r5
20002d30:	f7ff fefa 	bl	20002b28 <_sbrk_r>
20002d34:	68a3      	ldr	r3, [r4, #8]
20002d36:	1ac2      	subs	r2, r0, r3
20002d38:	2a0f      	cmp	r2, #15
20002d3a:	ddda      	ble.n	20002cf2 <_malloc_trim_r+0x3e>
20002d3c:	f243 6400 	movw	r4, #13824	; 0x3600
20002d40:	f243 6118 	movw	r1, #13848	; 0x3618
20002d44:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002d48:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002d4c:	f042 0201 	orr.w	r2, r2, #1
20002d50:	6824      	ldr	r4, [r4, #0]
20002d52:	1b00      	subs	r0, r0, r4
20002d54:	6008      	str	r0, [r1, #0]
20002d56:	605a      	str	r2, [r3, #4]
20002d58:	e7cb      	b.n	20002cf2 <_malloc_trim_r+0x3e>
20002d5a:	bf00      	nop

20002d5c <_free_r>:
20002d5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002d60:	4605      	mov	r5, r0
20002d62:	460c      	mov	r4, r1
20002d64:	2900      	cmp	r1, #0
20002d66:	f000 8088 	beq.w	20002e7a <_free_r+0x11e>
20002d6a:	f7ff fe55 	bl	20002a18 <__malloc_lock>
20002d6e:	f1a4 0208 	sub.w	r2, r4, #8
20002d72:	f243 10f8 	movw	r0, #12792	; 0x31f8
20002d76:	6856      	ldr	r6, [r2, #4]
20002d78:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002d7c:	f026 0301 	bic.w	r3, r6, #1
20002d80:	f8d0 c008 	ldr.w	ip, [r0, #8]
20002d84:	18d1      	adds	r1, r2, r3
20002d86:	458c      	cmp	ip, r1
20002d88:	684f      	ldr	r7, [r1, #4]
20002d8a:	f027 0703 	bic.w	r7, r7, #3
20002d8e:	f000 8095 	beq.w	20002ebc <_free_r+0x160>
20002d92:	f016 0601 	ands.w	r6, r6, #1
20002d96:	604f      	str	r7, [r1, #4]
20002d98:	d05f      	beq.n	20002e5a <_free_r+0xfe>
20002d9a:	2600      	movs	r6, #0
20002d9c:	19cc      	adds	r4, r1, r7
20002d9e:	6864      	ldr	r4, [r4, #4]
20002da0:	f014 0f01 	tst.w	r4, #1
20002da4:	d106      	bne.n	20002db4 <_free_r+0x58>
20002da6:	19db      	adds	r3, r3, r7
20002da8:	2e00      	cmp	r6, #0
20002daa:	d07a      	beq.n	20002ea2 <_free_r+0x146>
20002dac:	688c      	ldr	r4, [r1, #8]
20002dae:	68c9      	ldr	r1, [r1, #12]
20002db0:	608c      	str	r4, [r1, #8]
20002db2:	60e1      	str	r1, [r4, #12]
20002db4:	f043 0101 	orr.w	r1, r3, #1
20002db8:	50d3      	str	r3, [r2, r3]
20002dba:	6051      	str	r1, [r2, #4]
20002dbc:	2e00      	cmp	r6, #0
20002dbe:	d147      	bne.n	20002e50 <_free_r+0xf4>
20002dc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20002dc4:	d35b      	bcc.n	20002e7e <_free_r+0x122>
20002dc6:	0a59      	lsrs	r1, r3, #9
20002dc8:	2904      	cmp	r1, #4
20002dca:	bf9e      	ittt	ls
20002dcc:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20002dd0:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20002dd4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002dd8:	d928      	bls.n	20002e2c <_free_r+0xd0>
20002dda:	2914      	cmp	r1, #20
20002ddc:	bf9c      	itt	ls
20002dde:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20002de2:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002de6:	d921      	bls.n	20002e2c <_free_r+0xd0>
20002de8:	2954      	cmp	r1, #84	; 0x54
20002dea:	bf9e      	ittt	ls
20002dec:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20002df0:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20002df4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002df8:	d918      	bls.n	20002e2c <_free_r+0xd0>
20002dfa:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20002dfe:	bf9e      	ittt	ls
20002e00:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20002e04:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20002e08:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002e0c:	d90e      	bls.n	20002e2c <_free_r+0xd0>
20002e0e:	f240 5c54 	movw	ip, #1364	; 0x554
20002e12:	4561      	cmp	r1, ip
20002e14:	bf95      	itete	ls
20002e16:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20002e1a:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20002e1e:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20002e22:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20002e26:	bf98      	it	ls
20002e28:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002e2c:	1904      	adds	r4, r0, r4
20002e2e:	68a1      	ldr	r1, [r4, #8]
20002e30:	42a1      	cmp	r1, r4
20002e32:	d103      	bne.n	20002e3c <_free_r+0xe0>
20002e34:	e064      	b.n	20002f00 <_free_r+0x1a4>
20002e36:	6889      	ldr	r1, [r1, #8]
20002e38:	428c      	cmp	r4, r1
20002e3a:	d004      	beq.n	20002e46 <_free_r+0xea>
20002e3c:	6848      	ldr	r0, [r1, #4]
20002e3e:	f020 0003 	bic.w	r0, r0, #3
20002e42:	4283      	cmp	r3, r0
20002e44:	d3f7      	bcc.n	20002e36 <_free_r+0xda>
20002e46:	68cb      	ldr	r3, [r1, #12]
20002e48:	60d3      	str	r3, [r2, #12]
20002e4a:	6091      	str	r1, [r2, #8]
20002e4c:	60ca      	str	r2, [r1, #12]
20002e4e:	609a      	str	r2, [r3, #8]
20002e50:	4628      	mov	r0, r5
20002e52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20002e56:	f7ff bde1 	b.w	20002a1c <__malloc_unlock>
20002e5a:	f854 4c08 	ldr.w	r4, [r4, #-8]
20002e5e:	f100 0c08 	add.w	ip, r0, #8
20002e62:	1b12      	subs	r2, r2, r4
20002e64:	191b      	adds	r3, r3, r4
20002e66:	6894      	ldr	r4, [r2, #8]
20002e68:	4564      	cmp	r4, ip
20002e6a:	d047      	beq.n	20002efc <_free_r+0x1a0>
20002e6c:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20002e70:	f8cc 4008 	str.w	r4, [ip, #8]
20002e74:	f8c4 c00c 	str.w	ip, [r4, #12]
20002e78:	e790      	b.n	20002d9c <_free_r+0x40>
20002e7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20002e7e:	08db      	lsrs	r3, r3, #3
20002e80:	f04f 0c01 	mov.w	ip, #1
20002e84:	6846      	ldr	r6, [r0, #4]
20002e86:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20002e8a:	109b      	asrs	r3, r3, #2
20002e8c:	fa0c f303 	lsl.w	r3, ip, r3
20002e90:	60d1      	str	r1, [r2, #12]
20002e92:	688c      	ldr	r4, [r1, #8]
20002e94:	ea46 0303 	orr.w	r3, r6, r3
20002e98:	6043      	str	r3, [r0, #4]
20002e9a:	6094      	str	r4, [r2, #8]
20002e9c:	60e2      	str	r2, [r4, #12]
20002e9e:	608a      	str	r2, [r1, #8]
20002ea0:	e7d6      	b.n	20002e50 <_free_r+0xf4>
20002ea2:	688c      	ldr	r4, [r1, #8]
20002ea4:	4f1c      	ldr	r7, [pc, #112]	; (20002f18 <_free_r+0x1bc>)
20002ea6:	42bc      	cmp	r4, r7
20002ea8:	d181      	bne.n	20002dae <_free_r+0x52>
20002eaa:	50d3      	str	r3, [r2, r3]
20002eac:	f043 0301 	orr.w	r3, r3, #1
20002eb0:	60e2      	str	r2, [r4, #12]
20002eb2:	60a2      	str	r2, [r4, #8]
20002eb4:	6053      	str	r3, [r2, #4]
20002eb6:	6094      	str	r4, [r2, #8]
20002eb8:	60d4      	str	r4, [r2, #12]
20002eba:	e7c9      	b.n	20002e50 <_free_r+0xf4>
20002ebc:	18fb      	adds	r3, r7, r3
20002ebe:	f016 0f01 	tst.w	r6, #1
20002ec2:	d107      	bne.n	20002ed4 <_free_r+0x178>
20002ec4:	f854 1c08 	ldr.w	r1, [r4, #-8]
20002ec8:	1a52      	subs	r2, r2, r1
20002eca:	185b      	adds	r3, r3, r1
20002ecc:	68d4      	ldr	r4, [r2, #12]
20002ece:	6891      	ldr	r1, [r2, #8]
20002ed0:	60a1      	str	r1, [r4, #8]
20002ed2:	60cc      	str	r4, [r1, #12]
20002ed4:	f243 6104 	movw	r1, #13828	; 0x3604
20002ed8:	6082      	str	r2, [r0, #8]
20002eda:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002ede:	f043 0001 	orr.w	r0, r3, #1
20002ee2:	6050      	str	r0, [r2, #4]
20002ee4:	680a      	ldr	r2, [r1, #0]
20002ee6:	4293      	cmp	r3, r2
20002ee8:	d3b2      	bcc.n	20002e50 <_free_r+0xf4>
20002eea:	f243 6314 	movw	r3, #13844	; 0x3614
20002eee:	4628      	mov	r0, r5
20002ef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ef4:	6819      	ldr	r1, [r3, #0]
20002ef6:	f7ff fedd 	bl	20002cb4 <_malloc_trim_r>
20002efa:	e7a9      	b.n	20002e50 <_free_r+0xf4>
20002efc:	2601      	movs	r6, #1
20002efe:	e74d      	b.n	20002d9c <_free_r+0x40>
20002f00:	2601      	movs	r6, #1
20002f02:	6844      	ldr	r4, [r0, #4]
20002f04:	ea4f 0cac 	mov.w	ip, ip, asr #2
20002f08:	460b      	mov	r3, r1
20002f0a:	fa06 fc0c 	lsl.w	ip, r6, ip
20002f0e:	ea44 040c 	orr.w	r4, r4, ip
20002f12:	6044      	str	r4, [r0, #4]
20002f14:	e798      	b.n	20002e48 <_free_r+0xec>
20002f16:	bf00      	nop
20002f18:	20003200 	.word	0x20003200
20002f1c:	636c6557 	.word	0x636c6557
20002f20:	20656d6f 	.word	0x20656d6f
20002f24:	43206f74 	.word	0x43206f74
20002f28:	6f697261 	.word	0x6f697261
20002f2c:	7472614d 	.word	0x7472614d
20002f30:	00000000 	.word	0x00000000
20002f34:	69726143 	.word	0x69726143
20002f38:	72614d6f 	.word	0x72614d6f
20002f3c:	73692074 	.word	0x73692074
20002f40:	65687420 	.word	0x65687420
20002f44:	65726720 	.word	0x65726720
20002f48:	73657461 	.word	0x73657461
20002f4c:	00000074 	.word	0x00000074
20002f50:	53434545 	.word	0x53434545
20002f54:	33373320 	.word	0x33373320
20002f58:	6f727020 	.word	0x6f727020
20002f5c:	7463656a 	.word	0x7463656a
20002f60:	20746120 	.word	0x20746120
20002f64:	00656874 	.word	0x00656874
20002f68:	6f707865 	.word	0x6f707865
20002f6c:	6f746973 	.word	0x6f746973
20002f70:	00002e6e 	.word	0x00002e6e
20002f74:	70206f54 	.word	0x70206f54
20002f78:	2c79616c 	.word	0x2c79616c
20002f7c:	61726720 	.word	0x61726720
20002f80:	20612062 	.word	0x20612062
20002f84:	746e6f63 	.word	0x746e6f63
20002f88:	6c6c6f72 	.word	0x6c6c6f72
20002f8c:	00007265 	.word	0x00007265
20002f90:	20646e61 	.word	0x20646e61
20002f94:	20657375 	.word	0x20657375
20002f98:	746c6974 	.word	0x746c6974
20002f9c:	6e6f6320 	.word	0x6e6f6320
20002fa0:	6c6f7274 	.word	0x6c6f7274
20002fa4:	6f742073 	.word	0x6f742073
20002fa8:	00000000 	.word	0x00000000
20002fac:	65657473 	.word	0x65657473
20002fb0:	6e612072 	.word	0x6e612072
20002fb4:	68742064 	.word	0x68742064
20002fb8:	75622065 	.word	0x75622065
20002fbc:	6e6f7474 	.word	0x6e6f7474
20002fc0:	006f7420 	.word	0x006f7420
20002fc4:	65636361 	.word	0x65636361
20002fc8:	6172656c 	.word	0x6172656c
20002fcc:	202e6574 	.word	0x202e6574
20002fd0:	62206f54 	.word	0x62206f54
20002fd4:	6e696765 	.word	0x6e696765
20002fd8:	0000002c 	.word	0x0000002c
20002fdc:	73657270 	.word	0x73657270
20002fe0:	68742073 	.word	0x68742073
20002fe4:	75622065 	.word	0x75622065
20002fe8:	6e6f7474 	.word	0x6e6f7474
20002fec:	206e6f20 	.word	0x206e6f20
20002ff0:	00656874 	.word	0x00656874
20002ff4:	746e6563 	.word	0x746e6563
20002ff8:	63207265 	.word	0x63207265
20002ffc:	6f736e6f 	.word	0x6f736e6f
20003000:	002e656c 	.word	0x002e656c
20003004:	6461654c 	.word	0x6461654c
20003008:	6f627265 	.word	0x6f627265
2000300c:	00647261 	.word	0x00647261
20003010:	00002e31 	.word	0x00002e31
20003014:	00002e32 	.word	0x00002e32
20003018:	79616c50 	.word	0x79616c50
2000301c:	31207265 	.word	0x31207265
20003020:	00000000 	.word	0x00000000
20003024:	79616c50 	.word	0x79616c50
20003028:	32207265 	.word	0x32207265
2000302c:	00000000 	.word	0x00000000
20003030:	30303a30 	.word	0x30303a30
20003034:	0000303a 	.word	0x0000303a
20003038:	00000030 	.word	0x00000030
2000303c:	0000003a 	.word	0x0000003a
20003040:	00003030 	.word	0x00003030
20003044:	0000303a 	.word	0x0000303a
20003048:	0d312c30 	.word	0x0d312c30
2000304c:	0000000a 	.word	0x0000000a
20003050:	79616c50 	.word	0x79616c50
20003054:	31207265 	.word	0x31207265
20003058:	6e695720 	.word	0x6e695720
2000305c:	00002173 	.word	0x00002173
20003060:	79616c50 	.word	0x79616c50
20003064:	32207265 	.word	0x32207265
20003068:	6e695720 	.word	0x6e695720
2000306c:	00002173 	.word	0x00002173
20003070:	0d302c34 	.word	0x0d302c34
20003074:	0000000a 	.word	0x0000000a
20003078:	0d312c35 	.word	0x0d312c35
2000307c:	0000000a 	.word	0x0000000a
20003080:	0d302c35 	.word	0x0d302c35
20003084:	0000000a 	.word	0x0000000a
20003088:	0d312c34 	.word	0x0d312c34
2000308c:	0000000a 	.word	0x0000000a
20003090:	0d302c30 	.word	0x0d302c30
20003094:	0000000a 	.word	0x0000000a
20003098:	70616548 	.word	0x70616548
2000309c:	646e6120 	.word	0x646e6120
200030a0:	61747320 	.word	0x61747320
200030a4:	63206b63 	.word	0x63206b63
200030a8:	696c6c6f 	.word	0x696c6c6f
200030ac:	6e6f6973 	.word	0x6e6f6973
200030b0:	0000000a 	.word	0x0000000a

200030b4 <C.18.2576>:
200030b4:	00000001 00000002 00000004 00000001     ................
200030c4:	00000043                                C...

200030c8 <_init>:
200030c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200030ca:	bf00      	nop
200030cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
200030ce:	bc08      	pop	{r3}
200030d0:	469e      	mov	lr, r3
200030d2:	4770      	bx	lr

200030d4 <_fini>:
200030d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200030d6:	bf00      	nop
200030d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
200030da:	bc08      	pop	{r3}
200030dc:	469e      	mov	lr, r3
200030de:	4770      	bx	lr

200030e0 <__frame_dummy_init_array_entry>:
200030e0:	0485 2000                                   ... 

200030e4 <__do_global_dtors_aux_fini_array_entry>:
200030e4:	0471 2000                                   q.. 
