{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1351670643284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1351670643284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 09:04:03 2012 " "Processing started: Wed Oct 31 09:04:03 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1351670643284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1351670643284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off System -c System " "Command: quartus_map --read_settings_files=on --write_settings_files=off System -c System" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1351670643284 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1351670644073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extled.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file extled.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExtLED-bhv " "Found design unit 1: ExtLED-bhv" {  } { { "ExtLED.vhdl" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/ExtLED.vhdl" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1351670645665 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExtLED " "Found entity 1: ExtLED" {  } { { "ExtLED.vhdl" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/ExtLED.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351670645665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351670645665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.bdf 1 1 " "Found 1 design units, including 1 entities, in source file system.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 System " "Found entity 1: System" {  } { { "System.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/System.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351670645670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351670645670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351670645674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351670645674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351670645678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351670645678 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../vhdl/add_sub.vhd " "Can't analyze file -- file ../vhdl/add_sub.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1351670645682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttons-synth " "Found design unit 1: buttons-synth" {  } { { "../vhdl/buttons.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/buttons.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1351670645688 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Found entity 1: buttons" {  } { { "../vhdl/buttons.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/buttons.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351670645688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351670645688 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../vhdl/comparator.vhd " "Can't analyze file -- file ../vhdl/comparator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1351670645692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-synth " "Found design unit 1: controller-synth" {  } { { "../vhdl/controller.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/controller.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1351670645698 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/controller.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351670645698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351670645698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-synth " "Found design unit 1: decoder-synth" {  } { { "../vhdl/decoder.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1351670645704 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../vhdl/decoder.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351670645704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351670645704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-synth " "Found design unit 1: extend-synth" {  } { { "../vhdl/extend.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/extend.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1351670645710 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "../vhdl/extend.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/extend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351670645710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351670645710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-synth " "Found design unit 1: IR-synth" {  } { { "../vhdl/IR.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/IR.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1351670645717 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../vhdl/IR.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/IR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351670645717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351670645717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/leds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/leds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-synth " "Found design unit 1: LEDs-synth" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1351670645723 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351670645723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351670645723 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../vhdl/logic_unit.vhd " "Can't analyze file -- file ../vhdl/logic_unit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1351670645727 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../vhdl/multiplexer.vhd " "Can't analyze file -- file ../vhdl/multiplexer.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1351670645730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/mux2x5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/mux2x5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x5-synth " "Found design unit 1: mux2x5-synth" {  } { { "../vhdl/mux2x5.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/mux2x5.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1351670645736 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "../vhdl/mux2x5.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/mux2x5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351670645736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351670645736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/mux2x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/mux2x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x16-synth " "Found design unit 1: mux2x16-synth" {  } { { "../vhdl/mux2x16.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/mux2x16.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1351670645742 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x16 " "Found entity 1: mux2x16" {  } { { "../vhdl/mux2x16.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/mux2x16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351670645742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351670645742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/mux2x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/mux2x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x32-synth " "Found design unit 1: mux2x32-synth" {  } { { "../vhdl/mux2x32.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/mux2x32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1351670645748 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "../vhdl/mux2x32.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/mux2x32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351670645748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351670645748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-synth " "Found design unit 1: PC-synth" {  } { { "../vhdl/PC.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1351670645754 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../vhdl/PC.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351670645754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351670645754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-synth " "Found design unit 1: RAM-synth" {  } { { "../vhdl/RAM.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/RAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1351670645760 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../vhdl/RAM.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351670645760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351670645760 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../vhdl/register_file.vhd " "Can't analyze file -- file ../vhdl/register_file.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1351670645764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-synth " "Found design unit 1: ROM-synth" {  } { { "../vhdl/ROM.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1351670645770 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../vhdl/ROM.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351670645770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351670645770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/rom_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/_epfl/_archord_i/labs/cpu_new_board/vhdl/rom_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_block-SYN " "Found design unit 1: rom_block-SYN" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1351670645776 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Block " "Found entity 1: ROM_Block" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1351670645776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1351670645776 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../vhdl/shift_unit.vhd " "Can't analyze file -- file ../vhdl/shift_unit.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1351670645780 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "System " "Elaborating entity \"System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1351670645886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtLED ExtLED:inst1 " "Elaborating entity \"ExtLED\" for hierarchy \"ExtLED:inst1\"" {  } { { "System.bdf" "inst1" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/System.bdf" { { -48 432 712 80 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1351670645937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:LEDs_0 " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:LEDs_0\"" {  } { { "System.bdf" "LEDs_0" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/System.bdf" { { 160 960 1096 336 "LEDs_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1351670645967 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_address LEDs.vhd(35) " "Verilog HDL or VHDL warning at LEDs.vhd(35): object \"reg_address\" assigned a value but never read" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1351670645968 "|System|LEDs:LEDs_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDs_reg LEDs.vhd(42) " "VHDL Process Statement warning at LEDs.vhd(42): inferring latch(es) for signal or variable \"LEDs_reg\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1351670645970 "|System|LEDs:LEDs_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "luminosity_reg LEDs.vhd(104) " "VHDL Process Statement warning at LEDs.vhd(104): signal \"luminosity_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1351670645973 "|System|LEDs:LEDs_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LEDs_reg LEDs.vhd(113) " "VHDL Process Statement warning at LEDs.vhd(113): signal \"LEDs_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1351670645973 "|System|LEDs:LEDs_0"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rddata\[0\] LEDs.vhd(70) " "Can't infer register for \"rddata\[0\]\" at LEDs.vhd(70) because it does not hold its value outside the clock edge" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1351670645981 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rddata\[1\] LEDs.vhd(70) " "Can't infer register for \"rddata\[1\]\" at LEDs.vhd(70) because it does not hold its value outside the clock edge" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1351670645981 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rddata\[2\] LEDs.vhd(70) " "Can't infer register for \"rddata\[2\]\" at LEDs.vhd(70) because it does not hold its value outside the clock edge" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1351670645981 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rddata\[3\] LEDs.vhd(70) " "Can't infer register for \"rddata\[3\]\" at LEDs.vhd(70) because it does not hold its value outside the clock edge" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1351670645981 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rddata\[4\] LEDs.vhd(70) " "Can't infer register for \"rddata\[4\]\" at LEDs.vhd(70) because it does not hold its value outside the clock edge" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1351670645981 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rddata\[5\] LEDs.vhd(70) " "Can't infer register for \"rddata\[5\]\" at LEDs.vhd(70) because it does not hold its value outside the clock edge" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1351670645981 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rddata\[6\] LEDs.vhd(70) " "Can't infer register for \"rddata\[6\]\" at LEDs.vhd(70) because it does not hold its value outside the clock edge" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1351670645981 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rddata\[7\] LEDs.vhd(70) " "Can't infer register for \"rddata\[7\]\" at LEDs.vhd(70) because it does not hold its value outside the clock edge" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1351670645981 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rddata\[8\] LEDs.vhd(70) " "Can't infer register for \"rddata\[8\]\" at LEDs.vhd(70) because it does not hold its value outside the clock edge" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1351670645981 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rddata\[9\] LEDs.vhd(70) " "Can't infer register for \"rddata\[9\]\" at LEDs.vhd(70) because it does not hold its value outside the clock edge" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1351670645981 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rddata\[10\] LEDs.vhd(70) " "Can't infer register for \"rddata\[10\]\" at LEDs.vhd(70) because it does not hold its value outside the clock edge" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1351670645981 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rddata\[11\] LEDs.vhd(70) " "Can't infer register for \"rddata\[11\]\" at LEDs.vhd(70) because it does not hold its value outside the clock edge" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1351670645982 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rddata\[12\] LEDs.vhd(70) " "Can't infer register for \"rddata\[12\]\" at LEDs.vhd(70) because it does not hold its value outside the clock edge" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1351670645982 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rddata\[13\] LEDs.vhd(70) " "Can't infer register for \"rddata\[13\]\" at LEDs.vhd(70) because it does not hold its value outside the clock edge" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1351670645982 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rddata\[14\] LEDs.vhd(70) " "Can't infer register for \"rddata\[14\]\" at LEDs.vhd(70) because it does not hold its value outside the clock edge" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1351670645982 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rddata\[15\] LEDs.vhd(70) " "Can't infer register for \"rddata\[15\]\" at LEDs.vhd(70) because it does not hold its value outside the clock edge" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1351670645982 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rddata\[16\] LEDs.vhd(70) " "Can't infer register for \"rddata\[16\]\" at LEDs.vhd(70) because it does not hold its value outside the clock edge" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1351670645982 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rddata\[17\] LEDs.vhd(70) " "Can't infer register for \"rddata\[17\]\" at LEDs.vhd(70) because it does not hold its value outside the clock edge" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1351670645982 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rddata\[18\] LEDs.vhd(70) " "Can't infer register for \"rddata\[18\]\" at LEDs.vhd(70) because it does not hold its value outside the clock edge" {  } { { "../vhdl/LEDs.vhd" "" { Text "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/vhdl/LEDs.vhd" 70 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "" 0 -1 1351670645982 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "LEDs:LEDs_0 " "Can't elaborate user hierarchy \"LEDs:LEDs_0\"" {  } { { "System.bdf" "LEDs_0" { Schematic "D:/workspace/_EPFL/_ArchOrd_I/labs/CPU_new_board/quartus/System.bdf" { { 160 960 1096 336 "LEDs_0" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1 1351670645989 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 11 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 20 errors, 11 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1351670646320 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 31 09:04:06 2012 " "Processing ended: Wed Oct 31 09:04:06 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1351670646320 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1351670646320 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1351670646320 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1351670646320 ""}
