Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Mar 18 16:40:26 2015
| Host         : lazarus running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary -file postroute.timing_summary.rpt
| Design       : mkPktMerge
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 156 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.049       -0.224                     10                   40        0.054        0.000                      0                   40       -0.893       -3.921                       5                    25  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
CLK    {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                -0.049       -0.224                     10                   40        0.054        0.000                      0                   40       -0.893       -3.921                       5                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           10  Failing Endpoints,  Worst Slack       -0.049ns,  Total Violation       -0.224ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            5  Failing Endpoints,  Worst Slack       -0.893ns,  Total Violation       -3.921ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.049ns  (required time - arrival time)
  Source:                 fo/fifo_3/rp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_2/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK rise@1.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.216ns (34.908%)  route 0.403ns (65.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.658ns = ( 4.658 - 1.000 ) 
    Source Clock Delay      (SCD):    3.959ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.177     3.959    fo/fifo_3/CLK_IBUF_BUFG
    SLICE_X11Y191                                                     r  fo/fifo_3/rp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y191        FDRE (Prop_fdre_C_Q)         0.216     4.175 r  fo/fifo_3/rp_reg[2]/Q
                         net (fo=8, routed)           0.403     4.577    fo/fifo_3/ram1/Q[2]
    RAMB18_X0Y78         RAMB18E1                                     r  fo/fifo_3/ram1/mem_reg_2/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  CLK
                         net (fo=0)                   0.000     1.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.091     4.658    fo/fifo_3/ram1/CLK_IBUF_BUFG
    RAMB18_X0Y78                                                      r  fo/fifo_3/ram1/mem_reg_2/CLKARDCLK
                         clock pessimism              0.281     4.939    
                         clock uncertainty           -0.035     4.904    
    RAMB18_X0Y78         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375     4.529    fo/fifo_3/ram1/mem_reg_2
  -------------------------------------------------------------------
                         required time                          4.529    
                         arrival time                          -4.577    
  -------------------------------------------------------------------
                         slack                                 -0.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 fo/fifo_3/rp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.493%)  route 0.199ns (66.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.586     1.841    fo/fifo_3/CLK_IBUF_BUFG
    SLICE_X11Y192                                                     r  fo/fifo_3/rp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y192        FDRE (Prop_fdre_C_Q)         0.100     1.941 r  fo/fifo_3/rp_reg[4]/Q
                         net (fo=6, routed)           0.199     2.140    fo/fifo_3/ram1/Q[4]
    RAMB36_X0Y38         RAMB36E1                                     r  fo/fifo_3/ram1/mem_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  CLK_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     2.311    fo/fifo_3/ram1/CLK_IBUF_BUFG
    RAMB36_X0Y38                                                      r  fo/fifo_3/ram1/mem_reg_0/CLKARDCLK
                         clock pessimism             -0.408     1.903    
    RAMB36_X0Y38         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.086    fo/fifo_3/ram1/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform:           { 0 0.5 }
Period:             1.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893     1.000   -0.893  RAMB36_X0Y38  fo/fifo_3/ram1/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.350     0.500   0.150   SLICE_X9Y195  fo/fifo_3/rp_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350     0.500   0.150   SLICE_X8Y190  fo/fifo_3/empty_r_reg/C



