
//input ports
add mapped point Y[14] Y[14] -type PI PI
add mapped point Y[13] Y[13] -type PI PI
add mapped point Y[12] Y[12] -type PI PI
add mapped point Y[11] Y[11] -type PI PI
add mapped point Y[10] Y[10] -type PI PI
add mapped point Y[9] Y[9] -type PI PI
add mapped point Y[8] Y[8] -type PI PI
add mapped point Y[7] Y[7] -type PI PI
add mapped point Y[6] Y[6] -type PI PI
add mapped point Y[5] Y[5] -type PI PI
add mapped point Y[4] Y[4] -type PI PI
add mapped point Y[3] Y[3] -type PI PI
add mapped point Y[2] Y[2] -type PI PI
add mapped point Y[1] Y[1] -type PI PI
add mapped point Y[0] Y[0] -type PI PI
add mapped point clk clk -type PI PI
add mapped point rst rst -type PI PI

//output ports
add mapped point b[3] b[3] -type PO PO
add mapped point b[2] b[2] -type PO PO
add mapped point b[1] b[1] -type PO PO
add mapped point b[0] b[0] -type PO PO

//inout ports




//Sequential Pins
add mapped point out[0]/q out_reg[0]/Q -type DFF DFF
add mapped point out[1]/q out_reg[1]/Q -type DFF DFF
add mapped point out[2]/q out_reg[2]/Q -type DFF DFF
add mapped point out[3]/q out_reg[3]/Q -type DFF DFF



//Black Boxes



//Empty Modules as Blackboxes
