Analysis & Synthesis report for toolflow
Sun Nov 01 17:31:25 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor
 14. Parameter Settings for User Entity Instance: mem:IMem
 15. Parameter Settings for User Entity Instance: mem:DMem
 16. Parameter Settings for User Entity Instance: NBitstruct_FullAdder:adder
 17. Parameter Settings for User Entity Instance: ShiftL_2:shift2_ext_imm
 18. Parameter Settings for User Entity Instance: NBitstruct_FullAdder:adder2
 19. Parameter Settings for User Entity Instance: N_bit_2_1_MUX:MuxPCPlus4OrBranch
 20. Parameter Settings for User Entity Instance: ShiftL_2:jumpAddrShift2
 21. Parameter Settings for User Entity Instance: N_bit_2_1_MUX:MuxShouldJump
 22. Parameter Settings for User Entity Instance: N_bit_2_1_MUX:MuxFinalPCInput
 23. Parameter Settings for User Entity Instance: ProgramCounter:pc
 24. Parameter Settings for User Entity Instance: N_bit_2_1_MUX:MuxMemToReg
 25. Parameter Settings for User Entity Instance: N_bit_2_1_MUX:MuxJalMemToReg
 26. Parameter Settings for User Entity Instance: N_bit_2_1_MUX:MuxRegDst
 27. Parameter Settings for User Entity Instance: N_bit_2_1_MUX:MuxJalRegDst
 28. Parameter Settings for User Entity Instance: Register_File:RegisterFile
 29. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:Nbit_dff_0
 30. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:1:Nbit_dff_i
 31. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:2:Nbit_dff_i
 32. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:3:Nbit_dff_i
 33. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:4:Nbit_dff_i
 34. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:5:Nbit_dff_i
 35. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:6:Nbit_dff_i
 36. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:7:Nbit_dff_i
 37. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:8:Nbit_dff_i
 38. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:9:Nbit_dff_i
 39. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:10:Nbit_dff_i
 40. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:11:Nbit_dff_i
 41. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:12:Nbit_dff_i
 42. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:13:Nbit_dff_i
 43. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:14:Nbit_dff_i
 44. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:15:Nbit_dff_i
 45. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:16:Nbit_dff_i
 46. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:17:Nbit_dff_i
 47. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:18:Nbit_dff_i
 48. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:19:Nbit_dff_i
 49. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:20:Nbit_dff_i
 50. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:21:Nbit_dff_i
 51. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:22:Nbit_dff_i
 52. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:23:Nbit_dff_i
 53. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:24:Nbit_dff_i
 54. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:25:Nbit_dff_i
 55. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:26:Nbit_dff_i
 56. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:27:Nbit_dff_i
 57. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:28:Nbit_dff_i
 58. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:29:Nbit_dff_i
 59. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:30:Nbit_dff_i
 60. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:31:Nbit_dff_i
 61. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Mux_32_1:Mux_32_1_1
 62. Parameter Settings for User Entity Instance: Register_File:RegisterFile|Mux_32_1:Mux_32_1_2
 63. Parameter Settings for User Entity Instance: N_bit_2_1_MUX:MuxAluSource
 64. Parameter Settings for User Entity Instance: ALU_W_Barrel:AluWithBarrel
 65. Parameter Settings for User Entity Instance: ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1
 66. Parameter Settings for User Entity Instance: ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1
 67. Parameter Settings for User Entity Instance: ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|N_bit_2_1_MUX:two_one_MUX_select_input
 68. Parameter Settings for User Entity Instance: ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|N_bit_2_1_MUX:two_one_MUX_select_output
 69. Parameter Settings for User Entity Instance: ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1
 70. Parameter Settings for User Entity Instance: N_bit_2_1_MUX:MuxVarShift
 71. Parameter Settings for User Entity Instance: N_bit_2_1_MUX:MuxLoadUpperImm
 72. Port Connectivity Checks: "N_bit_2_1_MUX:MuxLoadUpperImm"
 73. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnebitMux:g_mux"
 74. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU32:ob_alu1|OnebitMux:g_mux"
 75. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU32:ob_alu1"
 76. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:30:ob_alu"
 77. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:29:ob_alu"
 78. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:28:ob_alu"
 79. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:27:ob_alu"
 80. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:26:ob_alu"
 81. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:25:ob_alu"
 82. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:24:ob_alu"
 83. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:23:ob_alu"
 84. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:22:ob_alu"
 85. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:21:ob_alu"
 86. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:20:ob_alu"
 87. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:19:ob_alu"
 88. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:18:ob_alu"
 89. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:17:ob_alu"
 90. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:16:ob_alu"
 91. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:15:ob_alu"
 92. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:14:ob_alu"
 93. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:13:ob_alu"
 94. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:12:ob_alu"
 95. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:11:ob_alu"
 96. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:10:ob_alu"
 97. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:9:ob_alu"
 98. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:8:ob_alu"
 99. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:7:ob_alu"
100. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:6:ob_alu"
101. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:5:ob_alu"
102. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:4:ob_alu"
103. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:3:ob_alu"
104. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:2:ob_alu"
105. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:1:ob_alu"
106. Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel"
107. Port Connectivity Checks: "Register_File:RegisterFile|Nbit_dff:Nbit_dff_0"
108. Port Connectivity Checks: "Register_File:RegisterFile"
109. Port Connectivity Checks: "N_bit_2_1_MUX:MuxJalRegDst"
110. Port Connectivity Checks: "NBitstruct_FullAdder:adder2"
111. Port Connectivity Checks: "ShiftL_2:shift2_ext_imm"
112. Port Connectivity Checks: "NBitstruct_FullAdder:adder"
113. Post-Synthesis Netlist Statistics for Top Partition
114. Elapsed Time Per Partition
115. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 01 17:31:24 2020           ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Standard Edition ;
; Revision Name                      ; toolflow                                        ;
; Top-level Entity Name              ; MIPS_Processor                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 114,494                                         ;
;     Total combinational functions  ; 48,030                                          ;
;     Dedicated logic registers      ; 66,560                                          ;
; Total registers                    ; 66560                                           ;
; Total pins                         ; 99                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; MIPS_Processor     ; toolflow           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                    ;
+-----------------------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                    ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                          ; Library ;
+-----------------------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; ../ModelSimWork/src/2_1_MUX.vhd                     ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/2_1_MUX.vhd                     ;         ;
; ../ModelSimWork/src/ALU_w_Barrel.vhd                ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ALU_w_Barrel.vhd                ;         ;
; ../ModelSimWork/src/Barrel_Shifter.vhd              ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Barrel_Shifter.vhd              ;         ;
; ../ModelSimWork/src/MIPS_Processor.vhd              ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd              ;         ;
; ../ModelSimWork/src/Mux_32_1.vhd                    ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Mux_32_1.vhd                    ;         ;
; ../ModelSimWork/src/NBit_ALU.vhd                    ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/NBit_ALU.vhd                    ;         ;
; ../ModelSimWork/src/NBitstruct_FullAdder.vhd        ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/NBitstruct_FullAdder.vhd        ;         ;
; ../ModelSimWork/src/N_bit_2_1_MUX.vhd               ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/N_bit_2_1_MUX.vhd               ;         ;
; ../ModelSimWork/src/Nbit_dff.vhd                    ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Nbit_dff.vhd                    ;         ;
; ../ModelSimWork/src/OnebitMux.vhd                   ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/OnebitMux.vhd                   ;         ;
; ../ModelSimWork/src/OnesBit_ALU.vhd                 ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/OnesBit_ALU.vhd                 ;         ;
; ../ModelSimWork/src/OnesBit_ALU32.vhd               ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/OnesBit_ALU32.vhd               ;         ;
; ../ModelSimWork/src/ProgramCounter.vhd              ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd              ;         ;
; ../ModelSimWork/src/Register_File.vhd               ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Register_File.vhd               ;         ;
; ../ModelSimWork/src/ShiftL_2.vhd                    ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ShiftL_2.vhd                    ;         ;
; ../ModelSimWork/src/SingleCycleProcessorControl.vhd ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd ;         ;
; ../ModelSimWork/src/aareg_package.vhd               ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/aareg_package.vhd               ;         ;
; ../ModelSimWork/src/andg2.vhd                       ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd                       ;         ;
; ../ModelSimWork/src/decoder_5_32.vhd                ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/decoder_5_32.vhd                ;         ;
; ../ModelSimWork/src/extender_16_32.vhd              ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/extender_16_32.vhd              ;         ;
; ../ModelSimWork/src/invg.vhd                        ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/invg.vhd                        ;         ;
; ../ModelSimWork/src/mem.vhd                         ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/mem.vhd                         ;         ;
; ../ModelSimWork/src/norG.vhd                        ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/norG.vhd                        ;         ;
; ../ModelSimWork/src/org2.vhd                        ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/org2.vhd                        ;         ;
; ../ModelSimWork/src/struct_FullAdder.vhd            ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/struct_FullAdder.vhd            ;         ;
; ../ModelSimWork/src/xorg2.vhd                       ; yes             ; User VHDL File  ; U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd                       ;         ;
+-----------------------------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 114,494    ;
;                                             ;            ;
; Total combinational functions               ; 48030      ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 46133      ;
;     -- 3 input functions                    ; 1061       ;
;     -- <=2 input functions                  ; 836        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 48030      ;
;     -- arithmetic mode                      ; 0          ;
;                                             ;            ;
; Total registers                             ; 66560      ;
;     -- Dedicated logic registers            ; 66560      ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 99         ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; iCLK~input ;
; Maximum fan-out                             ; 66560      ;
; Total fan-out                               ; 390200     ;
; Average fan-out                             ; 3.40       ;
+---------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Entity Name                 ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |MIPS_Processor                                   ; 48030 (16)          ; 66560 (0)                 ; 0           ; 0            ; 0       ; 0         ; 99   ; 0            ; |MIPS_Processor                                                                                                                                              ; MIPS_Processor              ; work         ;
;    |ALU_W_Barrel:AluWithBarrel|                   ; 493 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel                                                                                                                   ; ALU_W_Barrel                ; work         ;
;       |Barrel_Shifter:Barrel_Shifter1|            ; 185 (1)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1                                                                                    ; Barrel_Shifter              ; work         ;
;          |N_bit_2_1_MUX:two_one_MUX_select_input| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|N_bit_2_1_MUX:two_one_MUX_select_input                                             ; N_bit_2_1_MUX               ; work         ;
;             |two_one_MUX:\G1:31:two_one_MUX_i|    ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|N_bit_2_1_MUX:two_one_MUX_select_input|two_one_MUX:\G1:31:two_one_MUX_i            ; two_one_MUX                 ; work         ;
;                |org2:g_or1|                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|N_bit_2_1_MUX:two_one_MUX_select_input|two_one_MUX:\G1:31:two_one_MUX_i|org2:g_or1 ; org2                        ; work         ;
;          |two_one_MUX:\G1:10:two_one_MUX_1bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:10:two_one_MUX_1bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:10:two_one_MUX_1bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G1:11:two_one_MUX_1bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:11:two_one_MUX_1bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:11:two_one_MUX_1bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G1:12:two_one_MUX_1bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:12:two_one_MUX_1bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:12:two_one_MUX_1bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G1:13:two_one_MUX_1bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:13:two_one_MUX_1bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:13:two_one_MUX_1bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G1:14:two_one_MUX_1bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:14:two_one_MUX_1bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:14:two_one_MUX_1bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G1:16:two_one_MUX_1bit_i|  ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:16:two_one_MUX_1bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:16:two_one_MUX_1bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G1:17:two_one_MUX_1bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:17:two_one_MUX_1bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:17:two_one_MUX_1bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G1:18:two_one_MUX_1bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:18:two_one_MUX_1bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:18:two_one_MUX_1bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G1:19:two_one_MUX_1bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:19:two_one_MUX_1bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:19:two_one_MUX_1bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G1:20:two_one_MUX_1bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:20:two_one_MUX_1bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:20:two_one_MUX_1bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G1:21:two_one_MUX_1bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:21:two_one_MUX_1bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:21:two_one_MUX_1bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G1:22:two_one_MUX_1bit_i|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:22:two_one_MUX_1bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:22:two_one_MUX_1bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G1:23:two_one_MUX_1bit_i|  ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:23:two_one_MUX_1bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:23:two_one_MUX_1bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G1:24:two_one_MUX_1bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:24:two_one_MUX_1bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:24:two_one_MUX_1bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G1:25:two_one_MUX_1bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:25:two_one_MUX_1bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:25:two_one_MUX_1bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G1:26:two_one_MUX_1bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:26:two_one_MUX_1bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:26:two_one_MUX_1bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G1:27:two_one_MUX_1bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:27:two_one_MUX_1bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:27:two_one_MUX_1bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G1:28:two_one_MUX_1bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:28:two_one_MUX_1bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:28:two_one_MUX_1bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G1:29:two_one_MUX_1bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:29:two_one_MUX_1bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:29:two_one_MUX_1bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G1:2:two_one_MUX_1bit_i|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:2:two_one_MUX_1bit_i                                               ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:2:two_one_MUX_1bit_i|org2:g_or1                                    ; org2                        ; work         ;
;          |two_one_MUX:\G1:30:two_one_MUX_1bit_i|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:30:two_one_MUX_1bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:30:two_one_MUX_1bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G1:3:two_one_MUX_1bit_i|   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:3:two_one_MUX_1bit_i                                               ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:3:two_one_MUX_1bit_i|org2:g_or1                                    ; org2                        ; work         ;
;          |two_one_MUX:\G1:4:two_one_MUX_1bit_i|   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:4:two_one_MUX_1bit_i                                               ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:4:two_one_MUX_1bit_i|org2:g_or1                                    ; org2                        ; work         ;
;          |two_one_MUX:\G1:5:two_one_MUX_1bit_i|   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:5:two_one_MUX_1bit_i                                               ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:5:two_one_MUX_1bit_i|org2:g_or1                                    ; org2                        ; work         ;
;          |two_one_MUX:\G1:6:two_one_MUX_1bit_i|   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:6:two_one_MUX_1bit_i                                               ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:6:two_one_MUX_1bit_i|org2:g_or1                                    ; org2                        ; work         ;
;          |two_one_MUX:\G1:7:two_one_MUX_1bit_i|   ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:7:two_one_MUX_1bit_i                                               ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:7:two_one_MUX_1bit_i|org2:g_or1                                    ; org2                        ; work         ;
;          |two_one_MUX:\G1:8:two_one_MUX_1bit_i|   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:8:two_one_MUX_1bit_i                                               ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:8:two_one_MUX_1bit_i|org2:g_or1                                    ; org2                        ; work         ;
;          |two_one_MUX:\G1:9:two_one_MUX_1bit_i|   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:9:two_one_MUX_1bit_i                                               ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G1:9:two_one_MUX_1bit_i|org2:g_or1                                    ; org2                        ; work         ;
;          |two_one_MUX:\G2:10:two_one_MUX_2bit_i|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:10:two_one_MUX_2bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:10:two_one_MUX_2bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G2:11:two_one_MUX_2bit_i|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:11:two_one_MUX_2bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:11:two_one_MUX_2bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G2:13:two_one_MUX_2bit_i|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:13:two_one_MUX_2bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:13:two_one_MUX_2bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G2:15:two_one_MUX_2bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:15:two_one_MUX_2bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:15:two_one_MUX_2bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G2:28:two_one_MUX_2bit_i|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:28:two_one_MUX_2bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:28:two_one_MUX_2bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G2:29:two_one_MUX_2bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:29:two_one_MUX_2bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:29:two_one_MUX_2bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G2:4:two_one_MUX_2bit_i|   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:4:two_one_MUX_2bit_i                                               ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:4:two_one_MUX_2bit_i|org2:g_or1                                    ; org2                        ; work         ;
;          |two_one_MUX:\G2:5:two_one_MUX_2bit_i|   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:5:two_one_MUX_2bit_i                                               ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:5:two_one_MUX_2bit_i|org2:g_or1                                    ; org2                        ; work         ;
;          |two_one_MUX:\G2:6:two_one_MUX_2bit_i|   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:6:two_one_MUX_2bit_i                                               ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:6:two_one_MUX_2bit_i|org2:g_or1                                    ; org2                        ; work         ;
;          |two_one_MUX:\G2:7:two_one_MUX_2bit_i|   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:7:two_one_MUX_2bit_i                                               ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:7:two_one_MUX_2bit_i|org2:g_or1                                    ; org2                        ; work         ;
;          |two_one_MUX:\G2:8:two_one_MUX_2bit_i|   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:8:two_one_MUX_2bit_i                                               ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:8:two_one_MUX_2bit_i|org2:g_or1                                    ; org2                        ; work         ;
;          |two_one_MUX:\G2:9:two_one_MUX_2bit_i|   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:9:two_one_MUX_2bit_i                                               ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G2:9:two_one_MUX_2bit_i|org2:g_or1                                    ; org2                        ; work         ;
;          |two_one_MUX:\G3:10:two_one_MUX_4bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:10:two_one_MUX_4bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:10:two_one_MUX_4bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G3:11:two_one_MUX_4bit_i|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:11:two_one_MUX_4bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:11:two_one_MUX_4bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G3:12:two_one_MUX_4bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:12:two_one_MUX_4bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:12:two_one_MUX_4bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G3:13:two_one_MUX_4bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:13:two_one_MUX_4bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:13:two_one_MUX_4bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G3:14:two_one_MUX_4bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:14:two_one_MUX_4bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:14:two_one_MUX_4bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G3:15:two_one_MUX_4bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:15:two_one_MUX_4bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:15:two_one_MUX_4bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G3:16:two_one_MUX_4bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:16:two_one_MUX_4bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:16:two_one_MUX_4bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G3:17:two_one_MUX_4bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:17:two_one_MUX_4bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:17:two_one_MUX_4bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G3:18:two_one_MUX_4bit_i|  ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:18:two_one_MUX_4bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:18:two_one_MUX_4bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G3:19:two_one_MUX_4bit_i|  ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:19:two_one_MUX_4bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:19:two_one_MUX_4bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G3:20:two_one_MUX_4bit_i|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:20:two_one_MUX_4bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:20:two_one_MUX_4bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G3:21:two_one_MUX_4bit_i|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:21:two_one_MUX_4bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:21:two_one_MUX_4bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G3:22:two_one_MUX_4bit_i|  ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:22:two_one_MUX_4bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:22:two_one_MUX_4bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G3:23:two_one_MUX_4bit_i|  ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:23:two_one_MUX_4bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:23:two_one_MUX_4bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G3:24:two_one_MUX_4bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:24:two_one_MUX_4bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:24:two_one_MUX_4bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G3:25:two_one_MUX_4bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:25:two_one_MUX_4bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:25:two_one_MUX_4bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G3:26:two_one_MUX_4bit_i|  ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:26:two_one_MUX_4bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:26:two_one_MUX_4bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G3:27:two_one_MUX_4bit_i|  ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:27:two_one_MUX_4bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:27:two_one_MUX_4bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G3:8:two_one_MUX_4bit_i|   ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:8:two_one_MUX_4bit_i                                               ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:8:two_one_MUX_4bit_i|org2:g_or1                                    ; org2                        ; work         ;
;          |two_one_MUX:\G3:9:two_one_MUX_4bit_i|   ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:9:two_one_MUX_4bit_i                                               ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G3:9:two_one_MUX_4bit_i|org2:g_or1                                    ; org2                        ; work         ;
;          |two_one_MUX:\G4:29:two_one_MUX_8bit_i|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G4:29:two_one_MUX_8bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G4:29:two_one_MUX_8bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G4:30:two_one_MUX_8bit_i|  ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G4:30:two_one_MUX_8bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G4:30:two_one_MUX_8bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G4:31:two_one_MUX_8bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G4:31:two_one_MUX_8bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G4:31:two_one_MUX_8bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G5:20:two_one_MUX_8bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G5:20:two_one_MUX_8bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G5:20:two_one_MUX_8bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G5:21:two_one_MUX_8bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G5:21:two_one_MUX_8bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G5:21:two_one_MUX_8bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G5:22:two_one_MUX_8bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G5:22:two_one_MUX_8bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G5:22:two_one_MUX_8bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G5:23:two_one_MUX_8bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G5:23:two_one_MUX_8bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G5:23:two_one_MUX_8bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G6:16:two_one_MUX_16bit_i| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G6:16:two_one_MUX_16bit_i                                             ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G6:16:two_one_MUX_16bit_i|org2:g_or1                                  ; org2                        ; work         ;
;          |two_one_MUX:\G6:17:two_one_MUX_16bit_i| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G6:17:two_one_MUX_16bit_i                                             ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G6:17:two_one_MUX_16bit_i|org2:g_or1                                  ; org2                        ; work         ;
;          |two_one_MUX:\G6:18:two_one_MUX_16bit_i| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G6:18:two_one_MUX_16bit_i                                             ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G6:18:two_one_MUX_16bit_i|org2:g_or1                                  ; org2                        ; work         ;
;          |two_one_MUX:\G6:19:two_one_MUX_16bit_i| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G6:19:two_one_MUX_16bit_i                                             ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G6:19:two_one_MUX_16bit_i|org2:g_or1                                  ; org2                        ; work         ;
;          |two_one_MUX:\G6:27:two_one_MUX_16bit_i| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G6:27:two_one_MUX_16bit_i                                             ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G6:27:two_one_MUX_16bit_i|org2:g_or1                                  ; org2                        ; work         ;
;          |two_one_MUX:\G6:30:two_one_MUX_16bit_i| ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G6:30:two_one_MUX_16bit_i                                             ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G6:30:two_one_MUX_16bit_i|org2:g_or1                                  ; org2                        ; work         ;
;          |two_one_MUX:\G6:31:two_one_MUX_16bit_i| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G6:31:two_one_MUX_16bit_i                                             ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G6:31:two_one_MUX_16bit_i|org2:g_or1                                  ; org2                        ; work         ;
;          |two_one_MUX:\G7:0:two_one_MUX_16bit_i|  ; 7 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:0:two_one_MUX_16bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:0:two_one_MUX_16bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G7:10:two_one_MUX_16bit_i| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:10:two_one_MUX_16bit_i                                             ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:10:two_one_MUX_16bit_i|org2:g_or1                                  ; org2                        ; work         ;
;          |two_one_MUX:\G7:11:two_one_MUX_16bit_i| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:11:two_one_MUX_16bit_i                                             ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:11:two_one_MUX_16bit_i|org2:g_or1                                  ; org2                        ; work         ;
;          |two_one_MUX:\G7:12:two_one_MUX_16bit_i| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:12:two_one_MUX_16bit_i                                             ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:12:two_one_MUX_16bit_i|org2:g_or1                                  ; org2                        ; work         ;
;          |two_one_MUX:\G7:13:two_one_MUX_16bit_i| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:13:two_one_MUX_16bit_i                                             ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:13:two_one_MUX_16bit_i|org2:g_or1                                  ; org2                        ; work         ;
;          |two_one_MUX:\G7:14:two_one_MUX_16bit_i| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:14:two_one_MUX_16bit_i                                             ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:14:two_one_MUX_16bit_i|org2:g_or1                                  ; org2                        ; work         ;
;          |two_one_MUX:\G7:15:two_one_MUX_16bit_i| ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:15:two_one_MUX_16bit_i                                             ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:15:two_one_MUX_16bit_i|org2:g_or1                                  ; org2                        ; work         ;
;          |two_one_MUX:\G7:1:two_one_MUX_16bit_i|  ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:1:two_one_MUX_16bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:1:two_one_MUX_16bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G7:2:two_one_MUX_16bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:2:two_one_MUX_16bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:2:two_one_MUX_16bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G7:3:two_one_MUX_16bit_i|  ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:3:two_one_MUX_16bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:3:two_one_MUX_16bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G7:4:two_one_MUX_16bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:4:two_one_MUX_16bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:4:two_one_MUX_16bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G7:5:two_one_MUX_16bit_i|  ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:5:two_one_MUX_16bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:5:two_one_MUX_16bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G7:6:two_one_MUX_16bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:6:two_one_MUX_16bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:6:two_one_MUX_16bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G7:7:two_one_MUX_16bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:7:two_one_MUX_16bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:7:two_one_MUX_16bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G7:8:two_one_MUX_16bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:8:two_one_MUX_16bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:8:two_one_MUX_16bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:\G7:9:two_one_MUX_16bit_i|  ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:9:two_one_MUX_16bit_i                                              ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:9:two_one_MUX_16bit_i|org2:g_or1                                   ; org2                        ; work         ;
;          |two_one_MUX:two_one_MUX_2bit_31|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:two_one_MUX_2bit_31                                                    ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:two_one_MUX_2bit_31|org2:g_or1                                         ; org2                        ; work         ;
;          |two_one_MUX:two_one_MUX_4bit_31|        ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:two_one_MUX_4bit_31                                                    ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:two_one_MUX_4bit_31|org2:g_or1                                         ; org2                        ; work         ;
;       |NBit_ALU:NBit_ALU1|                        ; 229 (15)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1                                                                                                ; NBit_ALU                    ; work         ;
;          |OnesBit_ALU32:ob_alu1|                  ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU32:ob_alu1                                                                          ; OnesBit_ALU32               ; work         ;
;          |OnesBit_ALU:\G1:10:ob_alu|              ; 7 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:10:ob_alu                                                                      ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:10:ob_alu|struct_FullAdder:alu_FullAdder1                                      ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:10:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                            ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:11:ob_alu|              ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:11:ob_alu                                                                      ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:11:ob_alu|struct_FullAdder:alu_FullAdder1                                      ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:11:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                            ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:12:ob_alu|              ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:12:ob_alu                                                                      ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:12:ob_alu|struct_FullAdder:alu_FullAdder1                                      ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:12:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                            ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:13:ob_alu|              ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:13:ob_alu                                                                      ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:13:ob_alu|struct_FullAdder:alu_FullAdder1                                      ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:13:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                            ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:14:ob_alu|              ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:14:ob_alu                                                                      ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:14:ob_alu|struct_FullAdder:alu_FullAdder1                                      ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:14:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                            ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:15:ob_alu|              ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:15:ob_alu                                                                      ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:15:ob_alu|struct_FullAdder:alu_FullAdder1                                      ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:15:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                            ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:16:ob_alu|              ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:16:ob_alu                                                                      ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:16:ob_alu|struct_FullAdder:alu_FullAdder1                                      ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:16:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                            ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:17:ob_alu|              ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:17:ob_alu                                                                      ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:17:ob_alu|struct_FullAdder:alu_FullAdder1                                      ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:17:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                            ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:18:ob_alu|              ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:18:ob_alu                                                                      ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:18:ob_alu|struct_FullAdder:alu_FullAdder1                                      ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:18:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                            ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:19:ob_alu|              ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:19:ob_alu                                                                      ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:19:ob_alu|struct_FullAdder:alu_FullAdder1                                      ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:19:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                            ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:1:ob_alu|               ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:1:ob_alu                                                                       ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:1:ob_alu|struct_FullAdder:alu_FullAdder1                                       ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:1:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                             ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:20:ob_alu|              ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:20:ob_alu                                                                      ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:20:ob_alu|struct_FullAdder:alu_FullAdder1                                      ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:20:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                            ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:21:ob_alu|              ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:21:ob_alu                                                                      ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:21:ob_alu|struct_FullAdder:alu_FullAdder1                                      ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:21:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                            ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:22:ob_alu|              ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:22:ob_alu                                                                      ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:22:ob_alu|struct_FullAdder:alu_FullAdder1                                      ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:22:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                            ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:23:ob_alu|              ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:23:ob_alu                                                                      ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:23:ob_alu|struct_FullAdder:alu_FullAdder1                                      ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:23:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                            ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:24:ob_alu|              ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:24:ob_alu                                                                      ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:24:ob_alu|struct_FullAdder:alu_FullAdder1                                      ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:24:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                            ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:25:ob_alu|              ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:25:ob_alu                                                                      ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:25:ob_alu|struct_FullAdder:alu_FullAdder1                                      ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:25:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                            ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:26:ob_alu|              ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:26:ob_alu                                                                      ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:26:ob_alu|struct_FullAdder:alu_FullAdder1                                      ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:26:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                            ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:27:ob_alu|              ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:27:ob_alu                                                                      ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:27:ob_alu|struct_FullAdder:alu_FullAdder1                                      ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:27:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                            ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:28:ob_alu|              ; 8 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:28:ob_alu                                                                      ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:28:ob_alu|struct_FullAdder:alu_FullAdder1                                      ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:28:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                            ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:29:ob_alu|              ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:29:ob_alu                                                                      ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:29:ob_alu|struct_FullAdder:alu_FullAdder1                                      ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:29:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                            ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:2:ob_alu|               ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:2:ob_alu                                                                       ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:2:ob_alu|struct_FullAdder:alu_FullAdder1                                       ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:2:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                             ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:30:ob_alu|              ; 11 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:30:ob_alu                                                                      ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:30:ob_alu|struct_FullAdder:alu_FullAdder1                                      ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:30:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                            ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:3:ob_alu|               ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:3:ob_alu                                                                       ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:3:ob_alu|struct_FullAdder:alu_FullAdder1                                       ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:3:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                             ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:4:ob_alu|               ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:4:ob_alu                                                                       ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:4:ob_alu|struct_FullAdder:alu_FullAdder1                                       ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:4:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                             ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:5:ob_alu|               ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:5:ob_alu                                                                       ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:5:ob_alu|struct_FullAdder:alu_FullAdder1                                       ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:5:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                             ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:6:ob_alu|               ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:6:ob_alu                                                                       ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:6:ob_alu|struct_FullAdder:alu_FullAdder1                                       ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:6:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                             ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:7:ob_alu|               ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:7:ob_alu                                                                       ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:7:ob_alu|struct_FullAdder:alu_FullAdder1                                       ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:7:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                             ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:8:ob_alu|               ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:8:ob_alu                                                                       ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:8:ob_alu|struct_FullAdder:alu_FullAdder1                                       ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:8:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                             ; org2                        ; work         ;
;          |OnesBit_ALU:\G1:9:ob_alu|               ; 6 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:9:ob_alu                                                                       ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:9:ob_alu|struct_FullAdder:alu_FullAdder1                                       ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:9:ob_alu|struct_FullAdder:alu_FullAdder1|org2:org1                             ; org2                        ; work         ;
;          |OnesBit_ALU:ob_alu0|                    ; 20 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:ob_alu0                                                                            ; OnesBit_ALU                 ; work         ;
;             |struct_FullAdder:alu_FullAdder1|     ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:ob_alu0|struct_FullAdder:alu_FullAdder1                                            ; struct_FullAdder            ; work         ;
;                |org2:org1|                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:ob_alu0|struct_FullAdder:alu_FullAdder1|org2:org1                                  ; org2                        ; work         ;
;       |N_bit_2_1_MUX:N_bit_2_1_MUX1|              ; 79 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1                                                                                      ; N_bit_2_1_MUX               ; work         ;
;          |two_one_MUX:\G1:0:two_one_MUX_i|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:0:two_one_MUX_i                                                      ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:0:two_one_MUX_i|org2:g_or1                                           ; org2                        ; work         ;
;          |two_one_MUX:\G1:10:two_one_MUX_i|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:10:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:10:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:11:two_one_MUX_i|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:11:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:11:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:12:two_one_MUX_i|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:12:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:12:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:13:two_one_MUX_i|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:13:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:13:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:14:two_one_MUX_i|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:14:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:14:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:15:two_one_MUX_i|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:15:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:15:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:16:two_one_MUX_i|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:16:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:16:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:17:two_one_MUX_i|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:17:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:17:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:18:two_one_MUX_i|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:18:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:18:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:19:two_one_MUX_i|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:19:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:19:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:1:two_one_MUX_i|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:1:two_one_MUX_i                                                      ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:1:two_one_MUX_i|org2:g_or1                                           ; org2                        ; work         ;
;          |two_one_MUX:\G1:20:two_one_MUX_i|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:20:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:20:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:21:two_one_MUX_i|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:21:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:21:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:22:two_one_MUX_i|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:22:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:22:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:23:two_one_MUX_i|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:23:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:23:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:24:two_one_MUX_i|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:24:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:24:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:25:two_one_MUX_i|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:25:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:25:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:26:two_one_MUX_i|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:26:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:26:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:27:two_one_MUX_i|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:27:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:27:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:28:two_one_MUX_i|       ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:28:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:28:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:29:two_one_MUX_i|       ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:29:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:29:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:2:two_one_MUX_i|        ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:2:two_one_MUX_i                                                      ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:2:two_one_MUX_i|org2:g_or1                                           ; org2                        ; work         ;
;          |two_one_MUX:\G1:30:two_one_MUX_i|       ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:30:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:30:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:31:two_one_MUX_i|       ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:31:two_one_MUX_i                                                     ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:31:two_one_MUX_i|org2:g_or1                                          ; org2                        ; work         ;
;          |two_one_MUX:\G1:3:two_one_MUX_i|        ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:3:two_one_MUX_i                                                      ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:3:two_one_MUX_i|org2:g_or1                                           ; org2                        ; work         ;
;          |two_one_MUX:\G1:4:two_one_MUX_i|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:4:two_one_MUX_i                                                      ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:4:two_one_MUX_i|org2:g_or1                                           ; org2                        ; work         ;
;          |two_one_MUX:\G1:5:two_one_MUX_i|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:5:two_one_MUX_i                                                      ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:5:two_one_MUX_i|org2:g_or1                                           ; org2                        ; work         ;
;          |two_one_MUX:\G1:6:two_one_MUX_i|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:6:two_one_MUX_i                                                      ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:6:two_one_MUX_i|org2:g_or1                                           ; org2                        ; work         ;
;          |two_one_MUX:\G1:7:two_one_MUX_i|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:7:two_one_MUX_i                                                      ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:7:two_one_MUX_i|org2:g_or1                                           ; org2                        ; work         ;
;          |two_one_MUX:\G1:8:two_one_MUX_i|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:8:two_one_MUX_i                                                      ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:8:two_one_MUX_i|org2:g_or1                                           ; org2                        ; work         ;
;          |two_one_MUX:\G1:9:two_one_MUX_i|        ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:9:two_one_MUX_i                                                      ; two_one_MUX                 ; work         ;
;             |org2:g_or1|                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:9:two_one_MUX_i|org2:g_or1                                           ; org2                        ; work         ;
;    |NBitstruct_FullAdder:adder2|                  ; 34 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2                                                                                                                  ; NBitstruct_FullAdder        ; work         ;
;       |struct_FullAdder:\g_FA:10:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:10:FA1                                                                                    ; struct_FullAdder            ; work         ;
;          |org2:org1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:10:FA1|org2:org1                                                                          ; org2                        ; work         ;
;       |struct_FullAdder:\g_FA:11:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:11:FA1                                                                                    ; struct_FullAdder            ; work         ;
;          |org2:org1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:11:FA1|org2:org1                                                                          ; org2                        ; work         ;
;       |struct_FullAdder:\g_FA:12:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:12:FA1                                                                                    ; struct_FullAdder            ; work         ;
;          |org2:org1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:12:FA1|org2:org1                                                                          ; org2                        ; work         ;
;       |struct_FullAdder:\g_FA:13:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:13:FA1                                                                                    ; struct_FullAdder            ; work         ;
;          |org2:org1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:13:FA1|org2:org1                                                                          ; org2                        ; work         ;
;       |struct_FullAdder:\g_FA:14:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:14:FA1                                                                                    ; struct_FullAdder            ; work         ;
;          |org2:org1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:14:FA1|org2:org1                                                                          ; org2                        ; work         ;
;       |struct_FullAdder:\g_FA:15:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:15:FA1                                                                                    ; struct_FullAdder            ; work         ;
;          |org2:org1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:15:FA1|org2:org1                                                                          ; org2                        ; work         ;
;       |struct_FullAdder:\g_FA:16:FA1|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:16:FA1                                                                                    ; struct_FullAdder            ; work         ;
;          |org2:org1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:16:FA1|org2:org1                                                                          ; org2                        ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:16:FA1|xorg2:xor2                                                                         ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:17:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:17:FA1                                                                                    ; struct_FullAdder            ; work         ;
;          |org2:org1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:17:FA1|org2:org1                                                                          ; org2                        ; work         ;
;       |struct_FullAdder:\g_FA:18:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:18:FA1                                                                                    ; struct_FullAdder            ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:18:FA1|xorg2:xor2                                                                         ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:19:FA1|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:19:FA1                                                                                    ; struct_FullAdder            ; work         ;
;          |org2:org1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:19:FA1|org2:org1                                                                          ; org2                        ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:19:FA1|xorg2:xor2                                                                         ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:20:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:20:FA1                                                                                    ; struct_FullAdder            ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:20:FA1|xorg2:xor2                                                                         ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:21:FA1|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:21:FA1                                                                                    ; struct_FullAdder            ; work         ;
;          |org2:org1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:21:FA1|org2:org1                                                                          ; org2                        ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:21:FA1|xorg2:xor2                                                                         ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:22:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:22:FA1                                                                                    ; struct_FullAdder            ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:22:FA1|xorg2:xor2                                                                         ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:23:FA1|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:23:FA1                                                                                    ; struct_FullAdder            ; work         ;
;          |org2:org1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:23:FA1|org2:org1                                                                          ; org2                        ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:23:FA1|xorg2:xor2                                                                         ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:25:FA1|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:25:FA1                                                                                    ; struct_FullAdder            ; work         ;
;          |org2:org1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:25:FA1|org2:org1                                                                          ; org2                        ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:25:FA1|xorg2:xor2                                                                         ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:27:FA1|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:27:FA1                                                                                    ; struct_FullAdder            ; work         ;
;          |org2:org1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:27:FA1|org2:org1                                                                          ; org2                        ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:27:FA1|xorg2:xor2                                                                         ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:28:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:28:FA1                                                                                    ; struct_FullAdder            ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:28:FA1|xorg2:xor2                                                                         ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:29:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:29:FA1                                                                                    ; struct_FullAdder            ; work         ;
;          |org2:org1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:29:FA1|org2:org1                                                                          ; org2                        ; work         ;
;       |struct_FullAdder:\g_FA:3:FA1|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:3:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |org2:org1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:3:FA1|org2:org1                                                                           ; org2                        ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:3:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:4:FA1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:4:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |org2:org1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:4:FA1|org2:org1                                                                           ; org2                        ; work         ;
;       |struct_FullAdder:\g_FA:5:FA1|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:5:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |org2:org1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:5:FA1|org2:org1                                                                           ; org2                        ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:5:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:6:FA1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:6:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |org2:org1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:6:FA1|org2:org1                                                                           ; org2                        ; work         ;
;       |struct_FullAdder:\g_FA:7:FA1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:7:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |org2:org1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:7:FA1|org2:org1                                                                           ; org2                        ; work         ;
;       |struct_FullAdder:\g_FA:8:FA1|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:8:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |org2:org1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:8:FA1|org2:org1                                                                           ; org2                        ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:8:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:9:FA1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:9:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |org2:org1|                              ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder2|struct_FullAdder:\g_FA:9:FA1|org2:org1                                                                           ; org2                        ; work         ;
;    |NBitstruct_FullAdder:adder|                   ; 43 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder                                                                                                                   ; NBitstruct_FullAdder        ; work         ;
;       |struct_FullAdder:\g_FA:10:FA1|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:10:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |andg2:and1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:10:FA1|andg2:and1                                                                          ; andg2                       ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:10:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:11:FA1|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:11:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |andg2:and1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:11:FA1|andg2:and1                                                                          ; andg2                       ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:11:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:12:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:12:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |andg2:and1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:12:FA1|andg2:and1                                                                          ; andg2                       ; work         ;
;       |struct_FullAdder:\g_FA:13:FA1|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:13:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |andg2:and1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:13:FA1|andg2:and1                                                                          ; andg2                       ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:13:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:14:FA1|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:14:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |andg2:and1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:14:FA1|andg2:and1                                                                          ; andg2                       ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:14:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:15:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:15:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |andg2:and1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:15:FA1|andg2:and1                                                                          ; andg2                       ; work         ;
;       |struct_FullAdder:\g_FA:16:FA1|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:16:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |andg2:and1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:16:FA1|andg2:and1                                                                          ; andg2                       ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:16:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:17:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:17:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:17:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:18:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:18:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:18:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:19:FA1|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:19:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |andg2:and1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:19:FA1|andg2:and1                                                                          ; andg2                       ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:19:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:20:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:20:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:20:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:21:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:21:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:21:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:22:FA1|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:22:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |andg2:and1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:22:FA1|andg2:and1                                                                          ; andg2                       ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:22:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:23:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:23:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:23:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:24:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:24:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:24:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:25:FA1|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:25:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |andg2:and1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:25:FA1|andg2:and1                                                                          ; andg2                       ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:25:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:26:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:26:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:26:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:27:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:27:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:27:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:28:FA1|             ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:28:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |andg2:and1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:28:FA1|andg2:and1                                                                          ; andg2                       ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:28:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:29:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:29:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:29:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:30:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:30:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:30:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:31:FA1|             ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:31:FA1                                                                                     ; struct_FullAdder            ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:31:FA1|xorg2:xor2                                                                          ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:3:FA1|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:3:FA1                                                                                      ; struct_FullAdder            ; work         ;
;          |andg2:and1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:3:FA1|andg2:and1                                                                           ; andg2                       ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:3:FA1|xorg2:xor2                                                                           ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:4:FA1|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:4:FA1                                                                                      ; struct_FullAdder            ; work         ;
;          |andg2:and1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:4:FA1|andg2:and1                                                                           ; andg2                       ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:4:FA1|xorg2:xor2                                                                           ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:5:FA1|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:5:FA1                                                                                      ; struct_FullAdder            ; work         ;
;          |andg2:and1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:5:FA1|andg2:and1                                                                           ; andg2                       ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:5:FA1|xorg2:xor2                                                                           ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:6:FA1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:6:FA1                                                                                      ; struct_FullAdder            ; work         ;
;          |andg2:and1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:6:FA1|andg2:and1                                                                           ; andg2                       ; work         ;
;       |struct_FullAdder:\g_FA:7:FA1|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:7:FA1                                                                                      ; struct_FullAdder            ; work         ;
;          |andg2:and1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:7:FA1|andg2:and1                                                                           ; andg2                       ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:7:FA1|xorg2:xor2                                                                           ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:8:FA1|              ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:8:FA1                                                                                      ; struct_FullAdder            ; work         ;
;          |andg2:and1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:8:FA1|andg2:and1                                                                           ; andg2                       ; work         ;
;          |xorg2:xor2|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:8:FA1|xorg2:xor2                                                                           ; xorg2                       ; work         ;
;       |struct_FullAdder:\g_FA:9:FA1|              ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:9:FA1                                                                                      ; struct_FullAdder            ; work         ;
;          |andg2:and1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:9:FA1|andg2:and1                                                                           ; andg2                       ; work         ;
;    |N_bit_2_1_MUX:MuxAluSource|                   ; 35 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource                                                                                                                   ; N_bit_2_1_MUX               ; work         ;
;       |two_one_MUX:\G1:0:two_one_MUX_i|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:0:two_one_MUX_i                                                                                   ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:0:two_one_MUX_i|org2:g_or1                                                                        ; org2                        ; work         ;
;       |two_one_MUX:\G1:10:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:10:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:10:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:11:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:11:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:11:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:12:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:12:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:12:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:13:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:13:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:13:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:14:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:14:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:14:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:15:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:15:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:15:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:16:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:16:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:16:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:17:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:17:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:17:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:18:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:18:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:18:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:19:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:19:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:19:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:1:two_one_MUX_i|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:1:two_one_MUX_i                                                                                   ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:1:two_one_MUX_i|org2:g_or1                                                                        ; org2                        ; work         ;
;       |two_one_MUX:\G1:20:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:20:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:20:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:21:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:21:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:21:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:22:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:22:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:22:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:23:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:23:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:23:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:24:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:24:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:24:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:25:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:25:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:25:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:26:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:26:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:26:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:27:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:27:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:27:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:28:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:28:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:28:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:29:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:29:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:29:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:2:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:2:two_one_MUX_i                                                                                   ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:2:two_one_MUX_i|org2:g_or1                                                                        ; org2                        ; work         ;
;       |two_one_MUX:\G1:30:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:30:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:30:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:31:two_one_MUX_i|          ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:31:two_one_MUX_i                                                                                  ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:31:two_one_MUX_i|org2:g_or1                                                                       ; org2                        ; work         ;
;       |two_one_MUX:\G1:3:two_one_MUX_i|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:3:two_one_MUX_i                                                                                   ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:3:two_one_MUX_i|org2:g_or1                                                                        ; org2                        ; work         ;
;       |two_one_MUX:\G1:4:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:4:two_one_MUX_i                                                                                   ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:4:two_one_MUX_i|org2:g_or1                                                                        ; org2                        ; work         ;
;       |two_one_MUX:\G1:5:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:5:two_one_MUX_i                                                                                   ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:5:two_one_MUX_i|org2:g_or1                                                                        ; org2                        ; work         ;
;       |two_one_MUX:\G1:6:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:6:two_one_MUX_i                                                                                   ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:6:two_one_MUX_i|org2:g_or1                                                                        ; org2                        ; work         ;
;       |two_one_MUX:\G1:7:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:7:two_one_MUX_i                                                                                   ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:7:two_one_MUX_i|org2:g_or1                                                                        ; org2                        ; work         ;
;       |two_one_MUX:\G1:8:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:8:two_one_MUX_i                                                                                   ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:8:two_one_MUX_i|org2:g_or1                                                                        ; org2                        ; work         ;
;       |two_one_MUX:\G1:9:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:9:two_one_MUX_i                                                                                   ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxAluSource|two_one_MUX:\G1:9:two_one_MUX_i|org2:g_or1                                                                        ; org2                        ; work         ;
;    |N_bit_2_1_MUX:MuxFinalPCInput|                ; 75 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput                                                                                                                ; N_bit_2_1_MUX               ; work         ;
;       |two_one_MUX:\G1:0:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:0:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:0:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:10:two_one_MUX_i|          ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:10:two_one_MUX_i                                                                               ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:10:two_one_MUX_i|org2:g_or1                                                                    ; org2                        ; work         ;
;       |two_one_MUX:\G1:11:two_one_MUX_i|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:11:two_one_MUX_i                                                                               ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:11:two_one_MUX_i|org2:g_or1                                                                    ; org2                        ; work         ;
;       |two_one_MUX:\G1:12:two_one_MUX_i|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:12:two_one_MUX_i                                                                               ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:12:two_one_MUX_i|org2:g_or1                                                                    ; org2                        ; work         ;
;       |two_one_MUX:\G1:13:two_one_MUX_i|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:13:two_one_MUX_i                                                                               ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:13:two_one_MUX_i|org2:g_or1                                                                    ; org2                        ; work         ;
;       |two_one_MUX:\G1:14:two_one_MUX_i|          ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:14:two_one_MUX_i                                                                               ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:14:two_one_MUX_i|org2:g_or1                                                                    ; org2                        ; work         ;
;       |two_one_MUX:\G1:15:two_one_MUX_i|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:15:two_one_MUX_i                                                                               ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:15:two_one_MUX_i|org2:g_or1                                                                    ; org2                        ; work         ;
;       |two_one_MUX:\G1:16:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:16:two_one_MUX_i                                                                               ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:16:two_one_MUX_i|org2:g_or1                                                                    ; org2                        ; work         ;
;       |two_one_MUX:\G1:17:two_one_MUX_i|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:17:two_one_MUX_i                                                                               ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:17:two_one_MUX_i|org2:g_or1                                                                    ; org2                        ; work         ;
;       |two_one_MUX:\G1:18:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:18:two_one_MUX_i                                                                               ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:18:two_one_MUX_i|org2:g_or1                                                                    ; org2                        ; work         ;
;       |two_one_MUX:\G1:19:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:19:two_one_MUX_i                                                                               ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:19:two_one_MUX_i|org2:g_or1                                                                    ; org2                        ; work         ;
;       |two_one_MUX:\G1:1:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:1:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:1:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:20:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:20:two_one_MUX_i                                                                               ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:20:two_one_MUX_i|org2:g_or1                                                                    ; org2                        ; work         ;
;       |two_one_MUX:\G1:21:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:21:two_one_MUX_i                                                                               ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:21:two_one_MUX_i|org2:g_or1                                                                    ; org2                        ; work         ;
;       |two_one_MUX:\G1:22:two_one_MUX_i|          ; 6 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:22:two_one_MUX_i                                                                               ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:22:two_one_MUX_i|org2:g_or1                                                                    ; org2                        ; work         ;
;       |two_one_MUX:\G1:23:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:23:two_one_MUX_i                                                                               ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:23:two_one_MUX_i|org2:g_or1                                                                    ; org2                        ; work         ;
;       |two_one_MUX:\G1:24:two_one_MUX_i|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:24:two_one_MUX_i                                                                               ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:24:two_one_MUX_i|org2:g_or1                                                                    ; org2                        ; work         ;
;       |two_one_MUX:\G1:25:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:25:two_one_MUX_i                                                                               ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:25:two_one_MUX_i|org2:g_or1                                                                    ; org2                        ; work         ;
;       |two_one_MUX:\G1:26:two_one_MUX_i|          ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:26:two_one_MUX_i                                                                               ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:26:two_one_MUX_i|org2:g_or1                                                                    ; org2                        ; work         ;
;       |two_one_MUX:\G1:27:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:27:two_one_MUX_i                                                                               ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:27:two_one_MUX_i|org2:g_or1                                                                    ; org2                        ; work         ;
;       |two_one_MUX:\G1:2:two_one_MUX_i|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:2:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:2:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:3:two_one_MUX_i|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:3:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:3:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:4:two_one_MUX_i|           ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:4:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:4:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:5:two_one_MUX_i|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:5:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:5:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:6:two_one_MUX_i|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:6:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:6:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:7:two_one_MUX_i|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:7:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:7:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:8:two_one_MUX_i|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:8:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:8:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:9:two_one_MUX_i|           ; 3 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:9:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxFinalPCInput|two_one_MUX:\G1:9:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;    |N_bit_2_1_MUX:MuxJalMemToReg|                 ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg                                                                                                                 ; N_bit_2_1_MUX               ; work         ;
;       |two_one_MUX:\G1:0:two_one_MUX_i|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:0:two_one_MUX_i                                                                                 ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:0:two_one_MUX_i|org2:g_or1                                                                      ; org2                        ; work         ;
;       |two_one_MUX:\G1:10:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:10:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:10:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:11:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:11:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:11:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:12:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:12:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:12:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:13:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:13:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:13:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:14:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:14:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:14:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:15:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:15:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:15:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:16:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:16:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:16:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:17:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:17:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:17:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:18:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:18:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:18:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:19:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:19:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:19:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:1:two_one_MUX_i|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:1:two_one_MUX_i                                                                                 ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:1:two_one_MUX_i|org2:g_or1                                                                      ; org2                        ; work         ;
;       |two_one_MUX:\G1:20:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:20:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:20:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:21:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:21:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:21:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:22:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:22:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:22:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:23:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:23:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:23:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:24:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:24:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:24:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:25:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:25:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:25:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:26:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:26:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:26:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:27:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:27:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:27:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:28:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:28:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:28:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:29:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:29:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:29:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:2:two_one_MUX_i|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:2:two_one_MUX_i                                                                                 ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:2:two_one_MUX_i|org2:g_or1                                                                      ; org2                        ; work         ;
;       |two_one_MUX:\G1:30:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:30:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:30:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:31:two_one_MUX_i|          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:31:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:31:two_one_MUX_i|org2:g_or1                                                                     ; org2                        ; work         ;
;       |two_one_MUX:\G1:3:two_one_MUX_i|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:3:two_one_MUX_i                                                                                 ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:3:two_one_MUX_i|org2:g_or1                                                                      ; org2                        ; work         ;
;       |two_one_MUX:\G1:4:two_one_MUX_i|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:4:two_one_MUX_i                                                                                 ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:4:two_one_MUX_i|org2:g_or1                                                                      ; org2                        ; work         ;
;       |two_one_MUX:\G1:5:two_one_MUX_i|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:5:two_one_MUX_i                                                                                 ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:5:two_one_MUX_i|org2:g_or1                                                                      ; org2                        ; work         ;
;       |two_one_MUX:\G1:6:two_one_MUX_i|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:6:two_one_MUX_i                                                                                 ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:6:two_one_MUX_i|org2:g_or1                                                                      ; org2                        ; work         ;
;       |two_one_MUX:\G1:7:two_one_MUX_i|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:7:two_one_MUX_i                                                                                 ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:7:two_one_MUX_i|org2:g_or1                                                                      ; org2                        ; work         ;
;       |two_one_MUX:\G1:8:two_one_MUX_i|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:8:two_one_MUX_i                                                                                 ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:8:two_one_MUX_i|org2:g_or1                                                                      ; org2                        ; work         ;
;       |two_one_MUX:\G1:9:two_one_MUX_i|           ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:9:two_one_MUX_i                                                                                 ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:9:two_one_MUX_i|org2:g_or1                                                                      ; org2                        ; work         ;
;    |N_bit_2_1_MUX:MuxJalRegDst|                   ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalRegDst                                                                                                                   ; N_bit_2_1_MUX               ; work         ;
;       |two_one_MUX:\G1:0:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalRegDst|two_one_MUX:\G1:0:two_one_MUX_i                                                                                   ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalRegDst|two_one_MUX:\G1:0:two_one_MUX_i|org2:g_or1                                                                        ; org2                        ; work         ;
;       |two_one_MUX:\G1:1:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalRegDst|two_one_MUX:\G1:1:two_one_MUX_i                                                                                   ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalRegDst|two_one_MUX:\G1:1:two_one_MUX_i|org2:g_or1                                                                        ; org2                        ; work         ;
;       |two_one_MUX:\G1:2:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalRegDst|two_one_MUX:\G1:2:two_one_MUX_i                                                                                   ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalRegDst|two_one_MUX:\G1:2:two_one_MUX_i|org2:g_or1                                                                        ; org2                        ; work         ;
;       |two_one_MUX:\G1:3:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalRegDst|two_one_MUX:\G1:3:two_one_MUX_i                                                                                   ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalRegDst|two_one_MUX:\G1:3:two_one_MUX_i|org2:g_or1                                                                        ; org2                        ; work         ;
;       |two_one_MUX:\G1:4:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalRegDst|two_one_MUX:\G1:4:two_one_MUX_i                                                                                   ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalRegDst|two_one_MUX:\G1:4:two_one_MUX_i|org2:g_or1                                                                        ; org2                        ; work         ;
;    |N_bit_2_1_MUX:MuxLoadUpperImm|                ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxLoadUpperImm                                                                                                                ; N_bit_2_1_MUX               ; work         ;
;       |two_one_MUX:\G1:0:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxLoadUpperImm|two_one_MUX:\G1:0:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |andg2:g_and1|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxLoadUpperImm|two_one_MUX:\G1:0:two_one_MUX_i|andg2:g_and1                                                                   ; andg2                       ; work         ;
;       |two_one_MUX:\G1:1:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxLoadUpperImm|two_one_MUX:\G1:1:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |andg2:g_and1|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxLoadUpperImm|two_one_MUX:\G1:1:two_one_MUX_i|andg2:g_and1                                                                   ; andg2                       ; work         ;
;       |two_one_MUX:\G1:2:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxLoadUpperImm|two_one_MUX:\G1:2:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |andg2:g_and1|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxLoadUpperImm|two_one_MUX:\G1:2:two_one_MUX_i|andg2:g_and1                                                                   ; andg2                       ; work         ;
;       |two_one_MUX:\G1:3:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxLoadUpperImm|two_one_MUX:\G1:3:two_one_MUX_i                                                                                ; two_one_MUX                 ; work         ;
;          |andg2:g_and1|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxLoadUpperImm|two_one_MUX:\G1:3:two_one_MUX_i|andg2:g_and1                                                                   ; andg2                       ; work         ;
;    |N_bit_2_1_MUX:MuxVarShift|                    ; 4 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxVarShift                                                                                                                    ; N_bit_2_1_MUX               ; work         ;
;       |two_one_MUX:\G1:0:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxVarShift|two_one_MUX:\G1:0:two_one_MUX_i                                                                                    ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxVarShift|two_one_MUX:\G1:0:two_one_MUX_i|org2:g_or1                                                                         ; org2                        ; work         ;
;       |two_one_MUX:\G1:1:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxVarShift|two_one_MUX:\G1:1:two_one_MUX_i                                                                                    ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxVarShift|two_one_MUX:\G1:1:two_one_MUX_i|org2:g_or1                                                                         ; org2                        ; work         ;
;       |two_one_MUX:\G1:2:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxVarShift|two_one_MUX:\G1:2:two_one_MUX_i                                                                                    ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxVarShift|two_one_MUX:\G1:2:two_one_MUX_i|org2:g_or1                                                                         ; org2                        ; work         ;
;       |two_one_MUX:\G1:3:two_one_MUX_i|           ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxVarShift|two_one_MUX:\G1:3:two_one_MUX_i                                                                                    ; two_one_MUX                 ; work         ;
;          |org2:g_or1|                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|N_bit_2_1_MUX:MuxVarShift|two_one_MUX:\G1:3:two_one_MUX_i|org2:g_or1                                                                         ; org2                        ; work         ;
;    |ProgramCounter:pc|                            ; 8 (8)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|ProgramCounter:pc                                                                                                                            ; ProgramCounter              ; work         ;
;    |Register_File:RegisterFile|                   ; 1332 (0)            ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile                                                                                                                   ; Register_File               ; work         ;
;       |Mux_32_1:Mux_32_1_1|                       ; 648 (648)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Mux_32_1:Mux_32_1_1                                                                                               ; Mux_32_1                    ; work         ;
;       |Mux_32_1:Mux_32_1_2|                       ; 645 (645)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Mux_32_1:Mux_32_1_2                                                                                               ; Mux_32_1                    ; work         ;
;       |Nbit_dff:\G2:10:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:10:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:11:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:11:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:12:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:12:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:13:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:13:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:14:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:14:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:15:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:15:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:16:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:16:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:17:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:17:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:18:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:18:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:19:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:19:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:1:Nbit_dff_i|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:1:Nbit_dff_i                                                                                         ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:20:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:20:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:21:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:21:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:22:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:22:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:23:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:23:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:24:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:24:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:25:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:25:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:26:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:26:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:27:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:27:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:28:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:28:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:29:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:29:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:2:Nbit_dff_i|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:2:Nbit_dff_i                                                                                         ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:30:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:30:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:31:Nbit_dff_i|                ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:31:Nbit_dff_i                                                                                        ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:3:Nbit_dff_i|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:3:Nbit_dff_i                                                                                         ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:4:Nbit_dff_i|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:4:Nbit_dff_i                                                                                         ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:5:Nbit_dff_i|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:5:Nbit_dff_i                                                                                         ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:6:Nbit_dff_i|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:6:Nbit_dff_i                                                                                         ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:7:Nbit_dff_i|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:7:Nbit_dff_i                                                                                         ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:8:Nbit_dff_i|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:8:Nbit_dff_i                                                                                         ; Nbit_dff                    ; work         ;
;       |Nbit_dff:\G2:9:Nbit_dff_i|                 ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|Nbit_dff:\G2:9:Nbit_dff_i                                                                                         ; Nbit_dff                    ; work         ;
;       |decoder_5_32:decoder_5_32_1|               ; 39 (39)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|Register_File:RegisterFile|decoder_5_32:decoder_5_32_1                                                                                       ; decoder_5_32                ; work         ;
;    |SingleCycleProcessorControl:control|          ; 72 (72)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|SingleCycleProcessorControl:control                                                                                                          ; SingleCycleProcessorControl ; work         ;
;    |extender_16_32:extender|                      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|extender_16_32:extender                                                                                                                      ; extender_16_32              ; work         ;
;    |mem:DMem|                                     ; 22914 (22914)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:DMem                                                                                                                                     ; mem                         ; work         ;
;    |mem:IMem|                                     ; 22930 (22930)       ; 32768 (32768)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS_Processor|mem:IMem                                                                                                                                     ; mem                         ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                              ;
+-----------------------------------------------------+---------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                               ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------------------+------------------------+
; SingleCycleProcessorControl:control|AluControl[0]   ; SingleCycleProcessorControl:control|AluControl[3] ; yes                    ;
; SingleCycleProcessorControl:control|AluControl[1]   ; SingleCycleProcessorControl:control|AluControl[3] ; yes                    ;
; SingleCycleProcessorControl:control|AluControl[2]   ; SingleCycleProcessorControl:control|AluControl[3] ; yes                    ;
; SingleCycleProcessorControl:control|ALUSrc          ; SingleCycleProcessorControl:control|ALUSrc        ; yes                    ;
; SingleCycleProcessorControl:control|zero_sign       ; SingleCycleProcessorControl:control|zero_sign     ; yes                    ;
; SingleCycleProcessorControl:control|AluControl[3]   ; SingleCycleProcessorControl:control|AluControl[3] ; yes                    ;
; SingleCycleProcessorControl:control|Left_Right      ; SingleCycleProcessorControl:control|logicArith    ; yes                    ;
; SingleCycleProcessorControl:control|logicArith      ; SingleCycleProcessorControl:control|logicArith    ; yes                    ;
; SingleCycleProcessorControl:control|LoadUpperImm    ; SingleCycleProcessorControl:control|logicArith    ; yes                    ;
; SingleCycleProcessorControl:control|VarShift        ; SingleCycleProcessorControl:control|VarShift      ; yes                    ;
; SingleCycleProcessorControl:control|Alu_Shifter     ; SingleCycleProcessorControl:control|Alu_Shifter   ; yes                    ;
; SingleCycleProcessorControl:control|MemtoReg        ; SingleCycleProcessorControl:control|MemtoReg      ; yes                    ;
; SingleCycleProcessorControl:control|isJal           ; SingleCycleProcessorControl:control|isJal         ; yes                    ;
; SingleCycleProcessorControl:control|RegDst          ; SingleCycleProcessorControl:control|MemtoReg      ; yes                    ;
; SingleCycleProcessorControl:control|Jump            ; SingleCycleProcessorControl:control|Jump          ; yes                    ;
; SingleCycleProcessorControl:control|Branch          ; SingleCycleProcessorControl:control|ALUSrc        ; yes                    ;
; SingleCycleProcessorControl:control|BranchEq_Ne     ; SingleCycleProcessorControl:control|Branch        ; yes                    ;
; Number of user-specified and inferred latches = 17  ;                                                   ;                        ;
+-----------------------------------------------------+---------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                               ;
+-----------------------------------------------------------+--------------------------------------+
; Register name                                             ; Reason for Removal                   ;
+-----------------------------------------------------------+--------------------------------------+
; Register_File:RegisterFile|Nbit_dff:Nbit_dff_0|s_Q[0..31] ; Stuck at GND due to stuck port clear ;
; Total Number of Removed Registers = 32                    ;                                      ;
+-----------------------------------------------------------+--------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 66560 ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 1024  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 66530 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; ProgramCounter:pc|s_Q[22]              ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MIPS_Processor|ProgramCounter:pc|s_Q[28]                                                                                       ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |MIPS_Processor|ProgramCounter:pc|s_Q[27]                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1|two_one_MUX:\G1:18:two_one_MUX_i|org2:g_or1|o_F         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:12:two_one_MUX_16bit_i|org2:g_or1|o_F ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |MIPS_Processor|N_bit_2_1_MUX:MuxJalMemToReg|two_one_MUX:\G1:21:two_one_MUX_i|org2:g_or1|o_F                                    ;
; 8:1                ; 31 bits   ; 155 LEs       ; 124 LEs              ; 31 LEs                 ; No         ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:26:ob_alu|Mux0                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:5:two_one_MUX_16bit_i|org2:g_or1|o_F  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |MIPS_Processor|ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|two_one_MUX:\G7:3:two_one_MUX_16bit_i|org2:g_or1|o_F  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|Register_File:RegisterFile|Mux_32_1:Mux_32_1_2|Mux31                                                            ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |MIPS_Processor|Register_File:RegisterFile|Mux_32_1:Mux_32_1_1|Mux30                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |MIPS_Processor ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; N              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:IMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem:DMem ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
; addr_width     ; 10    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NBitstruct_FullAdder:adder ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ShiftL_2:shift2_ext_imm ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NBitstruct_FullAdder:adder2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: N_bit_2_1_MUX:MuxPCPlus4OrBranch ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ShiftL_2:jumpAddrShift2 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 26    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: N_bit_2_1_MUX:MuxShouldJump ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; n              ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: N_bit_2_1_MUX:MuxFinalPCInput ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ProgramCounter:pc ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: N_bit_2_1_MUX:MuxMemToReg ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: N_bit_2_1_MUX:MuxJalMemToReg ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; n              ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: N_bit_2_1_MUX:MuxRegDst ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 5     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: N_bit_2_1_MUX:MuxJalRegDst ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 5     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:Nbit_dff_0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:1:Nbit_dff_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:2:Nbit_dff_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:3:Nbit_dff_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:4:Nbit_dff_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:5:Nbit_dff_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:6:Nbit_dff_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:7:Nbit_dff_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:8:Nbit_dff_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:9:Nbit_dff_i ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:10:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:11:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:12:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:13:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:14:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:15:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:16:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:17:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:18:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:19:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:20:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:21:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:22:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:23:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:24:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:25:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:26:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:27:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:28:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:29:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:30:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Nbit_dff:\G2:31:Nbit_dff_i ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Mux_32_1:Mux_32_1_1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register_File:RegisterFile|Mux_32_1:Mux_32_1_2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: N_bit_2_1_MUX:MuxAluSource ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_W_Barrel:AluWithBarrel ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; n              ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|N_bit_2_1_MUX:two_one_MUX_select_input ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|N_bit_2_1_MUX:two_one_MUX_select_output ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_W_Barrel:AluWithBarrel|N_bit_2_1_MUX:N_bit_2_1_MUX1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: N_bit_2_1_MUX:MuxVarShift ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; n              ; 5     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: N_bit_2_1_MUX:MuxLoadUpperImm ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; n              ; 5     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Port Connectivity Checks: "N_bit_2_1_MUX:MuxLoadUpperImm" ;
+-----------+-------+----------+----------------------------+
; Port      ; Type  ; Severity ; Details                    ;
+-----------+-------+----------+----------------------------+
; i_b[3..0] ; Input ; Info     ; Stuck at GND               ;
; i_b[4]    ; Input ; Info     ; Stuck at VCC               ;
+-----------+-------+----------+----------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnebitMux:g_mux" ;
+------+-------+----------+-----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                         ;
+------+-------+----------+-----------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                    ;
+------+-------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU32:ob_alu1|OnebitMux:g_mux" ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------+
; i_b  ; Input ; Info     ; Stuck at GND                                                                          ;
+------+-------+----------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU32:ob_alu1" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:30:ob_alu" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:29:ob_alu" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:28:ob_alu" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:27:ob_alu" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:26:ob_alu" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:25:ob_alu" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:24:ob_alu" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:23:ob_alu" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:22:ob_alu" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:21:ob_alu" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:20:ob_alu" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:19:ob_alu" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:18:ob_alu" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:17:ob_alu" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:16:ob_alu" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:15:ob_alu" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:14:ob_alu" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:13:ob_alu" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:12:ob_alu" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:11:ob_alu" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:10:ob_alu" ;
+--------+-------+----------+-------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                 ;
+--------+-------+----------+-------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                            ;
+--------+-------+----------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:9:ob_alu" ;
+--------+-------+----------+------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                ;
+--------+-------+----------+------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                           ;
+--------+-------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:8:ob_alu" ;
+--------+-------+----------+------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                ;
+--------+-------+----------+------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                           ;
+--------+-------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:7:ob_alu" ;
+--------+-------+----------+------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                ;
+--------+-------+----------+------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                           ;
+--------+-------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:6:ob_alu" ;
+--------+-------+----------+------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                ;
+--------+-------+----------+------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                           ;
+--------+-------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:5:ob_alu" ;
+--------+-------+----------+------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                ;
+--------+-------+----------+------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                           ;
+--------+-------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:4:ob_alu" ;
+--------+-------+----------+------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                ;
+--------+-------+----------+------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                           ;
+--------+-------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:3:ob_alu" ;
+--------+-------+----------+------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                ;
+--------+-------+----------+------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                           ;
+--------+-------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:2:ob_alu" ;
+--------+-------+----------+------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                ;
+--------+-------+----------+------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                           ;
+--------+-------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:\G1:1:ob_alu" ;
+--------+-------+----------+------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                ;
+--------+-------+----------+------------------------------------------------------------------------+
; i_less ; Input ; Info     ; Stuck at GND                                                           ;
+--------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU_W_Barrel:AluWithBarrel"                                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; o_aluoverflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_alucout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_File:RegisterFile|Nbit_dff:Nbit_dff_0" ;
+-------+-------+----------+-------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                         ;
+-------+-------+----------+-------------------------------------------------+
; i_rst ; Input ; Info     ; Stuck at VCC                                    ;
+-------+-------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Register_File:RegisterFile"                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; reg2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "N_bit_2_1_MUX:MuxJalRegDst" ;
+------+-------+----------+------------------------------+
; Port ; Type  ; Severity ; Details                      ;
+------+-------+----------+------------------------------+
; i_b  ; Input ; Info     ; Stuck at VCC                 ;
+------+-------+----------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NBitstruct_FullAdder:adder2"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; i_c  ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_c  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ShiftL_2:shift2_ext_imm"                                                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; o_f[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NBitstruct_FullAdder:adder"                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; i_a[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_a[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_a[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_c        ; Input  ; Info     ; Stuck at GND                                                                        ;
; o_c        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 66560                       ;
;     CLR               ; 26                          ;
;     CLR SLD           ; 4                           ;
;     ENA               ; 65536                       ;
;     ENA CLR           ; 994                         ;
; cycloneiii_lcell_comb ; 48030                       ;
;     normal            ; 48030                       ;
;         2 data inputs ; 836                         ;
;         3 data inputs ; 1061                        ;
;         4 data inputs ; 46133                       ;
;                       ;                             ;
; Max LUT depth         ; 57.00                       ;
; Average LUT depth     ; 30.13                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:50     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Nov 01 17:28:11 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info (125068): Revision "toolflow" was previously opened in Quartus II software version 18.0.0 Standard Edition. Created Quartus Prime Default Settings File U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/QuartusWork/toolflow_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 18.0.0 Standard Edition.
Info (125069): Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga/20.1/quartus/bin64/assignment_defaults.qdf
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/2_1_mux.vhd
    Info (12022): Found design unit 1: two_one_MUX-structure File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/2_1_MUX.vhd Line: 20
    Info (12023): Found entity 1: two_one_MUX File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/2_1_MUX.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/alu_w_barrel.vhd
    Info (12022): Found design unit 1: ALU_W_Barrel-structure File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ALU_w_Barrel.vhd Line: 21
    Info (12023): Found entity 1: ALU_W_Barrel File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ALU_w_Barrel.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/barrel_shifter.vhd
    Info (12022): Found design unit 1: Barrel_Shifter-structure File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Barrel_Shifter.vhd Line: 22
    Info (12023): Found entity 1: Barrel_Shifter File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Barrel_Shifter.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/full_adder.vhd
    Info (12022): Found design unit 1: Full_Adder-structure File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Full_Adder.vhd Line: 21
    Info (12023): Found entity 1: Full_Adder File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Full_Adder.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/mips_processor.vhd
    Info (12022): Found design unit 1: MIPS_Processor-structure File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 32
    Info (12023): Found entity 1: MIPS_Processor File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/mux_32_1.vhd
    Info (12022): Found design unit 1: Mux_32_1-dataflow File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Mux_32_1.vhd Line: 53
    Info (12023): Found entity 1: Mux_32_1 File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Mux_32_1.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/nbit_alu.vhd
    Info (12022): Found design unit 1: NBit_ALU-mixed File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/NBit_ALU.vhd Line: 17
    Info (12023): Found entity 1: NBit_ALU File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/NBit_ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/nbitstruct_fulladder.vhd
    Info (12022): Found design unit 1: NBitstruct_FullAdder-structure File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/NBitstruct_FullAdder.vhd Line: 14
    Info (12023): Found entity 1: NBitstruct_FullAdder File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/NBitstruct_FullAdder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/n_bit_2_1_mux.vhd
    Info (12022): Found design unit 1: N_bit_2_1_MUX-structure File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/N_bit_2_1_MUX.vhd Line: 21
    Info (12023): Found entity 1: N_bit_2_1_MUX File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/N_bit_2_1_MUX.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/nbit_dff.vhd
    Info (12022): Found design unit 1: Nbit_dff-mixed File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Nbit_dff.vhd Line: 26
    Info (12023): Found entity 1: Nbit_dff File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Nbit_dff.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/onebitmux.vhd
    Info (12022): Found design unit 1: OnebitMux-structure File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/OnebitMux.vhd Line: 12
    Info (12023): Found entity 1: OnebitMux File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/OnebitMux.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/onesbit_alu.vhd
    Info (12022): Found design unit 1: OnesBit_ALU-mixed File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/OnesBit_ALU.vhd Line: 18
    Info (12023): Found entity 1: OnesBit_ALU File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/OnesBit_ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/onesbit_alu32.vhd
    Info (12022): Found design unit 1: OnesBit_ALU32-mixed File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/OnesBit_ALU32.vhd Line: 20
    Info (12023): Found entity 1: OnesBit_ALU32 File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/OnesBit_ALU32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/programcounter.vhd
    Info (12022): Found design unit 1: ProgramCounter-mixed File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd Line: 12
    Info (12023): Found entity 1: ProgramCounter File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/register_file.vhd
    Info (12022): Found design unit 1: Register_File-structure File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Register_File.vhd Line: 27
    Info (12023): Found entity 1: Register_File File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Register_File.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/ripple_adder.vhd
    Info (12022): Found design unit 1: Ripple_Adder-structure File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Ripple_Adder.vhd Line: 22
    Info (12023): Found entity 1: Ripple_Adder File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Ripple_Adder.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/shiftl_2.vhd
    Info (12022): Found design unit 1: ShiftL_2-dataflow File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ShiftL_2.vhd Line: 15
    Info (12023): Found entity 1: ShiftL_2 File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ShiftL_2.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/singlecycleprocessorcontrol.vhd
    Info (12022): Found design unit 1: SingleCycleProcessorControl-mixed File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 12
    Info (12023): Found entity 1: SingleCycleProcessorControl File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 5
Info (12021): Found 2 design units, including 0 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/aareg_package.vhd
    Info (12022): Found design unit 1: reg_package File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/aareg_package.vhd Line: 12
    Info (12022): Found design unit 2: reg_package-body File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/aareg_package.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/andg2.vhd
    Info (12022): Found design unit 1: andg2-dataflow File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd Line: 31
    Info (12023): Found entity 1: andg2 File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/andg2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/decoder_5_32.vhd
    Info (12022): Found design unit 1: decoder_5_32-dataflow File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/decoder_5_32.vhd Line: 17
    Info (12023): Found entity 1: decoder_5_32 File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/decoder_5_32.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/extender_16_32.vhd
    Info (12022): Found design unit 1: extender_16_32-dataflow File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/extender_16_32.vhd Line: 20
    Info (12023): Found entity 1: extender_16_32 File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/extender_16_32.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/invg.vhd
    Info (12022): Found design unit 1: invg-dataflow File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/invg.vhd Line: 30
    Info (12023): Found entity 1: invg File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/invg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/n2to1df.vhd
    Info (12022): Found design unit 1: nbit_mux_dataflow-dataflow File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/n2to1df.vhd Line: 12
    Info (12023): Found entity 1: nbit_mux_dataflow File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/n2to1df.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/norg.vhd
    Info (12022): Found design unit 1: norG-dataflow File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/norG.vhd Line: 12
    Info (12023): Found entity 1: norG File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/norG.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/ones_compliment.vhd
    Info (12022): Found design unit 1: ones_compliment-structure File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ones_compliment.vhd Line: 19
    Info (12023): Found entity 1: ones_compliment File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ones_compliment.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/org2.vhd
    Info (12022): Found design unit 1: org2-dataflow File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/org2.vhd Line: 31
    Info (12023): Found entity 1: org2 File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/org2.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/struct_fulladder.vhd
    Info (12022): Found design unit 1: struct_FullAdder-structure File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/struct_FullAdder.vhd Line: 13
    Info (12023): Found entity 1: struct_FullAdder File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/struct_FullAdder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/tb2_singlecycleprocessorcontrol.vhd
    Info (12022): Found design unit 1: tb2_SingleCycleProcessorControl-structure File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/tb2_SingleCycleProcessorControl.vhd Line: 9
    Info (12023): Found entity 1: tb2_SingleCycleProcessorControl File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/tb2_SingleCycleProcessorControl.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /cpre309/proj-1/cpre381_proja/projb/part1/cpre381-toolflow-release/modelsimwork/src/xorg2.vhd
    Info (12022): Found design unit 1: xorg2-dataflow File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd Line: 31
    Info (12023): Found entity 1: xorg2 File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/xorg2.vhd Line: 23
Info (12127): Elaborating entity "MIPS_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(52): object "s_Halt" assigned a value but never read File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 52
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(69): object "AdderCout" assigned a value but never read File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 69
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(69): object "o_ALUOverflow" assigned a value but never read File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 69
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(69): object "o_ALUCout" assigned a value but never read File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 69
Warning (10036): Verilog HDL or VHDL warning at MIPS_Processor.vhd(70): object "AdderCout2" assigned a value but never read File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 70
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 178
Info (12128): Elaborating entity "NBitstruct_FullAdder" for hierarchy "NBitstruct_FullAdder:adder" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 200
Info (12128): Elaborating entity "struct_FullAdder" for hierarchy "NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:0:FA1" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/NBitstruct_FullAdder.vhd Line: 29
Info (12128): Elaborating entity "xorg2" for hierarchy "NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:0:FA1|xorg2:xor1" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/struct_FullAdder.vhd Line: 36
Info (12128): Elaborating entity "andg2" for hierarchy "NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:0:FA1|andg2:and1" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/struct_FullAdder.vhd Line: 46
Info (12128): Elaborating entity "org2" for hierarchy "NBitstruct_FullAdder:adder|struct_FullAdder:\g_FA:0:FA1|org2:org1" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/struct_FullAdder.vhd Line: 56
Info (12128): Elaborating entity "ShiftL_2" for hierarchy "ShiftL_2:shift2_ext_imm" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 208
Info (12128): Elaborating entity "invg" for hierarchy "invg:invg_NotALUZero" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 228
Info (12128): Elaborating entity "two_one_MUX" for hierarchy "two_one_MUX:MuxBranchEq_Ne" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 239
Info (12128): Elaborating entity "N_bit_2_1_MUX" for hierarchy "N_bit_2_1_MUX:MuxPCPlus4OrBranch" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 246
Info (12128): Elaborating entity "ShiftL_2" for hierarchy "ShiftL_2:jumpAddrShift2" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 254
Info (12128): Elaborating entity "ProgramCounter" for hierarchy "ProgramCounter:pc" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 278
Info (12128): Elaborating entity "SingleCycleProcessorControl" for hierarchy "SingleCycleProcessorControl:control" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 285
Warning (10631): VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable "ALUSrc", which holds its previous value in one or more paths through the process File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Warning (10631): VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable "AluControl", which holds its previous value in one or more paths through the process File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Warning (10631): VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable "MemtoReg", which holds its previous value in one or more paths through the process File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Warning (10631): VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable "RegDst", which holds its previous value in one or more paths through the process File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Warning (10631): VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable "Alu_Shifter", which holds its previous value in one or more paths through the process File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Warning (10631): VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable "Branch", which holds its previous value in one or more paths through the process File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Warning (10631): VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable "Jump", which holds its previous value in one or more paths through the process File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Warning (10631): VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable "isJal", which holds its previous value in one or more paths through the process File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Warning (10631): VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable "logicArith", which holds its previous value in one or more paths through the process File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Warning (10631): VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable "Left_Right", which holds its previous value in one or more paths through the process File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Warning (10631): VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable "LoadUpperImm", which holds its previous value in one or more paths through the process File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Warning (10631): VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable "VarShift", which holds its previous value in one or more paths through the process File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Warning (10631): VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable "zero_sign", which holds its previous value in one or more paths through the process File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Warning (10631): VHDL Process Statement warning at SingleCycleProcessorControl.vhd(16): inferring latch(es) for signal or variable "BranchEq_Ne", which holds its previous value in one or more paths through the process File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Info (10041): Inferred latch for "BranchEq_Ne" at SingleCycleProcessorControl.vhd(16) File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Info (10041): Inferred latch for "zero_sign" at SingleCycleProcessorControl.vhd(16) File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Info (10041): Inferred latch for "VarShift" at SingleCycleProcessorControl.vhd(16) File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Info (10041): Inferred latch for "LoadUpperImm" at SingleCycleProcessorControl.vhd(16) File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Info (10041): Inferred latch for "Left_Right" at SingleCycleProcessorControl.vhd(16) File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Info (10041): Inferred latch for "logicArith" at SingleCycleProcessorControl.vhd(16) File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Info (10041): Inferred latch for "isJal" at SingleCycleProcessorControl.vhd(16) File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Info (10041): Inferred latch for "Jump" at SingleCycleProcessorControl.vhd(16) File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Info (10041): Inferred latch for "Branch" at SingleCycleProcessorControl.vhd(16) File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Info (10041): Inferred latch for "Alu_Shifter" at SingleCycleProcessorControl.vhd(16) File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Info (10041): Inferred latch for "RegDst" at SingleCycleProcessorControl.vhd(16) File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Info (10041): Inferred latch for "MemtoReg" at SingleCycleProcessorControl.vhd(16) File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Info (10041): Inferred latch for "AluControl[0]" at SingleCycleProcessorControl.vhd(16) File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Info (10041): Inferred latch for "AluControl[1]" at SingleCycleProcessorControl.vhd(16) File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Info (10041): Inferred latch for "AluControl[2]" at SingleCycleProcessorControl.vhd(16) File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Info (10041): Inferred latch for "AluControl[3]" at SingleCycleProcessorControl.vhd(16) File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Info (10041): Inferred latch for "ALUSrc" at SingleCycleProcessorControl.vhd(16) File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
Info (12128): Elaborating entity "N_bit_2_1_MUX" for hierarchy "N_bit_2_1_MUX:MuxRegDst" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 323
Info (12128): Elaborating entity "Register_File" for hierarchy "Register_File:RegisterFile" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 342
Info (12128): Elaborating entity "decoder_5_32" for hierarchy "Register_File:RegisterFile|decoder_5_32:decoder_5_32_1" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Register_File.vhd Line: 97
Info (12128): Elaborating entity "Nbit_dff" for hierarchy "Register_File:RegisterFile|Nbit_dff:Nbit_dff_0" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Register_File.vhd Line: 110
Info (12128): Elaborating entity "Mux_32_1" for hierarchy "Register_File:RegisterFile|Mux_32_1:Mux_32_1_1" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Register_File.vhd Line: 127
Info (12128): Elaborating entity "extender_16_32" for hierarchy "extender_16_32:extender" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 355
Info (12128): Elaborating entity "ALU_W_Barrel" for hierarchy "ALU_W_Barrel:AluWithBarrel" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 369
Info (12128): Elaborating entity "NBit_ALU" for hierarchy "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ALU_w_Barrel.vhd Line: 54
Info (12128): Elaborating entity "OnesBit_ALU" for hierarchy "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU:ob_alu0" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/NBit_ALU.vhd Line: 74
Info (12128): Elaborating entity "OnesBit_ALU32" for hierarchy "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU32:ob_alu1" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/NBit_ALU.vhd Line: 99
Info (12128): Elaborating entity "OnebitMux" for hierarchy "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|OnesBit_ALU32:ob_alu1|OnebitMux:g_mux" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/OnesBit_ALU32.vhd Line: 69
Info (12128): Elaborating entity "norG" for hierarchy "ALU_W_Barrel:AluWithBarrel|NBit_ALU:NBit_ALU1|norG:\G2:0:norg2" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/NBit_ALU.vhd Line: 117
Info (12128): Elaborating entity "Barrel_Shifter" for hierarchy "ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ALU_w_Barrel.vhd Line: 63
Info (12128): Elaborating entity "N_bit_2_1_MUX" for hierarchy "ALU_W_Barrel:AluWithBarrel|Barrel_Shifter:Barrel_Shifter1|N_bit_2_1_MUX:two_one_MUX_select_input" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/Barrel_Shifter.vhd Line: 52
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Warning (13012): Latch SingleCycleProcessorControl:control|AluControl[0] has unsafe behavior File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc|s_Q[11] File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd Line: 22
Warning (13012): Latch SingleCycleProcessorControl:control|AluControl[1] has unsafe behavior File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc|s_Q[11] File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd Line: 22
Warning (13012): Latch SingleCycleProcessorControl:control|AluControl[2] has unsafe behavior File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc|s_Q[11] File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd Line: 22
Warning (13012): Latch SingleCycleProcessorControl:control|ALUSrc has unsafe behavior File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc|s_Q[11] File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd Line: 22
Warning (13012): Latch SingleCycleProcessorControl:control|zero_sign has unsafe behavior File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc|s_Q[11] File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd Line: 22
Warning (13012): Latch SingleCycleProcessorControl:control|AluControl[3] has unsafe behavior File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc|s_Q[11] File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd Line: 22
Warning (13012): Latch SingleCycleProcessorControl:control|Left_Right has unsafe behavior File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc|s_Q[11] File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd Line: 22
Warning (13012): Latch SingleCycleProcessorControl:control|logicArith has unsafe behavior File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc|s_Q[11] File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd Line: 22
Warning (13012): Latch SingleCycleProcessorControl:control|LoadUpperImm has unsafe behavior File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc|s_Q[11] File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd Line: 22
Warning (13012): Latch SingleCycleProcessorControl:control|VarShift has unsafe behavior File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc|s_Q[11] File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd Line: 22
Warning (13012): Latch SingleCycleProcessorControl:control|Alu_Shifter has unsafe behavior File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc|s_Q[11] File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd Line: 22
Warning (13012): Latch SingleCycleProcessorControl:control|MemtoReg has unsafe behavior File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc|s_Q[11] File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd Line: 22
Warning (13012): Latch SingleCycleProcessorControl:control|isJal has unsafe behavior File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc|s_Q[11] File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd Line: 22
Warning (13012): Latch SingleCycleProcessorControl:control|RegDst has unsafe behavior File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc|s_Q[11] File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd Line: 22
Warning (13012): Latch SingleCycleProcessorControl:control|Jump has unsafe behavior File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc|s_Q[10] File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd Line: 22
Warning (13012): Latch SingleCycleProcessorControl:control|Branch has unsafe behavior File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc|s_Q[10] File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd Line: 22
Warning (13012): Latch SingleCycleProcessorControl:control|BranchEq_Ne has unsafe behavior File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/SingleCycleProcessorControl.vhd Line: 7
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ProgramCounter:pc|s_Q[11] File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd Line: 22
Info (13000): Registers with preset signals will power-up high File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/ProgramCounter.vhd Line: 22
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: U:/CPRE309/Proj-1/cpre381_proja/ProjB/Part1/cpre381-toolflow-release/ModelSimWork/src/MIPS_Processor.vhd Line: 25
Info (21057): Implemented 114657 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 114558 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings
    Info: Peak virtual memory: 5303 megabytes
    Info: Processing ended: Sun Nov 01 17:31:25 2020
    Info: Elapsed time: 00:03:14
    Info: Total CPU time (on all processors): 00:03:02


