{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703667993899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703667993907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 17:06:33 2023 " "Processing started: Wed Dec 27 17:06:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703667993907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703667993907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703667993907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703667994335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703667994335 ""}
{ "Warning" "WSGN_SEARCH_FILE" "main.v 1 1 " "Using design file main.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/conway/main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703668002784 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703668002784 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703668002784 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.v 1 1 " "Using design file clk_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "C:/intelFPGA_lite/conway/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703668002790 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703668002790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:M0 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:M0\"" {  } { { "main.v" "M0" { Text "C:/intelFPGA_lite/conway/main.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703668002790 ""}
{ "Warning" "WSGN_SEARCH_FILE" "conway_fsm.v 1 1 " "Using design file conway_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 conway_fsm " "Found entity 1: conway_fsm" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703668002806 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703668002806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conway_fsm conway_fsm:M1 " "Elaborating entity \"conway_fsm\" for hierarchy \"conway_fsm:M1\"" {  } { { "main.v" "M1" { Text "C:/intelFPGA_lite/conway/main.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703668002806 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state conway_fsm.v(9) " "Verilog HDL Always Construct warning at conway_fsm.v(9): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] conway_fsm.v(17) " "Inferred latch for \"state\[0\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] conway_fsm.v(17) " "Inferred latch for \"state\[1\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2\] conway_fsm.v(17) " "Inferred latch for \"state\[2\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3\] conway_fsm.v(17) " "Inferred latch for \"state\[3\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[4\] conway_fsm.v(17) " "Inferred latch for \"state\[4\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[5\] conway_fsm.v(17) " "Inferred latch for \"state\[5\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[6\] conway_fsm.v(17) " "Inferred latch for \"state\[6\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[7\] conway_fsm.v(17) " "Inferred latch for \"state\[7\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[8\] conway_fsm.v(17) " "Inferred latch for \"state\[8\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[9\] conway_fsm.v(17) " "Inferred latch for \"state\[9\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[10\] conway_fsm.v(17) " "Inferred latch for \"state\[10\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[11\] conway_fsm.v(17) " "Inferred latch for \"state\[11\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[12\] conway_fsm.v(17) " "Inferred latch for \"state\[12\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[13\] conway_fsm.v(17) " "Inferred latch for \"state\[13\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[14\] conway_fsm.v(17) " "Inferred latch for \"state\[14\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[15\] conway_fsm.v(17) " "Inferred latch for \"state\[15\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[16\] conway_fsm.v(17) " "Inferred latch for \"state\[16\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[17\] conway_fsm.v(17) " "Inferred latch for \"state\[17\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[18\] conway_fsm.v(17) " "Inferred latch for \"state\[18\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[19\] conway_fsm.v(17) " "Inferred latch for \"state\[19\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[20\] conway_fsm.v(17) " "Inferred latch for \"state\[20\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[21\] conway_fsm.v(17) " "Inferred latch for \"state\[21\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[22\] conway_fsm.v(17) " "Inferred latch for \"state\[22\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[23\] conway_fsm.v(17) " "Inferred latch for \"state\[23\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[24\] conway_fsm.v(17) " "Inferred latch for \"state\[24\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[25\] conway_fsm.v(17) " "Inferred latch for \"state\[25\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[26\] conway_fsm.v(17) " "Inferred latch for \"state\[26\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[27\] conway_fsm.v(17) " "Inferred latch for \"state\[27\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[28\] conway_fsm.v(17) " "Inferred latch for \"state\[28\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[29\] conway_fsm.v(17) " "Inferred latch for \"state\[29\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[30\] conway_fsm.v(17) " "Inferred latch for \"state\[30\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[31\] conway_fsm.v(17) " "Inferred latch for \"state\[31\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[32\] conway_fsm.v(17) " "Inferred latch for \"state\[32\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[33\] conway_fsm.v(17) " "Inferred latch for \"state\[33\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[34\] conway_fsm.v(17) " "Inferred latch for \"state\[34\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[35\] conway_fsm.v(17) " "Inferred latch for \"state\[35\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[36\] conway_fsm.v(17) " "Inferred latch for \"state\[36\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[37\] conway_fsm.v(17) " "Inferred latch for \"state\[37\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[38\] conway_fsm.v(17) " "Inferred latch for \"state\[38\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[39\] conway_fsm.v(17) " "Inferred latch for \"state\[39\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[40\] conway_fsm.v(17) " "Inferred latch for \"state\[40\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[41\] conway_fsm.v(17) " "Inferred latch for \"state\[41\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[42\] conway_fsm.v(17) " "Inferred latch for \"state\[42\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[43\] conway_fsm.v(17) " "Inferred latch for \"state\[43\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[44\] conway_fsm.v(17) " "Inferred latch for \"state\[44\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[45\] conway_fsm.v(17) " "Inferred latch for \"state\[45\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[46\] conway_fsm.v(17) " "Inferred latch for \"state\[46\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[47\] conway_fsm.v(17) " "Inferred latch for \"state\[47\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[48\] conway_fsm.v(17) " "Inferred latch for \"state\[48\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[49\] conway_fsm.v(17) " "Inferred latch for \"state\[49\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[50\] conway_fsm.v(17) " "Inferred latch for \"state\[50\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[51\] conway_fsm.v(17) " "Inferred latch for \"state\[51\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[52\] conway_fsm.v(17) " "Inferred latch for \"state\[52\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[53\] conway_fsm.v(17) " "Inferred latch for \"state\[53\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[54\] conway_fsm.v(17) " "Inferred latch for \"state\[54\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[55\] conway_fsm.v(17) " "Inferred latch for \"state\[55\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[56\] conway_fsm.v(17) " "Inferred latch for \"state\[56\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[57\] conway_fsm.v(17) " "Inferred latch for \"state\[57\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[58\] conway_fsm.v(17) " "Inferred latch for \"state\[58\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[59\] conway_fsm.v(17) " "Inferred latch for \"state\[59\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[60\] conway_fsm.v(17) " "Inferred latch for \"state\[60\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[61\] conway_fsm.v(17) " "Inferred latch for \"state\[61\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[62\] conway_fsm.v(17) " "Inferred latch for \"state\[62\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[63\] conway_fsm.v(17) " "Inferred latch for \"state\[63\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[64\] conway_fsm.v(17) " "Inferred latch for \"state\[64\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[65\] conway_fsm.v(17) " "Inferred latch for \"state\[65\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[66\] conway_fsm.v(17) " "Inferred latch for \"state\[66\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[67\] conway_fsm.v(17) " "Inferred latch for \"state\[67\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[68\] conway_fsm.v(17) " "Inferred latch for \"state\[68\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[69\] conway_fsm.v(17) " "Inferred latch for \"state\[69\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[70\] conway_fsm.v(17) " "Inferred latch for \"state\[70\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[71\] conway_fsm.v(17) " "Inferred latch for \"state\[71\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[72\] conway_fsm.v(17) " "Inferred latch for \"state\[72\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[73\] conway_fsm.v(17) " "Inferred latch for \"state\[73\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[74\] conway_fsm.v(17) " "Inferred latch for \"state\[74\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[75\] conway_fsm.v(17) " "Inferred latch for \"state\[75\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[76\] conway_fsm.v(17) " "Inferred latch for \"state\[76\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[77\] conway_fsm.v(17) " "Inferred latch for \"state\[77\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[78\] conway_fsm.v(17) " "Inferred latch for \"state\[78\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[79\] conway_fsm.v(17) " "Inferred latch for \"state\[79\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[80\] conway_fsm.v(17) " "Inferred latch for \"state\[80\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[81\] conway_fsm.v(17) " "Inferred latch for \"state\[81\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002821 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[82\] conway_fsm.v(17) " "Inferred latch for \"state\[82\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[83\] conway_fsm.v(17) " "Inferred latch for \"state\[83\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[84\] conway_fsm.v(17) " "Inferred latch for \"state\[84\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[85\] conway_fsm.v(17) " "Inferred latch for \"state\[85\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[86\] conway_fsm.v(17) " "Inferred latch for \"state\[86\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[87\] conway_fsm.v(17) " "Inferred latch for \"state\[87\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[88\] conway_fsm.v(17) " "Inferred latch for \"state\[88\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[89\] conway_fsm.v(17) " "Inferred latch for \"state\[89\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[90\] conway_fsm.v(17) " "Inferred latch for \"state\[90\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[91\] conway_fsm.v(17) " "Inferred latch for \"state\[91\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[92\] conway_fsm.v(17) " "Inferred latch for \"state\[92\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[93\] conway_fsm.v(17) " "Inferred latch for \"state\[93\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[94\] conway_fsm.v(17) " "Inferred latch for \"state\[94\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[95\] conway_fsm.v(17) " "Inferred latch for \"state\[95\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[96\] conway_fsm.v(17) " "Inferred latch for \"state\[96\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[97\] conway_fsm.v(17) " "Inferred latch for \"state\[97\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[98\] conway_fsm.v(17) " "Inferred latch for \"state\[98\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[99\] conway_fsm.v(17) " "Inferred latch for \"state\[99\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[100\] conway_fsm.v(17) " "Inferred latch for \"state\[100\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[101\] conway_fsm.v(17) " "Inferred latch for \"state\[101\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[102\] conway_fsm.v(17) " "Inferred latch for \"state\[102\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[103\] conway_fsm.v(17) " "Inferred latch for \"state\[103\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[104\] conway_fsm.v(17) " "Inferred latch for \"state\[104\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[105\] conway_fsm.v(17) " "Inferred latch for \"state\[105\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[106\] conway_fsm.v(17) " "Inferred latch for \"state\[106\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[107\] conway_fsm.v(17) " "Inferred latch for \"state\[107\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[108\] conway_fsm.v(17) " "Inferred latch for \"state\[108\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[109\] conway_fsm.v(17) " "Inferred latch for \"state\[109\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[110\] conway_fsm.v(17) " "Inferred latch for \"state\[110\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[111\] conway_fsm.v(17) " "Inferred latch for \"state\[111\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[112\] conway_fsm.v(17) " "Inferred latch for \"state\[112\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[113\] conway_fsm.v(17) " "Inferred latch for \"state\[113\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[114\] conway_fsm.v(17) " "Inferred latch for \"state\[114\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[115\] conway_fsm.v(17) " "Inferred latch for \"state\[115\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[116\] conway_fsm.v(17) " "Inferred latch for \"state\[116\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[117\] conway_fsm.v(17) " "Inferred latch for \"state\[117\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[118\] conway_fsm.v(17) " "Inferred latch for \"state\[118\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[119\] conway_fsm.v(17) " "Inferred latch for \"state\[119\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[120\] conway_fsm.v(17) " "Inferred latch for \"state\[120\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[121\] conway_fsm.v(17) " "Inferred latch for \"state\[121\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[122\] conway_fsm.v(17) " "Inferred latch for \"state\[122\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[123\] conway_fsm.v(17) " "Inferred latch for \"state\[123\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[124\] conway_fsm.v(17) " "Inferred latch for \"state\[124\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[125\] conway_fsm.v(17) " "Inferred latch for \"state\[125\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[126\] conway_fsm.v(17) " "Inferred latch for \"state\[126\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[127\] conway_fsm.v(17) " "Inferred latch for \"state\[127\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[128\] conway_fsm.v(17) " "Inferred latch for \"state\[128\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[129\] conway_fsm.v(17) " "Inferred latch for \"state\[129\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[130\] conway_fsm.v(17) " "Inferred latch for \"state\[130\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[131\] conway_fsm.v(17) " "Inferred latch for \"state\[131\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[132\] conway_fsm.v(17) " "Inferred latch for \"state\[132\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[133\] conway_fsm.v(17) " "Inferred latch for \"state\[133\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[134\] conway_fsm.v(17) " "Inferred latch for \"state\[134\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[135\] conway_fsm.v(17) " "Inferred latch for \"state\[135\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[136\] conway_fsm.v(17) " "Inferred latch for \"state\[136\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[137\] conway_fsm.v(17) " "Inferred latch for \"state\[137\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[138\] conway_fsm.v(17) " "Inferred latch for \"state\[138\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[139\] conway_fsm.v(17) " "Inferred latch for \"state\[139\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[140\] conway_fsm.v(17) " "Inferred latch for \"state\[140\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[141\] conway_fsm.v(17) " "Inferred latch for \"state\[141\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[142\] conway_fsm.v(17) " "Inferred latch for \"state\[142\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[143\] conway_fsm.v(17) " "Inferred latch for \"state\[143\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[144\] conway_fsm.v(17) " "Inferred latch for \"state\[144\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[145\] conway_fsm.v(17) " "Inferred latch for \"state\[145\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[146\] conway_fsm.v(17) " "Inferred latch for \"state\[146\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[147\] conway_fsm.v(17) " "Inferred latch for \"state\[147\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[148\] conway_fsm.v(17) " "Inferred latch for \"state\[148\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[149\] conway_fsm.v(17) " "Inferred latch for \"state\[149\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[150\] conway_fsm.v(17) " "Inferred latch for \"state\[150\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[151\] conway_fsm.v(17) " "Inferred latch for \"state\[151\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[152\] conway_fsm.v(17) " "Inferred latch for \"state\[152\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[153\] conway_fsm.v(17) " "Inferred latch for \"state\[153\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[154\] conway_fsm.v(17) " "Inferred latch for \"state\[154\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[155\] conway_fsm.v(17) " "Inferred latch for \"state\[155\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[156\] conway_fsm.v(17) " "Inferred latch for \"state\[156\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[157\] conway_fsm.v(17) " "Inferred latch for \"state\[157\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[158\] conway_fsm.v(17) " "Inferred latch for \"state\[158\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[159\] conway_fsm.v(17) " "Inferred latch for \"state\[159\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[160\] conway_fsm.v(17) " "Inferred latch for \"state\[160\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[161\] conway_fsm.v(17) " "Inferred latch for \"state\[161\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[162\] conway_fsm.v(17) " "Inferred latch for \"state\[162\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[163\] conway_fsm.v(17) " "Inferred latch for \"state\[163\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[164\] conway_fsm.v(17) " "Inferred latch for \"state\[164\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[165\] conway_fsm.v(17) " "Inferred latch for \"state\[165\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[166\] conway_fsm.v(17) " "Inferred latch for \"state\[166\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[167\] conway_fsm.v(17) " "Inferred latch for \"state\[167\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[168\] conway_fsm.v(17) " "Inferred latch for \"state\[168\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[169\] conway_fsm.v(17) " "Inferred latch for \"state\[169\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[170\] conway_fsm.v(17) " "Inferred latch for \"state\[170\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[171\] conway_fsm.v(17) " "Inferred latch for \"state\[171\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[172\] conway_fsm.v(17) " "Inferred latch for \"state\[172\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[173\] conway_fsm.v(17) " "Inferred latch for \"state\[173\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[174\] conway_fsm.v(17) " "Inferred latch for \"state\[174\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[175\] conway_fsm.v(17) " "Inferred latch for \"state\[175\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[176\] conway_fsm.v(17) " "Inferred latch for \"state\[176\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[177\] conway_fsm.v(17) " "Inferred latch for \"state\[177\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[178\] conway_fsm.v(17) " "Inferred latch for \"state\[178\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[179\] conway_fsm.v(17) " "Inferred latch for \"state\[179\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[180\] conway_fsm.v(17) " "Inferred latch for \"state\[180\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[181\] conway_fsm.v(17) " "Inferred latch for \"state\[181\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[182\] conway_fsm.v(17) " "Inferred latch for \"state\[182\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[183\] conway_fsm.v(17) " "Inferred latch for \"state\[183\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[184\] conway_fsm.v(17) " "Inferred latch for \"state\[184\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[185\] conway_fsm.v(17) " "Inferred latch for \"state\[185\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[186\] conway_fsm.v(17) " "Inferred latch for \"state\[186\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[187\] conway_fsm.v(17) " "Inferred latch for \"state\[187\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[188\] conway_fsm.v(17) " "Inferred latch for \"state\[188\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[189\] conway_fsm.v(17) " "Inferred latch for \"state\[189\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[190\] conway_fsm.v(17) " "Inferred latch for \"state\[190\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[191\] conway_fsm.v(17) " "Inferred latch for \"state\[191\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[192\] conway_fsm.v(17) " "Inferred latch for \"state\[192\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[193\] conway_fsm.v(17) " "Inferred latch for \"state\[193\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[194\] conway_fsm.v(17) " "Inferred latch for \"state\[194\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[195\] conway_fsm.v(17) " "Inferred latch for \"state\[195\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[196\] conway_fsm.v(17) " "Inferred latch for \"state\[196\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[197\] conway_fsm.v(17) " "Inferred latch for \"state\[197\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[198\] conway_fsm.v(17) " "Inferred latch for \"state\[198\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[199\] conway_fsm.v(17) " "Inferred latch for \"state\[199\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[200\] conway_fsm.v(17) " "Inferred latch for \"state\[200\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[201\] conway_fsm.v(17) " "Inferred latch for \"state\[201\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[202\] conway_fsm.v(17) " "Inferred latch for \"state\[202\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[203\] conway_fsm.v(17) " "Inferred latch for \"state\[203\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[204\] conway_fsm.v(17) " "Inferred latch for \"state\[204\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[205\] conway_fsm.v(17) " "Inferred latch for \"state\[205\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[206\] conway_fsm.v(17) " "Inferred latch for \"state\[206\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[207\] conway_fsm.v(17) " "Inferred latch for \"state\[207\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[208\] conway_fsm.v(17) " "Inferred latch for \"state\[208\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[209\] conway_fsm.v(17) " "Inferred latch for \"state\[209\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[210\] conway_fsm.v(17) " "Inferred latch for \"state\[210\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[211\] conway_fsm.v(17) " "Inferred latch for \"state\[211\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[212\] conway_fsm.v(17) " "Inferred latch for \"state\[212\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[213\] conway_fsm.v(17) " "Inferred latch for \"state\[213\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[214\] conway_fsm.v(17) " "Inferred latch for \"state\[214\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[215\] conway_fsm.v(17) " "Inferred latch for \"state\[215\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[216\] conway_fsm.v(17) " "Inferred latch for \"state\[216\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[217\] conway_fsm.v(17) " "Inferred latch for \"state\[217\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[218\] conway_fsm.v(17) " "Inferred latch for \"state\[218\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[219\] conway_fsm.v(17) " "Inferred latch for \"state\[219\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[220\] conway_fsm.v(17) " "Inferred latch for \"state\[220\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[221\] conway_fsm.v(17) " "Inferred latch for \"state\[221\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[222\] conway_fsm.v(17) " "Inferred latch for \"state\[222\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[223\] conway_fsm.v(17) " "Inferred latch for \"state\[223\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[224\] conway_fsm.v(17) " "Inferred latch for \"state\[224\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[225\] conway_fsm.v(17) " "Inferred latch for \"state\[225\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[226\] conway_fsm.v(17) " "Inferred latch for \"state\[226\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[227\] conway_fsm.v(17) " "Inferred latch for \"state\[227\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[228\] conway_fsm.v(17) " "Inferred latch for \"state\[228\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[229\] conway_fsm.v(17) " "Inferred latch for \"state\[229\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[230\] conway_fsm.v(17) " "Inferred latch for \"state\[230\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[231\] conway_fsm.v(17) " "Inferred latch for \"state\[231\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[232\] conway_fsm.v(17) " "Inferred latch for \"state\[232\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[233\] conway_fsm.v(17) " "Inferred latch for \"state\[233\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[234\] conway_fsm.v(17) " "Inferred latch for \"state\[234\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[235\] conway_fsm.v(17) " "Inferred latch for \"state\[235\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[236\] conway_fsm.v(17) " "Inferred latch for \"state\[236\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[237\] conway_fsm.v(17) " "Inferred latch for \"state\[237\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[238\] conway_fsm.v(17) " "Inferred latch for \"state\[238\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[239\] conway_fsm.v(17) " "Inferred latch for \"state\[239\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[240\] conway_fsm.v(17) " "Inferred latch for \"state\[240\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[241\] conway_fsm.v(17) " "Inferred latch for \"state\[241\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[242\] conway_fsm.v(17) " "Inferred latch for \"state\[242\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[243\] conway_fsm.v(17) " "Inferred latch for \"state\[243\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[244\] conway_fsm.v(17) " "Inferred latch for \"state\[244\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[245\] conway_fsm.v(17) " "Inferred latch for \"state\[245\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[246\] conway_fsm.v(17) " "Inferred latch for \"state\[246\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[247\] conway_fsm.v(17) " "Inferred latch for \"state\[247\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[248\] conway_fsm.v(17) " "Inferred latch for \"state\[248\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[249\] conway_fsm.v(17) " "Inferred latch for \"state\[249\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[250\] conway_fsm.v(17) " "Inferred latch for \"state\[250\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[251\] conway_fsm.v(17) " "Inferred latch for \"state\[251\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[252\] conway_fsm.v(17) " "Inferred latch for \"state\[252\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[253\] conway_fsm.v(17) " "Inferred latch for \"state\[253\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[254\] conway_fsm.v(17) " "Inferred latch for \"state\[254\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[255\] conway_fsm.v(17) " "Inferred latch for \"state\[255\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[256\] conway_fsm.v(17) " "Inferred latch for \"state\[256\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[257\] conway_fsm.v(17) " "Inferred latch for \"state\[257\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[258\] conway_fsm.v(17) " "Inferred latch for \"state\[258\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[259\] conway_fsm.v(17) " "Inferred latch for \"state\[259\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[260\] conway_fsm.v(17) " "Inferred latch for \"state\[260\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[261\] conway_fsm.v(17) " "Inferred latch for \"state\[261\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[262\] conway_fsm.v(17) " "Inferred latch for \"state\[262\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[263\] conway_fsm.v(17) " "Inferred latch for \"state\[263\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[264\] conway_fsm.v(17) " "Inferred latch for \"state\[264\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[265\] conway_fsm.v(17) " "Inferred latch for \"state\[265\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[266\] conway_fsm.v(17) " "Inferred latch for \"state\[266\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[267\] conway_fsm.v(17) " "Inferred latch for \"state\[267\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[268\] conway_fsm.v(17) " "Inferred latch for \"state\[268\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[269\] conway_fsm.v(17) " "Inferred latch for \"state\[269\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[270\] conway_fsm.v(17) " "Inferred latch for \"state\[270\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[271\] conway_fsm.v(17) " "Inferred latch for \"state\[271\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[272\] conway_fsm.v(17) " "Inferred latch for \"state\[272\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[273\] conway_fsm.v(17) " "Inferred latch for \"state\[273\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[274\] conway_fsm.v(17) " "Inferred latch for \"state\[274\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[275\] conway_fsm.v(17) " "Inferred latch for \"state\[275\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[276\] conway_fsm.v(17) " "Inferred latch for \"state\[276\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[277\] conway_fsm.v(17) " "Inferred latch for \"state\[277\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[278\] conway_fsm.v(17) " "Inferred latch for \"state\[278\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[279\] conway_fsm.v(17) " "Inferred latch for \"state\[279\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[280\] conway_fsm.v(17) " "Inferred latch for \"state\[280\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[281\] conway_fsm.v(17) " "Inferred latch for \"state\[281\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[282\] conway_fsm.v(17) " "Inferred latch for \"state\[282\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[283\] conway_fsm.v(17) " "Inferred latch for \"state\[283\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[284\] conway_fsm.v(17) " "Inferred latch for \"state\[284\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[285\] conway_fsm.v(17) " "Inferred latch for \"state\[285\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[286\] conway_fsm.v(17) " "Inferred latch for \"state\[286\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[287\] conway_fsm.v(17) " "Inferred latch for \"state\[287\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[288\] conway_fsm.v(17) " "Inferred latch for \"state\[288\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[289\] conway_fsm.v(17) " "Inferred latch for \"state\[289\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[290\] conway_fsm.v(17) " "Inferred latch for \"state\[290\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[291\] conway_fsm.v(17) " "Inferred latch for \"state\[291\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[292\] conway_fsm.v(17) " "Inferred latch for \"state\[292\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[293\] conway_fsm.v(17) " "Inferred latch for \"state\[293\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[294\] conway_fsm.v(17) " "Inferred latch for \"state\[294\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[295\] conway_fsm.v(17) " "Inferred latch for \"state\[295\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[296\] conway_fsm.v(17) " "Inferred latch for \"state\[296\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[297\] conway_fsm.v(17) " "Inferred latch for \"state\[297\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[298\] conway_fsm.v(17) " "Inferred latch for \"state\[298\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[299\] conway_fsm.v(17) " "Inferred latch for \"state\[299\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[300\] conway_fsm.v(17) " "Inferred latch for \"state\[300\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[301\] conway_fsm.v(17) " "Inferred latch for \"state\[301\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[302\] conway_fsm.v(17) " "Inferred latch for \"state\[302\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[303\] conway_fsm.v(17) " "Inferred latch for \"state\[303\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[304\] conway_fsm.v(17) " "Inferred latch for \"state\[304\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[305\] conway_fsm.v(17) " "Inferred latch for \"state\[305\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[306\] conway_fsm.v(17) " "Inferred latch for \"state\[306\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[307\] conway_fsm.v(17) " "Inferred latch for \"state\[307\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[308\] conway_fsm.v(17) " "Inferred latch for \"state\[308\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[309\] conway_fsm.v(17) " "Inferred latch for \"state\[309\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[310\] conway_fsm.v(17) " "Inferred latch for \"state\[310\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[311\] conway_fsm.v(17) " "Inferred latch for \"state\[311\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[312\] conway_fsm.v(17) " "Inferred latch for \"state\[312\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[313\] conway_fsm.v(17) " "Inferred latch for \"state\[313\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[314\] conway_fsm.v(17) " "Inferred latch for \"state\[314\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[315\] conway_fsm.v(17) " "Inferred latch for \"state\[315\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[316\] conway_fsm.v(17) " "Inferred latch for \"state\[316\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[317\] conway_fsm.v(17) " "Inferred latch for \"state\[317\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[318\] conway_fsm.v(17) " "Inferred latch for \"state\[318\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[319\] conway_fsm.v(17) " "Inferred latch for \"state\[319\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[320\] conway_fsm.v(17) " "Inferred latch for \"state\[320\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[321\] conway_fsm.v(17) " "Inferred latch for \"state\[321\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[322\] conway_fsm.v(17) " "Inferred latch for \"state\[322\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[323\] conway_fsm.v(17) " "Inferred latch for \"state\[323\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[324\] conway_fsm.v(17) " "Inferred latch for \"state\[324\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[325\] conway_fsm.v(17) " "Inferred latch for \"state\[325\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[326\] conway_fsm.v(17) " "Inferred latch for \"state\[326\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[327\] conway_fsm.v(17) " "Inferred latch for \"state\[327\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[328\] conway_fsm.v(17) " "Inferred latch for \"state\[328\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[329\] conway_fsm.v(17) " "Inferred latch for \"state\[329\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[330\] conway_fsm.v(17) " "Inferred latch for \"state\[330\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[331\] conway_fsm.v(17) " "Inferred latch for \"state\[331\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[332\] conway_fsm.v(17) " "Inferred latch for \"state\[332\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[333\] conway_fsm.v(17) " "Inferred latch for \"state\[333\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[334\] conway_fsm.v(17) " "Inferred latch for \"state\[334\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[335\] conway_fsm.v(17) " "Inferred latch for \"state\[335\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[336\] conway_fsm.v(17) " "Inferred latch for \"state\[336\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[337\] conway_fsm.v(17) " "Inferred latch for \"state\[337\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[338\] conway_fsm.v(17) " "Inferred latch for \"state\[338\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[339\] conway_fsm.v(17) " "Inferred latch for \"state\[339\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[340\] conway_fsm.v(17) " "Inferred latch for \"state\[340\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[341\] conway_fsm.v(17) " "Inferred latch for \"state\[341\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[342\] conway_fsm.v(17) " "Inferred latch for \"state\[342\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[343\] conway_fsm.v(17) " "Inferred latch for \"state\[343\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[344\] conway_fsm.v(17) " "Inferred latch for \"state\[344\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[345\] conway_fsm.v(17) " "Inferred latch for \"state\[345\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[346\] conway_fsm.v(17) " "Inferred latch for \"state\[346\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[347\] conway_fsm.v(17) " "Inferred latch for \"state\[347\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[348\] conway_fsm.v(17) " "Inferred latch for \"state\[348\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[349\] conway_fsm.v(17) " "Inferred latch for \"state\[349\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[350\] conway_fsm.v(17) " "Inferred latch for \"state\[350\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[351\] conway_fsm.v(17) " "Inferred latch for \"state\[351\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[352\] conway_fsm.v(17) " "Inferred latch for \"state\[352\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[353\] conway_fsm.v(17) " "Inferred latch for \"state\[353\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[354\] conway_fsm.v(17) " "Inferred latch for \"state\[354\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[355\] conway_fsm.v(17) " "Inferred latch for \"state\[355\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[356\] conway_fsm.v(17) " "Inferred latch for \"state\[356\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[357\] conway_fsm.v(17) " "Inferred latch for \"state\[357\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[358\] conway_fsm.v(17) " "Inferred latch for \"state\[358\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[359\] conway_fsm.v(17) " "Inferred latch for \"state\[359\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[360\] conway_fsm.v(17) " "Inferred latch for \"state\[360\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[361\] conway_fsm.v(17) " "Inferred latch for \"state\[361\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[362\] conway_fsm.v(17) " "Inferred latch for \"state\[362\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[363\] conway_fsm.v(17) " "Inferred latch for \"state\[363\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[364\] conway_fsm.v(17) " "Inferred latch for \"state\[364\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[365\] conway_fsm.v(17) " "Inferred latch for \"state\[365\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[366\] conway_fsm.v(17) " "Inferred latch for \"state\[366\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[367\] conway_fsm.v(17) " "Inferred latch for \"state\[367\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[368\] conway_fsm.v(17) " "Inferred latch for \"state\[368\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[369\] conway_fsm.v(17) " "Inferred latch for \"state\[369\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[370\] conway_fsm.v(17) " "Inferred latch for \"state\[370\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[371\] conway_fsm.v(17) " "Inferred latch for \"state\[371\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[372\] conway_fsm.v(17) " "Inferred latch for \"state\[372\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[373\] conway_fsm.v(17) " "Inferred latch for \"state\[373\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[374\] conway_fsm.v(17) " "Inferred latch for \"state\[374\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[375\] conway_fsm.v(17) " "Inferred latch for \"state\[375\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[376\] conway_fsm.v(17) " "Inferred latch for \"state\[376\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[377\] conway_fsm.v(17) " "Inferred latch for \"state\[377\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[378\] conway_fsm.v(17) " "Inferred latch for \"state\[378\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[379\] conway_fsm.v(17) " "Inferred latch for \"state\[379\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[380\] conway_fsm.v(17) " "Inferred latch for \"state\[380\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[381\] conway_fsm.v(17) " "Inferred latch for \"state\[381\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[382\] conway_fsm.v(17) " "Inferred latch for \"state\[382\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[383\] conway_fsm.v(17) " "Inferred latch for \"state\[383\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[384\] conway_fsm.v(17) " "Inferred latch for \"state\[384\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[385\] conway_fsm.v(17) " "Inferred latch for \"state\[385\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[386\] conway_fsm.v(17) " "Inferred latch for \"state\[386\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[387\] conway_fsm.v(17) " "Inferred latch for \"state\[387\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[388\] conway_fsm.v(17) " "Inferred latch for \"state\[388\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[389\] conway_fsm.v(17) " "Inferred latch for \"state\[389\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[390\] conway_fsm.v(17) " "Inferred latch for \"state\[390\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[391\] conway_fsm.v(17) " "Inferred latch for \"state\[391\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[392\] conway_fsm.v(17) " "Inferred latch for \"state\[392\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[393\] conway_fsm.v(17) " "Inferred latch for \"state\[393\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[394\] conway_fsm.v(17) " "Inferred latch for \"state\[394\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[395\] conway_fsm.v(17) " "Inferred latch for \"state\[395\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[396\] conway_fsm.v(17) " "Inferred latch for \"state\[396\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[397\] conway_fsm.v(17) " "Inferred latch for \"state\[397\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[398\] conway_fsm.v(17) " "Inferred latch for \"state\[398\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[399\] conway_fsm.v(17) " "Inferred latch for \"state\[399\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[400\] conway_fsm.v(17) " "Inferred latch for \"state\[400\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[401\] conway_fsm.v(17) " "Inferred latch for \"state\[401\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[402\] conway_fsm.v(17) " "Inferred latch for \"state\[402\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[403\] conway_fsm.v(17) " "Inferred latch for \"state\[403\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[404\] conway_fsm.v(17) " "Inferred latch for \"state\[404\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[405\] conway_fsm.v(17) " "Inferred latch for \"state\[405\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[406\] conway_fsm.v(17) " "Inferred latch for \"state\[406\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[407\] conway_fsm.v(17) " "Inferred latch for \"state\[407\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[408\] conway_fsm.v(17) " "Inferred latch for \"state\[408\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[409\] conway_fsm.v(17) " "Inferred latch for \"state\[409\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[410\] conway_fsm.v(17) " "Inferred latch for \"state\[410\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[411\] conway_fsm.v(17) " "Inferred latch for \"state\[411\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[412\] conway_fsm.v(17) " "Inferred latch for \"state\[412\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[413\] conway_fsm.v(17) " "Inferred latch for \"state\[413\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[414\] conway_fsm.v(17) " "Inferred latch for \"state\[414\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[415\] conway_fsm.v(17) " "Inferred latch for \"state\[415\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[416\] conway_fsm.v(17) " "Inferred latch for \"state\[416\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[417\] conway_fsm.v(17) " "Inferred latch for \"state\[417\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[418\] conway_fsm.v(17) " "Inferred latch for \"state\[418\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[419\] conway_fsm.v(17) " "Inferred latch for \"state\[419\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[420\] conway_fsm.v(17) " "Inferred latch for \"state\[420\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[421\] conway_fsm.v(17) " "Inferred latch for \"state\[421\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[422\] conway_fsm.v(17) " "Inferred latch for \"state\[422\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[423\] conway_fsm.v(17) " "Inferred latch for \"state\[423\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[424\] conway_fsm.v(17) " "Inferred latch for \"state\[424\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[425\] conway_fsm.v(17) " "Inferred latch for \"state\[425\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[426\] conway_fsm.v(17) " "Inferred latch for \"state\[426\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[427\] conway_fsm.v(17) " "Inferred latch for \"state\[427\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[428\] conway_fsm.v(17) " "Inferred latch for \"state\[428\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[429\] conway_fsm.v(17) " "Inferred latch for \"state\[429\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[430\] conway_fsm.v(17) " "Inferred latch for \"state\[430\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[431\] conway_fsm.v(17) " "Inferred latch for \"state\[431\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[432\] conway_fsm.v(17) " "Inferred latch for \"state\[432\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[433\] conway_fsm.v(17) " "Inferred latch for \"state\[433\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[434\] conway_fsm.v(17) " "Inferred latch for \"state\[434\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[435\] conway_fsm.v(17) " "Inferred latch for \"state\[435\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[436\] conway_fsm.v(17) " "Inferred latch for \"state\[436\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[437\] conway_fsm.v(17) " "Inferred latch for \"state\[437\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[438\] conway_fsm.v(17) " "Inferred latch for \"state\[438\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[439\] conway_fsm.v(17) " "Inferred latch for \"state\[439\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[440\] conway_fsm.v(17) " "Inferred latch for \"state\[440\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[441\] conway_fsm.v(17) " "Inferred latch for \"state\[441\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[442\] conway_fsm.v(17) " "Inferred latch for \"state\[442\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[443\] conway_fsm.v(17) " "Inferred latch for \"state\[443\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[444\] conway_fsm.v(17) " "Inferred latch for \"state\[444\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[445\] conway_fsm.v(17) " "Inferred latch for \"state\[445\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[446\] conway_fsm.v(17) " "Inferred latch for \"state\[446\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[447\] conway_fsm.v(17) " "Inferred latch for \"state\[447\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[448\] conway_fsm.v(17) " "Inferred latch for \"state\[448\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[449\] conway_fsm.v(17) " "Inferred latch for \"state\[449\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[450\] conway_fsm.v(17) " "Inferred latch for \"state\[450\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[451\] conway_fsm.v(17) " "Inferred latch for \"state\[451\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[452\] conway_fsm.v(17) " "Inferred latch for \"state\[452\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[453\] conway_fsm.v(17) " "Inferred latch for \"state\[453\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[454\] conway_fsm.v(17) " "Inferred latch for \"state\[454\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[455\] conway_fsm.v(17) " "Inferred latch for \"state\[455\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[456\] conway_fsm.v(17) " "Inferred latch for \"state\[456\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[457\] conway_fsm.v(17) " "Inferred latch for \"state\[457\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[458\] conway_fsm.v(17) " "Inferred latch for \"state\[458\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[459\] conway_fsm.v(17) " "Inferred latch for \"state\[459\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[460\] conway_fsm.v(17) " "Inferred latch for \"state\[460\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[461\] conway_fsm.v(17) " "Inferred latch for \"state\[461\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[462\] conway_fsm.v(17) " "Inferred latch for \"state\[462\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[463\] conway_fsm.v(17) " "Inferred latch for \"state\[463\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[464\] conway_fsm.v(17) " "Inferred latch for \"state\[464\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[465\] conway_fsm.v(17) " "Inferred latch for \"state\[465\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[466\] conway_fsm.v(17) " "Inferred latch for \"state\[466\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[467\] conway_fsm.v(17) " "Inferred latch for \"state\[467\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[468\] conway_fsm.v(17) " "Inferred latch for \"state\[468\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[469\] conway_fsm.v(17) " "Inferred latch for \"state\[469\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[470\] conway_fsm.v(17) " "Inferred latch for \"state\[470\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[471\] conway_fsm.v(17) " "Inferred latch for \"state\[471\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[472\] conway_fsm.v(17) " "Inferred latch for \"state\[472\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[473\] conway_fsm.v(17) " "Inferred latch for \"state\[473\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[474\] conway_fsm.v(17) " "Inferred latch for \"state\[474\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[475\] conway_fsm.v(17) " "Inferred latch for \"state\[475\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[476\] conway_fsm.v(17) " "Inferred latch for \"state\[476\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[477\] conway_fsm.v(17) " "Inferred latch for \"state\[477\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[478\] conway_fsm.v(17) " "Inferred latch for \"state\[478\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[479\] conway_fsm.v(17) " "Inferred latch for \"state\[479\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[480\] conway_fsm.v(17) " "Inferred latch for \"state\[480\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[481\] conway_fsm.v(17) " "Inferred latch for \"state\[481\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[482\] conway_fsm.v(17) " "Inferred latch for \"state\[482\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[483\] conway_fsm.v(17) " "Inferred latch for \"state\[483\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[484\] conway_fsm.v(17) " "Inferred latch for \"state\[484\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[485\] conway_fsm.v(17) " "Inferred latch for \"state\[485\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[486\] conway_fsm.v(17) " "Inferred latch for \"state\[486\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[487\] conway_fsm.v(17) " "Inferred latch for \"state\[487\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[488\] conway_fsm.v(17) " "Inferred latch for \"state\[488\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[489\] conway_fsm.v(17) " "Inferred latch for \"state\[489\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[490\] conway_fsm.v(17) " "Inferred latch for \"state\[490\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[491\] conway_fsm.v(17) " "Inferred latch for \"state\[491\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[492\] conway_fsm.v(17) " "Inferred latch for \"state\[492\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[493\] conway_fsm.v(17) " "Inferred latch for \"state\[493\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[494\] conway_fsm.v(17) " "Inferred latch for \"state\[494\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[495\] conway_fsm.v(17) " "Inferred latch for \"state\[495\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[496\] conway_fsm.v(17) " "Inferred latch for \"state\[496\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[497\] conway_fsm.v(17) " "Inferred latch for \"state\[497\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[498\] conway_fsm.v(17) " "Inferred latch for \"state\[498\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[499\] conway_fsm.v(17) " "Inferred latch for \"state\[499\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[500\] conway_fsm.v(17) " "Inferred latch for \"state\[500\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[501\] conway_fsm.v(17) " "Inferred latch for \"state\[501\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[502\] conway_fsm.v(17) " "Inferred latch for \"state\[502\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[503\] conway_fsm.v(17) " "Inferred latch for \"state\[503\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[504\] conway_fsm.v(17) " "Inferred latch for \"state\[504\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[505\] conway_fsm.v(17) " "Inferred latch for \"state\[505\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[506\] conway_fsm.v(17) " "Inferred latch for \"state\[506\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[507\] conway_fsm.v(17) " "Inferred latch for \"state\[507\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[508\] conway_fsm.v(17) " "Inferred latch for \"state\[508\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[509\] conway_fsm.v(17) " "Inferred latch for \"state\[509\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[510\] conway_fsm.v(17) " "Inferred latch for \"state\[510\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[511\] conway_fsm.v(17) " "Inferred latch for \"state\[511\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[512\] conway_fsm.v(17) " "Inferred latch for \"state\[512\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[513\] conway_fsm.v(17) " "Inferred latch for \"state\[513\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[514\] conway_fsm.v(17) " "Inferred latch for \"state\[514\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[515\] conway_fsm.v(17) " "Inferred latch for \"state\[515\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[516\] conway_fsm.v(17) " "Inferred latch for \"state\[516\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[517\] conway_fsm.v(17) " "Inferred latch for \"state\[517\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[518\] conway_fsm.v(17) " "Inferred latch for \"state\[518\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[519\] conway_fsm.v(17) " "Inferred latch for \"state\[519\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[520\] conway_fsm.v(17) " "Inferred latch for \"state\[520\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[521\] conway_fsm.v(17) " "Inferred latch for \"state\[521\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[522\] conway_fsm.v(17) " "Inferred latch for \"state\[522\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[523\] conway_fsm.v(17) " "Inferred latch for \"state\[523\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[524\] conway_fsm.v(17) " "Inferred latch for \"state\[524\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[525\] conway_fsm.v(17) " "Inferred latch for \"state\[525\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[526\] conway_fsm.v(17) " "Inferred latch for \"state\[526\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[527\] conway_fsm.v(17) " "Inferred latch for \"state\[527\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[528\] conway_fsm.v(17) " "Inferred latch for \"state\[528\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[529\] conway_fsm.v(17) " "Inferred latch for \"state\[529\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[530\] conway_fsm.v(17) " "Inferred latch for \"state\[530\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[531\] conway_fsm.v(17) " "Inferred latch for \"state\[531\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[532\] conway_fsm.v(17) " "Inferred latch for \"state\[532\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[533\] conway_fsm.v(17) " "Inferred latch for \"state\[533\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[534\] conway_fsm.v(17) " "Inferred latch for \"state\[534\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[535\] conway_fsm.v(17) " "Inferred latch for \"state\[535\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[536\] conway_fsm.v(17) " "Inferred latch for \"state\[536\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[537\] conway_fsm.v(17) " "Inferred latch for \"state\[537\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[538\] conway_fsm.v(17) " "Inferred latch for \"state\[538\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[539\] conway_fsm.v(17) " "Inferred latch for \"state\[539\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[540\] conway_fsm.v(17) " "Inferred latch for \"state\[540\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[541\] conway_fsm.v(17) " "Inferred latch for \"state\[541\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[542\] conway_fsm.v(17) " "Inferred latch for \"state\[542\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[543\] conway_fsm.v(17) " "Inferred latch for \"state\[543\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[544\] conway_fsm.v(17) " "Inferred latch for \"state\[544\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[545\] conway_fsm.v(17) " "Inferred latch for \"state\[545\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[546\] conway_fsm.v(17) " "Inferred latch for \"state\[546\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[547\] conway_fsm.v(17) " "Inferred latch for \"state\[547\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[548\] conway_fsm.v(17) " "Inferred latch for \"state\[548\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[549\] conway_fsm.v(17) " "Inferred latch for \"state\[549\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[550\] conway_fsm.v(17) " "Inferred latch for \"state\[550\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[551\] conway_fsm.v(17) " "Inferred latch for \"state\[551\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[552\] conway_fsm.v(17) " "Inferred latch for \"state\[552\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[553\] conway_fsm.v(17) " "Inferred latch for \"state\[553\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[554\] conway_fsm.v(17) " "Inferred latch for \"state\[554\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[555\] conway_fsm.v(17) " "Inferred latch for \"state\[555\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[556\] conway_fsm.v(17) " "Inferred latch for \"state\[556\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[557\] conway_fsm.v(17) " "Inferred latch for \"state\[557\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[558\] conway_fsm.v(17) " "Inferred latch for \"state\[558\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[559\] conway_fsm.v(17) " "Inferred latch for \"state\[559\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[560\] conway_fsm.v(17) " "Inferred latch for \"state\[560\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[561\] conway_fsm.v(17) " "Inferred latch for \"state\[561\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[562\] conway_fsm.v(17) " "Inferred latch for \"state\[562\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[563\] conway_fsm.v(17) " "Inferred latch for \"state\[563\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[564\] conway_fsm.v(17) " "Inferred latch for \"state\[564\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[565\] conway_fsm.v(17) " "Inferred latch for \"state\[565\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[566\] conway_fsm.v(17) " "Inferred latch for \"state\[566\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[567\] conway_fsm.v(17) " "Inferred latch for \"state\[567\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[568\] conway_fsm.v(17) " "Inferred latch for \"state\[568\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[569\] conway_fsm.v(17) " "Inferred latch for \"state\[569\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[570\] conway_fsm.v(17) " "Inferred latch for \"state\[570\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[571\] conway_fsm.v(17) " "Inferred latch for \"state\[571\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[572\] conway_fsm.v(17) " "Inferred latch for \"state\[572\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[573\] conway_fsm.v(17) " "Inferred latch for \"state\[573\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[574\] conway_fsm.v(17) " "Inferred latch for \"state\[574\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[575\] conway_fsm.v(17) " "Inferred latch for \"state\[575\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[576\] conway_fsm.v(17) " "Inferred latch for \"state\[576\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[577\] conway_fsm.v(17) " "Inferred latch for \"state\[577\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[578\] conway_fsm.v(17) " "Inferred latch for \"state\[578\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[579\] conway_fsm.v(17) " "Inferred latch for \"state\[579\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[580\] conway_fsm.v(17) " "Inferred latch for \"state\[580\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[581\] conway_fsm.v(17) " "Inferred latch for \"state\[581\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[582\] conway_fsm.v(17) " "Inferred latch for \"state\[582\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[583\] conway_fsm.v(17) " "Inferred latch for \"state\[583\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[584\] conway_fsm.v(17) " "Inferred latch for \"state\[584\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[585\] conway_fsm.v(17) " "Inferred latch for \"state\[585\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[586\] conway_fsm.v(17) " "Inferred latch for \"state\[586\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[587\] conway_fsm.v(17) " "Inferred latch for \"state\[587\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[588\] conway_fsm.v(17) " "Inferred latch for \"state\[588\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[589\] conway_fsm.v(17) " "Inferred latch for \"state\[589\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[590\] conway_fsm.v(17) " "Inferred latch for \"state\[590\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[591\] conway_fsm.v(17) " "Inferred latch for \"state\[591\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[592\] conway_fsm.v(17) " "Inferred latch for \"state\[592\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[593\] conway_fsm.v(17) " "Inferred latch for \"state\[593\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[594\] conway_fsm.v(17) " "Inferred latch for \"state\[594\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[595\] conway_fsm.v(17) " "Inferred latch for \"state\[595\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[596\] conway_fsm.v(17) " "Inferred latch for \"state\[596\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[597\] conway_fsm.v(17) " "Inferred latch for \"state\[597\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[598\] conway_fsm.v(17) " "Inferred latch for \"state\[598\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[599\] conway_fsm.v(17) " "Inferred latch for \"state\[599\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[600\] conway_fsm.v(17) " "Inferred latch for \"state\[600\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[601\] conway_fsm.v(17) " "Inferred latch for \"state\[601\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[602\] conway_fsm.v(17) " "Inferred latch for \"state\[602\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[603\] conway_fsm.v(17) " "Inferred latch for \"state\[603\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[604\] conway_fsm.v(17) " "Inferred latch for \"state\[604\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[605\] conway_fsm.v(17) " "Inferred latch for \"state\[605\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[606\] conway_fsm.v(17) " "Inferred latch for \"state\[606\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[607\] conway_fsm.v(17) " "Inferred latch for \"state\[607\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[608\] conway_fsm.v(17) " "Inferred latch for \"state\[608\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[609\] conway_fsm.v(17) " "Inferred latch for \"state\[609\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[610\] conway_fsm.v(17) " "Inferred latch for \"state\[610\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[611\] conway_fsm.v(17) " "Inferred latch for \"state\[611\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[612\] conway_fsm.v(17) " "Inferred latch for \"state\[612\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[613\] conway_fsm.v(17) " "Inferred latch for \"state\[613\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[614\] conway_fsm.v(17) " "Inferred latch for \"state\[614\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[615\] conway_fsm.v(17) " "Inferred latch for \"state\[615\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[616\] conway_fsm.v(17) " "Inferred latch for \"state\[616\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[617\] conway_fsm.v(17) " "Inferred latch for \"state\[617\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[618\] conway_fsm.v(17) " "Inferred latch for \"state\[618\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[619\] conway_fsm.v(17) " "Inferred latch for \"state\[619\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[620\] conway_fsm.v(17) " "Inferred latch for \"state\[620\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[621\] conway_fsm.v(17) " "Inferred latch for \"state\[621\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[622\] conway_fsm.v(17) " "Inferred latch for \"state\[622\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[623\] conway_fsm.v(17) " "Inferred latch for \"state\[623\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[624\] conway_fsm.v(17) " "Inferred latch for \"state\[624\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[625\] conway_fsm.v(17) " "Inferred latch for \"state\[625\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[626\] conway_fsm.v(17) " "Inferred latch for \"state\[626\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[627\] conway_fsm.v(17) " "Inferred latch for \"state\[627\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[628\] conway_fsm.v(17) " "Inferred latch for \"state\[628\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[629\] conway_fsm.v(17) " "Inferred latch for \"state\[629\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[630\] conway_fsm.v(17) " "Inferred latch for \"state\[630\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[631\] conway_fsm.v(17) " "Inferred latch for \"state\[631\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[632\] conway_fsm.v(17) " "Inferred latch for \"state\[632\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[633\] conway_fsm.v(17) " "Inferred latch for \"state\[633\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[634\] conway_fsm.v(17) " "Inferred latch for \"state\[634\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[635\] conway_fsm.v(17) " "Inferred latch for \"state\[635\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[636\] conway_fsm.v(17) " "Inferred latch for \"state\[636\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[637\] conway_fsm.v(17) " "Inferred latch for \"state\[637\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[638\] conway_fsm.v(17) " "Inferred latch for \"state\[638\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[639\] conway_fsm.v(17) " "Inferred latch for \"state\[639\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[640\] conway_fsm.v(17) " "Inferred latch for \"state\[640\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[641\] conway_fsm.v(17) " "Inferred latch for \"state\[641\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[642\] conway_fsm.v(17) " "Inferred latch for \"state\[642\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[643\] conway_fsm.v(17) " "Inferred latch for \"state\[643\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[644\] conway_fsm.v(17) " "Inferred latch for \"state\[644\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[645\] conway_fsm.v(17) " "Inferred latch for \"state\[645\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[646\] conway_fsm.v(17) " "Inferred latch for \"state\[646\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[647\] conway_fsm.v(17) " "Inferred latch for \"state\[647\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[648\] conway_fsm.v(17) " "Inferred latch for \"state\[648\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[649\] conway_fsm.v(17) " "Inferred latch for \"state\[649\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[650\] conway_fsm.v(17) " "Inferred latch for \"state\[650\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[651\] conway_fsm.v(17) " "Inferred latch for \"state\[651\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[652\] conway_fsm.v(17) " "Inferred latch for \"state\[652\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[653\] conway_fsm.v(17) " "Inferred latch for \"state\[653\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[654\] conway_fsm.v(17) " "Inferred latch for \"state\[654\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[655\] conway_fsm.v(17) " "Inferred latch for \"state\[655\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[656\] conway_fsm.v(17) " "Inferred latch for \"state\[656\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[657\] conway_fsm.v(17) " "Inferred latch for \"state\[657\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[658\] conway_fsm.v(17) " "Inferred latch for \"state\[658\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[659\] conway_fsm.v(17) " "Inferred latch for \"state\[659\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[660\] conway_fsm.v(17) " "Inferred latch for \"state\[660\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[661\] conway_fsm.v(17) " "Inferred latch for \"state\[661\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[662\] conway_fsm.v(17) " "Inferred latch for \"state\[662\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[663\] conway_fsm.v(17) " "Inferred latch for \"state\[663\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[664\] conway_fsm.v(17) " "Inferred latch for \"state\[664\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[665\] conway_fsm.v(17) " "Inferred latch for \"state\[665\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[666\] conway_fsm.v(17) " "Inferred latch for \"state\[666\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[667\] conway_fsm.v(17) " "Inferred latch for \"state\[667\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[668\] conway_fsm.v(17) " "Inferred latch for \"state\[668\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[669\] conway_fsm.v(17) " "Inferred latch for \"state\[669\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[670\] conway_fsm.v(17) " "Inferred latch for \"state\[670\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[671\] conway_fsm.v(17) " "Inferred latch for \"state\[671\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[672\] conway_fsm.v(17) " "Inferred latch for \"state\[672\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[673\] conway_fsm.v(17) " "Inferred latch for \"state\[673\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[674\] conway_fsm.v(17) " "Inferred latch for \"state\[674\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[675\] conway_fsm.v(17) " "Inferred latch for \"state\[675\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[676\] conway_fsm.v(17) " "Inferred latch for \"state\[676\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[677\] conway_fsm.v(17) " "Inferred latch for \"state\[677\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[678\] conway_fsm.v(17) " "Inferred latch for \"state\[678\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[679\] conway_fsm.v(17) " "Inferred latch for \"state\[679\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[680\] conway_fsm.v(17) " "Inferred latch for \"state\[680\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[681\] conway_fsm.v(17) " "Inferred latch for \"state\[681\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[682\] conway_fsm.v(17) " "Inferred latch for \"state\[682\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[683\] conway_fsm.v(17) " "Inferred latch for \"state\[683\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[684\] conway_fsm.v(17) " "Inferred latch for \"state\[684\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[685\] conway_fsm.v(17) " "Inferred latch for \"state\[685\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[686\] conway_fsm.v(17) " "Inferred latch for \"state\[686\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[687\] conway_fsm.v(17) " "Inferred latch for \"state\[687\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[688\] conway_fsm.v(17) " "Inferred latch for \"state\[688\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[689\] conway_fsm.v(17) " "Inferred latch for \"state\[689\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[690\] conway_fsm.v(17) " "Inferred latch for \"state\[690\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[691\] conway_fsm.v(17) " "Inferred latch for \"state\[691\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[692\] conway_fsm.v(17) " "Inferred latch for \"state\[692\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[693\] conway_fsm.v(17) " "Inferred latch for \"state\[693\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[694\] conway_fsm.v(17) " "Inferred latch for \"state\[694\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[695\] conway_fsm.v(17) " "Inferred latch for \"state\[695\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[696\] conway_fsm.v(17) " "Inferred latch for \"state\[696\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[697\] conway_fsm.v(17) " "Inferred latch for \"state\[697\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[698\] conway_fsm.v(17) " "Inferred latch for \"state\[698\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[699\] conway_fsm.v(17) " "Inferred latch for \"state\[699\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[700\] conway_fsm.v(17) " "Inferred latch for \"state\[700\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[701\] conway_fsm.v(17) " "Inferred latch for \"state\[701\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[702\] conway_fsm.v(17) " "Inferred latch for \"state\[702\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[703\] conway_fsm.v(17) " "Inferred latch for \"state\[703\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[704\] conway_fsm.v(17) " "Inferred latch for \"state\[704\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[705\] conway_fsm.v(17) " "Inferred latch for \"state\[705\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[706\] conway_fsm.v(17) " "Inferred latch for \"state\[706\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[707\] conway_fsm.v(17) " "Inferred latch for \"state\[707\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[708\] conway_fsm.v(17) " "Inferred latch for \"state\[708\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[709\] conway_fsm.v(17) " "Inferred latch for \"state\[709\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[710\] conway_fsm.v(17) " "Inferred latch for \"state\[710\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[711\] conway_fsm.v(17) " "Inferred latch for \"state\[711\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[712\] conway_fsm.v(17) " "Inferred latch for \"state\[712\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[713\] conway_fsm.v(17) " "Inferred latch for \"state\[713\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[714\] conway_fsm.v(17) " "Inferred latch for \"state\[714\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[715\] conway_fsm.v(17) " "Inferred latch for \"state\[715\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[716\] conway_fsm.v(17) " "Inferred latch for \"state\[716\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[717\] conway_fsm.v(17) " "Inferred latch for \"state\[717\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[718\] conway_fsm.v(17) " "Inferred latch for \"state\[718\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[719\] conway_fsm.v(17) " "Inferred latch for \"state\[719\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[720\] conway_fsm.v(17) " "Inferred latch for \"state\[720\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[721\] conway_fsm.v(17) " "Inferred latch for \"state\[721\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[722\] conway_fsm.v(17) " "Inferred latch for \"state\[722\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[723\] conway_fsm.v(17) " "Inferred latch for \"state\[723\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[724\] conway_fsm.v(17) " "Inferred latch for \"state\[724\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[725\] conway_fsm.v(17) " "Inferred latch for \"state\[725\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[726\] conway_fsm.v(17) " "Inferred latch for \"state\[726\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[727\] conway_fsm.v(17) " "Inferred latch for \"state\[727\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[728\] conway_fsm.v(17) " "Inferred latch for \"state\[728\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[729\] conway_fsm.v(17) " "Inferred latch for \"state\[729\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[730\] conway_fsm.v(17) " "Inferred latch for \"state\[730\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[731\] conway_fsm.v(17) " "Inferred latch for \"state\[731\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[732\] conway_fsm.v(17) " "Inferred latch for \"state\[732\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[733\] conway_fsm.v(17) " "Inferred latch for \"state\[733\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[734\] conway_fsm.v(17) " "Inferred latch for \"state\[734\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[735\] conway_fsm.v(17) " "Inferred latch for \"state\[735\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[736\] conway_fsm.v(17) " "Inferred latch for \"state\[736\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[737\] conway_fsm.v(17) " "Inferred latch for \"state\[737\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002837 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[738\] conway_fsm.v(17) " "Inferred latch for \"state\[738\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[739\] conway_fsm.v(17) " "Inferred latch for \"state\[739\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[740\] conway_fsm.v(17) " "Inferred latch for \"state\[740\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[741\] conway_fsm.v(17) " "Inferred latch for \"state\[741\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[742\] conway_fsm.v(17) " "Inferred latch for \"state\[742\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[743\] conway_fsm.v(17) " "Inferred latch for \"state\[743\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[744\] conway_fsm.v(17) " "Inferred latch for \"state\[744\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[745\] conway_fsm.v(17) " "Inferred latch for \"state\[745\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[746\] conway_fsm.v(17) " "Inferred latch for \"state\[746\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[747\] conway_fsm.v(17) " "Inferred latch for \"state\[747\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[748\] conway_fsm.v(17) " "Inferred latch for \"state\[748\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[749\] conway_fsm.v(17) " "Inferred latch for \"state\[749\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[750\] conway_fsm.v(17) " "Inferred latch for \"state\[750\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[751\] conway_fsm.v(17) " "Inferred latch for \"state\[751\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[752\] conway_fsm.v(17) " "Inferred latch for \"state\[752\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[753\] conway_fsm.v(17) " "Inferred latch for \"state\[753\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[754\] conway_fsm.v(17) " "Inferred latch for \"state\[754\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[755\] conway_fsm.v(17) " "Inferred latch for \"state\[755\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[756\] conway_fsm.v(17) " "Inferred latch for \"state\[756\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[757\] conway_fsm.v(17) " "Inferred latch for \"state\[757\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[758\] conway_fsm.v(17) " "Inferred latch for \"state\[758\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[759\] conway_fsm.v(17) " "Inferred latch for \"state\[759\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[760\] conway_fsm.v(17) " "Inferred latch for \"state\[760\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[761\] conway_fsm.v(17) " "Inferred latch for \"state\[761\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[762\] conway_fsm.v(17) " "Inferred latch for \"state\[762\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[763\] conway_fsm.v(17) " "Inferred latch for \"state\[763\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[764\] conway_fsm.v(17) " "Inferred latch for \"state\[764\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[765\] conway_fsm.v(17) " "Inferred latch for \"state\[765\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[766\] conway_fsm.v(17) " "Inferred latch for \"state\[766\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[767\] conway_fsm.v(17) " "Inferred latch for \"state\[767\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[768\] conway_fsm.v(17) " "Inferred latch for \"state\[768\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[769\] conway_fsm.v(17) " "Inferred latch for \"state\[769\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[770\] conway_fsm.v(17) " "Inferred latch for \"state\[770\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[771\] conway_fsm.v(17) " "Inferred latch for \"state\[771\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[772\] conway_fsm.v(17) " "Inferred latch for \"state\[772\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[773\] conway_fsm.v(17) " "Inferred latch for \"state\[773\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[774\] conway_fsm.v(17) " "Inferred latch for \"state\[774\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[775\] conway_fsm.v(17) " "Inferred latch for \"state\[775\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[776\] conway_fsm.v(17) " "Inferred latch for \"state\[776\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[777\] conway_fsm.v(17) " "Inferred latch for \"state\[777\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[778\] conway_fsm.v(17) " "Inferred latch for \"state\[778\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[779\] conway_fsm.v(17) " "Inferred latch for \"state\[779\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[780\] conway_fsm.v(17) " "Inferred latch for \"state\[780\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[781\] conway_fsm.v(17) " "Inferred latch for \"state\[781\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[782\] conway_fsm.v(17) " "Inferred latch for \"state\[782\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[783\] conway_fsm.v(17) " "Inferred latch for \"state\[783\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[784\] conway_fsm.v(17) " "Inferred latch for \"state\[784\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[785\] conway_fsm.v(17) " "Inferred latch for \"state\[785\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[786\] conway_fsm.v(17) " "Inferred latch for \"state\[786\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[787\] conway_fsm.v(17) " "Inferred latch for \"state\[787\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[788\] conway_fsm.v(17) " "Inferred latch for \"state\[788\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[789\] conway_fsm.v(17) " "Inferred latch for \"state\[789\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[790\] conway_fsm.v(17) " "Inferred latch for \"state\[790\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[791\] conway_fsm.v(17) " "Inferred latch for \"state\[791\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[792\] conway_fsm.v(17) " "Inferred latch for \"state\[792\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[793\] conway_fsm.v(17) " "Inferred latch for \"state\[793\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[794\] conway_fsm.v(17) " "Inferred latch for \"state\[794\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[795\] conway_fsm.v(17) " "Inferred latch for \"state\[795\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[796\] conway_fsm.v(17) " "Inferred latch for \"state\[796\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[797\] conway_fsm.v(17) " "Inferred latch for \"state\[797\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[798\] conway_fsm.v(17) " "Inferred latch for \"state\[798\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[799\] conway_fsm.v(17) " "Inferred latch for \"state\[799\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[800\] conway_fsm.v(17) " "Inferred latch for \"state\[800\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[801\] conway_fsm.v(17) " "Inferred latch for \"state\[801\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[802\] conway_fsm.v(17) " "Inferred latch for \"state\[802\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[803\] conway_fsm.v(17) " "Inferred latch for \"state\[803\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[804\] conway_fsm.v(17) " "Inferred latch for \"state\[804\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[805\] conway_fsm.v(17) " "Inferred latch for \"state\[805\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[806\] conway_fsm.v(17) " "Inferred latch for \"state\[806\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[807\] conway_fsm.v(17) " "Inferred latch for \"state\[807\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[808\] conway_fsm.v(17) " "Inferred latch for \"state\[808\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[809\] conway_fsm.v(17) " "Inferred latch for \"state\[809\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[810\] conway_fsm.v(17) " "Inferred latch for \"state\[810\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[811\] conway_fsm.v(17) " "Inferred latch for \"state\[811\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[812\] conway_fsm.v(17) " "Inferred latch for \"state\[812\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[813\] conway_fsm.v(17) " "Inferred latch for \"state\[813\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[814\] conway_fsm.v(17) " "Inferred latch for \"state\[814\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[815\] conway_fsm.v(17) " "Inferred latch for \"state\[815\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[816\] conway_fsm.v(17) " "Inferred latch for \"state\[816\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[817\] conway_fsm.v(17) " "Inferred latch for \"state\[817\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[818\] conway_fsm.v(17) " "Inferred latch for \"state\[818\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[819\] conway_fsm.v(17) " "Inferred latch for \"state\[819\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[820\] conway_fsm.v(17) " "Inferred latch for \"state\[820\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[821\] conway_fsm.v(17) " "Inferred latch for \"state\[821\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[822\] conway_fsm.v(17) " "Inferred latch for \"state\[822\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[823\] conway_fsm.v(17) " "Inferred latch for \"state\[823\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[824\] conway_fsm.v(17) " "Inferred latch for \"state\[824\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[825\] conway_fsm.v(17) " "Inferred latch for \"state\[825\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[826\] conway_fsm.v(17) " "Inferred latch for \"state\[826\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[827\] conway_fsm.v(17) " "Inferred latch for \"state\[827\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[828\] conway_fsm.v(17) " "Inferred latch for \"state\[828\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[829\] conway_fsm.v(17) " "Inferred latch for \"state\[829\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[830\] conway_fsm.v(17) " "Inferred latch for \"state\[830\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[831\] conway_fsm.v(17) " "Inferred latch for \"state\[831\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[832\] conway_fsm.v(17) " "Inferred latch for \"state\[832\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[833\] conway_fsm.v(17) " "Inferred latch for \"state\[833\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[834\] conway_fsm.v(17) " "Inferred latch for \"state\[834\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[835\] conway_fsm.v(17) " "Inferred latch for \"state\[835\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[836\] conway_fsm.v(17) " "Inferred latch for \"state\[836\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[837\] conway_fsm.v(17) " "Inferred latch for \"state\[837\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[838\] conway_fsm.v(17) " "Inferred latch for \"state\[838\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[839\] conway_fsm.v(17) " "Inferred latch for \"state\[839\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[840\] conway_fsm.v(17) " "Inferred latch for \"state\[840\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[841\] conway_fsm.v(17) " "Inferred latch for \"state\[841\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[842\] conway_fsm.v(17) " "Inferred latch for \"state\[842\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[843\] conway_fsm.v(17) " "Inferred latch for \"state\[843\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[844\] conway_fsm.v(17) " "Inferred latch for \"state\[844\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[845\] conway_fsm.v(17) " "Inferred latch for \"state\[845\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[846\] conway_fsm.v(17) " "Inferred latch for \"state\[846\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[847\] conway_fsm.v(17) " "Inferred latch for \"state\[847\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[848\] conway_fsm.v(17) " "Inferred latch for \"state\[848\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[849\] conway_fsm.v(17) " "Inferred latch for \"state\[849\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[850\] conway_fsm.v(17) " "Inferred latch for \"state\[850\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[851\] conway_fsm.v(17) " "Inferred latch for \"state\[851\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[852\] conway_fsm.v(17) " "Inferred latch for \"state\[852\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[853\] conway_fsm.v(17) " "Inferred latch for \"state\[853\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[854\] conway_fsm.v(17) " "Inferred latch for \"state\[854\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[855\] conway_fsm.v(17) " "Inferred latch for \"state\[855\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[856\] conway_fsm.v(17) " "Inferred latch for \"state\[856\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[857\] conway_fsm.v(17) " "Inferred latch for \"state\[857\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[858\] conway_fsm.v(17) " "Inferred latch for \"state\[858\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[859\] conway_fsm.v(17) " "Inferred latch for \"state\[859\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[860\] conway_fsm.v(17) " "Inferred latch for \"state\[860\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[861\] conway_fsm.v(17) " "Inferred latch for \"state\[861\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[862\] conway_fsm.v(17) " "Inferred latch for \"state\[862\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[863\] conway_fsm.v(17) " "Inferred latch for \"state\[863\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[864\] conway_fsm.v(17) " "Inferred latch for \"state\[864\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[865\] conway_fsm.v(17) " "Inferred latch for \"state\[865\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[866\] conway_fsm.v(17) " "Inferred latch for \"state\[866\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[867\] conway_fsm.v(17) " "Inferred latch for \"state\[867\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[868\] conway_fsm.v(17) " "Inferred latch for \"state\[868\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[869\] conway_fsm.v(17) " "Inferred latch for \"state\[869\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[870\] conway_fsm.v(17) " "Inferred latch for \"state\[870\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[871\] conway_fsm.v(17) " "Inferred latch for \"state\[871\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[872\] conway_fsm.v(17) " "Inferred latch for \"state\[872\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[873\] conway_fsm.v(17) " "Inferred latch for \"state\[873\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[874\] conway_fsm.v(17) " "Inferred latch for \"state\[874\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[875\] conway_fsm.v(17) " "Inferred latch for \"state\[875\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[876\] conway_fsm.v(17) " "Inferred latch for \"state\[876\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[877\] conway_fsm.v(17) " "Inferred latch for \"state\[877\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[878\] conway_fsm.v(17) " "Inferred latch for \"state\[878\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[879\] conway_fsm.v(17) " "Inferred latch for \"state\[879\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[880\] conway_fsm.v(17) " "Inferred latch for \"state\[880\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[881\] conway_fsm.v(17) " "Inferred latch for \"state\[881\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[882\] conway_fsm.v(17) " "Inferred latch for \"state\[882\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[883\] conway_fsm.v(17) " "Inferred latch for \"state\[883\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[884\] conway_fsm.v(17) " "Inferred latch for \"state\[884\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[885\] conway_fsm.v(17) " "Inferred latch for \"state\[885\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[886\] conway_fsm.v(17) " "Inferred latch for \"state\[886\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[887\] conway_fsm.v(17) " "Inferred latch for \"state\[887\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[888\] conway_fsm.v(17) " "Inferred latch for \"state\[888\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[889\] conway_fsm.v(17) " "Inferred latch for \"state\[889\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[890\] conway_fsm.v(17) " "Inferred latch for \"state\[890\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[891\] conway_fsm.v(17) " "Inferred latch for \"state\[891\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[892\] conway_fsm.v(17) " "Inferred latch for \"state\[892\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[893\] conway_fsm.v(17) " "Inferred latch for \"state\[893\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[894\] conway_fsm.v(17) " "Inferred latch for \"state\[894\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[895\] conway_fsm.v(17) " "Inferred latch for \"state\[895\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[896\] conway_fsm.v(17) " "Inferred latch for \"state\[896\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[897\] conway_fsm.v(17) " "Inferred latch for \"state\[897\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[898\] conway_fsm.v(17) " "Inferred latch for \"state\[898\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[899\] conway_fsm.v(17) " "Inferred latch for \"state\[899\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[900\] conway_fsm.v(17) " "Inferred latch for \"state\[900\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[901\] conway_fsm.v(17) " "Inferred latch for \"state\[901\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[902\] conway_fsm.v(17) " "Inferred latch for \"state\[902\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[903\] conway_fsm.v(17) " "Inferred latch for \"state\[903\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[904\] conway_fsm.v(17) " "Inferred latch for \"state\[904\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[905\] conway_fsm.v(17) " "Inferred latch for \"state\[905\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[906\] conway_fsm.v(17) " "Inferred latch for \"state\[906\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[907\] conway_fsm.v(17) " "Inferred latch for \"state\[907\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[908\] conway_fsm.v(17) " "Inferred latch for \"state\[908\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[909\] conway_fsm.v(17) " "Inferred latch for \"state\[909\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[910\] conway_fsm.v(17) " "Inferred latch for \"state\[910\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[911\] conway_fsm.v(17) " "Inferred latch for \"state\[911\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[912\] conway_fsm.v(17) " "Inferred latch for \"state\[912\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[913\] conway_fsm.v(17) " "Inferred latch for \"state\[913\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[914\] conway_fsm.v(17) " "Inferred latch for \"state\[914\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[915\] conway_fsm.v(17) " "Inferred latch for \"state\[915\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[916\] conway_fsm.v(17) " "Inferred latch for \"state\[916\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[917\] conway_fsm.v(17) " "Inferred latch for \"state\[917\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[918\] conway_fsm.v(17) " "Inferred latch for \"state\[918\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[919\] conway_fsm.v(17) " "Inferred latch for \"state\[919\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[920\] conway_fsm.v(17) " "Inferred latch for \"state\[920\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[921\] conway_fsm.v(17) " "Inferred latch for \"state\[921\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[922\] conway_fsm.v(17) " "Inferred latch for \"state\[922\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[923\] conway_fsm.v(17) " "Inferred latch for \"state\[923\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[924\] conway_fsm.v(17) " "Inferred latch for \"state\[924\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[925\] conway_fsm.v(17) " "Inferred latch for \"state\[925\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[926\] conway_fsm.v(17) " "Inferred latch for \"state\[926\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[927\] conway_fsm.v(17) " "Inferred latch for \"state\[927\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[928\] conway_fsm.v(17) " "Inferred latch for \"state\[928\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[929\] conway_fsm.v(17) " "Inferred latch for \"state\[929\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[930\] conway_fsm.v(17) " "Inferred latch for \"state\[930\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[931\] conway_fsm.v(17) " "Inferred latch for \"state\[931\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[932\] conway_fsm.v(17) " "Inferred latch for \"state\[932\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[933\] conway_fsm.v(17) " "Inferred latch for \"state\[933\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[934\] conway_fsm.v(17) " "Inferred latch for \"state\[934\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[935\] conway_fsm.v(17) " "Inferred latch for \"state\[935\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[936\] conway_fsm.v(17) " "Inferred latch for \"state\[936\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[937\] conway_fsm.v(17) " "Inferred latch for \"state\[937\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[938\] conway_fsm.v(17) " "Inferred latch for \"state\[938\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[939\] conway_fsm.v(17) " "Inferred latch for \"state\[939\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[940\] conway_fsm.v(17) " "Inferred latch for \"state\[940\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[941\] conway_fsm.v(17) " "Inferred latch for \"state\[941\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[942\] conway_fsm.v(17) " "Inferred latch for \"state\[942\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[943\] conway_fsm.v(17) " "Inferred latch for \"state\[943\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[944\] conway_fsm.v(17) " "Inferred latch for \"state\[944\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[945\] conway_fsm.v(17) " "Inferred latch for \"state\[945\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[946\] conway_fsm.v(17) " "Inferred latch for \"state\[946\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[947\] conway_fsm.v(17) " "Inferred latch for \"state\[947\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[948\] conway_fsm.v(17) " "Inferred latch for \"state\[948\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[949\] conway_fsm.v(17) " "Inferred latch for \"state\[949\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[950\] conway_fsm.v(17) " "Inferred latch for \"state\[950\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[951\] conway_fsm.v(17) " "Inferred latch for \"state\[951\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[952\] conway_fsm.v(17) " "Inferred latch for \"state\[952\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[953\] conway_fsm.v(17) " "Inferred latch for \"state\[953\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[954\] conway_fsm.v(17) " "Inferred latch for \"state\[954\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[955\] conway_fsm.v(17) " "Inferred latch for \"state\[955\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[956\] conway_fsm.v(17) " "Inferred latch for \"state\[956\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[957\] conway_fsm.v(17) " "Inferred latch for \"state\[957\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[958\] conway_fsm.v(17) " "Inferred latch for \"state\[958\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[959\] conway_fsm.v(17) " "Inferred latch for \"state\[959\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[960\] conway_fsm.v(17) " "Inferred latch for \"state\[960\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[961\] conway_fsm.v(17) " "Inferred latch for \"state\[961\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[962\] conway_fsm.v(17) " "Inferred latch for \"state\[962\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[963\] conway_fsm.v(17) " "Inferred latch for \"state\[963\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[964\] conway_fsm.v(17) " "Inferred latch for \"state\[964\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[965\] conway_fsm.v(17) " "Inferred latch for \"state\[965\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[966\] conway_fsm.v(17) " "Inferred latch for \"state\[966\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[967\] conway_fsm.v(17) " "Inferred latch for \"state\[967\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[968\] conway_fsm.v(17) " "Inferred latch for \"state\[968\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[969\] conway_fsm.v(17) " "Inferred latch for \"state\[969\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[970\] conway_fsm.v(17) " "Inferred latch for \"state\[970\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[971\] conway_fsm.v(17) " "Inferred latch for \"state\[971\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[972\] conway_fsm.v(17) " "Inferred latch for \"state\[972\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[973\] conway_fsm.v(17) " "Inferred latch for \"state\[973\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[974\] conway_fsm.v(17) " "Inferred latch for \"state\[974\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[975\] conway_fsm.v(17) " "Inferred latch for \"state\[975\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[976\] conway_fsm.v(17) " "Inferred latch for \"state\[976\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[977\] conway_fsm.v(17) " "Inferred latch for \"state\[977\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[978\] conway_fsm.v(17) " "Inferred latch for \"state\[978\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[979\] conway_fsm.v(17) " "Inferred latch for \"state\[979\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[980\] conway_fsm.v(17) " "Inferred latch for \"state\[980\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[981\] conway_fsm.v(17) " "Inferred latch for \"state\[981\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[982\] conway_fsm.v(17) " "Inferred latch for \"state\[982\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[983\] conway_fsm.v(17) " "Inferred latch for \"state\[983\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[984\] conway_fsm.v(17) " "Inferred latch for \"state\[984\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[985\] conway_fsm.v(17) " "Inferred latch for \"state\[985\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[986\] conway_fsm.v(17) " "Inferred latch for \"state\[986\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[987\] conway_fsm.v(17) " "Inferred latch for \"state\[987\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[988\] conway_fsm.v(17) " "Inferred latch for \"state\[988\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[989\] conway_fsm.v(17) " "Inferred latch for \"state\[989\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[990\] conway_fsm.v(17) " "Inferred latch for \"state\[990\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[991\] conway_fsm.v(17) " "Inferred latch for \"state\[991\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[992\] conway_fsm.v(17) " "Inferred latch for \"state\[992\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[993\] conway_fsm.v(17) " "Inferred latch for \"state\[993\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[994\] conway_fsm.v(17) " "Inferred latch for \"state\[994\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[995\] conway_fsm.v(17) " "Inferred latch for \"state\[995\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[996\] conway_fsm.v(17) " "Inferred latch for \"state\[996\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[997\] conway_fsm.v(17) " "Inferred latch for \"state\[997\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[998\] conway_fsm.v(17) " "Inferred latch for \"state\[998\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[999\] conway_fsm.v(17) " "Inferred latch for \"state\[999\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1000\] conway_fsm.v(17) " "Inferred latch for \"state\[1000\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1001\] conway_fsm.v(17) " "Inferred latch for \"state\[1001\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1002\] conway_fsm.v(17) " "Inferred latch for \"state\[1002\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1003\] conway_fsm.v(17) " "Inferred latch for \"state\[1003\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1004\] conway_fsm.v(17) " "Inferred latch for \"state\[1004\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1005\] conway_fsm.v(17) " "Inferred latch for \"state\[1005\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1006\] conway_fsm.v(17) " "Inferred latch for \"state\[1006\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1007\] conway_fsm.v(17) " "Inferred latch for \"state\[1007\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1008\] conway_fsm.v(17) " "Inferred latch for \"state\[1008\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1009\] conway_fsm.v(17) " "Inferred latch for \"state\[1009\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1010\] conway_fsm.v(17) " "Inferred latch for \"state\[1010\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1011\] conway_fsm.v(17) " "Inferred latch for \"state\[1011\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1012\] conway_fsm.v(17) " "Inferred latch for \"state\[1012\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1013\] conway_fsm.v(17) " "Inferred latch for \"state\[1013\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1014\] conway_fsm.v(17) " "Inferred latch for \"state\[1014\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1015\] conway_fsm.v(17) " "Inferred latch for \"state\[1015\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1016\] conway_fsm.v(17) " "Inferred latch for \"state\[1016\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1017\] conway_fsm.v(17) " "Inferred latch for \"state\[1017\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1018\] conway_fsm.v(17) " "Inferred latch for \"state\[1018\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1019\] conway_fsm.v(17) " "Inferred latch for \"state\[1019\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1020\] conway_fsm.v(17) " "Inferred latch for \"state\[1020\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1021\] conway_fsm.v(17) " "Inferred latch for \"state\[1021\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1022\] conway_fsm.v(17) " "Inferred latch for \"state\[1022\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1023\] conway_fsm.v(17) " "Inferred latch for \"state\[1023\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1024\] conway_fsm.v(17) " "Inferred latch for \"state\[1024\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1025\] conway_fsm.v(17) " "Inferred latch for \"state\[1025\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1026\] conway_fsm.v(17) " "Inferred latch for \"state\[1026\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1027\] conway_fsm.v(17) " "Inferred latch for \"state\[1027\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1028\] conway_fsm.v(17) " "Inferred latch for \"state\[1028\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1029\] conway_fsm.v(17) " "Inferred latch for \"state\[1029\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1030\] conway_fsm.v(17) " "Inferred latch for \"state\[1030\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1031\] conway_fsm.v(17) " "Inferred latch for \"state\[1031\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1032\] conway_fsm.v(17) " "Inferred latch for \"state\[1032\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1033\] conway_fsm.v(17) " "Inferred latch for \"state\[1033\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1034\] conway_fsm.v(17) " "Inferred latch for \"state\[1034\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1035\] conway_fsm.v(17) " "Inferred latch for \"state\[1035\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1036\] conway_fsm.v(17) " "Inferred latch for \"state\[1036\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1037\] conway_fsm.v(17) " "Inferred latch for \"state\[1037\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1038\] conway_fsm.v(17) " "Inferred latch for \"state\[1038\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1039\] conway_fsm.v(17) " "Inferred latch for \"state\[1039\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1040\] conway_fsm.v(17) " "Inferred latch for \"state\[1040\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1041\] conway_fsm.v(17) " "Inferred latch for \"state\[1041\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1042\] conway_fsm.v(17) " "Inferred latch for \"state\[1042\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1043\] conway_fsm.v(17) " "Inferred latch for \"state\[1043\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1044\] conway_fsm.v(17) " "Inferred latch for \"state\[1044\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1045\] conway_fsm.v(17) " "Inferred latch for \"state\[1045\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1046\] conway_fsm.v(17) " "Inferred latch for \"state\[1046\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1047\] conway_fsm.v(17) " "Inferred latch for \"state\[1047\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1048\] conway_fsm.v(17) " "Inferred latch for \"state\[1048\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1049\] conway_fsm.v(17) " "Inferred latch for \"state\[1049\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1050\] conway_fsm.v(17) " "Inferred latch for \"state\[1050\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1051\] conway_fsm.v(17) " "Inferred latch for \"state\[1051\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1052\] conway_fsm.v(17) " "Inferred latch for \"state\[1052\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1053\] conway_fsm.v(17) " "Inferred latch for \"state\[1053\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1054\] conway_fsm.v(17) " "Inferred latch for \"state\[1054\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1055\] conway_fsm.v(17) " "Inferred latch for \"state\[1055\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1056\] conway_fsm.v(17) " "Inferred latch for \"state\[1056\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1057\] conway_fsm.v(17) " "Inferred latch for \"state\[1057\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1058\] conway_fsm.v(17) " "Inferred latch for \"state\[1058\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1059\] conway_fsm.v(17) " "Inferred latch for \"state\[1059\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1060\] conway_fsm.v(17) " "Inferred latch for \"state\[1060\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1061\] conway_fsm.v(17) " "Inferred latch for \"state\[1061\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1062\] conway_fsm.v(17) " "Inferred latch for \"state\[1062\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1063\] conway_fsm.v(17) " "Inferred latch for \"state\[1063\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1064\] conway_fsm.v(17) " "Inferred latch for \"state\[1064\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1065\] conway_fsm.v(17) " "Inferred latch for \"state\[1065\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1066\] conway_fsm.v(17) " "Inferred latch for \"state\[1066\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1067\] conway_fsm.v(17) " "Inferred latch for \"state\[1067\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1068\] conway_fsm.v(17) " "Inferred latch for \"state\[1068\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1069\] conway_fsm.v(17) " "Inferred latch for \"state\[1069\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1070\] conway_fsm.v(17) " "Inferred latch for \"state\[1070\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1071\] conway_fsm.v(17) " "Inferred latch for \"state\[1071\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1072\] conway_fsm.v(17) " "Inferred latch for \"state\[1072\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1073\] conway_fsm.v(17) " "Inferred latch for \"state\[1073\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1074\] conway_fsm.v(17) " "Inferred latch for \"state\[1074\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1075\] conway_fsm.v(17) " "Inferred latch for \"state\[1075\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1076\] conway_fsm.v(17) " "Inferred latch for \"state\[1076\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1077\] conway_fsm.v(17) " "Inferred latch for \"state\[1077\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1078\] conway_fsm.v(17) " "Inferred latch for \"state\[1078\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1079\] conway_fsm.v(17) " "Inferred latch for \"state\[1079\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1080\] conway_fsm.v(17) " "Inferred latch for \"state\[1080\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1081\] conway_fsm.v(17) " "Inferred latch for \"state\[1081\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1082\] conway_fsm.v(17) " "Inferred latch for \"state\[1082\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1083\] conway_fsm.v(17) " "Inferred latch for \"state\[1083\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1084\] conway_fsm.v(17) " "Inferred latch for \"state\[1084\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1085\] conway_fsm.v(17) " "Inferred latch for \"state\[1085\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1086\] conway_fsm.v(17) " "Inferred latch for \"state\[1086\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1087\] conway_fsm.v(17) " "Inferred latch for \"state\[1087\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1088\] conway_fsm.v(17) " "Inferred latch for \"state\[1088\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1089\] conway_fsm.v(17) " "Inferred latch for \"state\[1089\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1090\] conway_fsm.v(17) " "Inferred latch for \"state\[1090\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1091\] conway_fsm.v(17) " "Inferred latch for \"state\[1091\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1092\] conway_fsm.v(17) " "Inferred latch for \"state\[1092\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1093\] conway_fsm.v(17) " "Inferred latch for \"state\[1093\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1094\] conway_fsm.v(17) " "Inferred latch for \"state\[1094\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1095\] conway_fsm.v(17) " "Inferred latch for \"state\[1095\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1096\] conway_fsm.v(17) " "Inferred latch for \"state\[1096\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1097\] conway_fsm.v(17) " "Inferred latch for \"state\[1097\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1098\] conway_fsm.v(17) " "Inferred latch for \"state\[1098\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1099\] conway_fsm.v(17) " "Inferred latch for \"state\[1099\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1100\] conway_fsm.v(17) " "Inferred latch for \"state\[1100\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1101\] conway_fsm.v(17) " "Inferred latch for \"state\[1101\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1102\] conway_fsm.v(17) " "Inferred latch for \"state\[1102\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1103\] conway_fsm.v(17) " "Inferred latch for \"state\[1103\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1104\] conway_fsm.v(17) " "Inferred latch for \"state\[1104\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1105\] conway_fsm.v(17) " "Inferred latch for \"state\[1105\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1106\] conway_fsm.v(17) " "Inferred latch for \"state\[1106\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1107\] conway_fsm.v(17) " "Inferred latch for \"state\[1107\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1108\] conway_fsm.v(17) " "Inferred latch for \"state\[1108\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1109\] conway_fsm.v(17) " "Inferred latch for \"state\[1109\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1110\] conway_fsm.v(17) " "Inferred latch for \"state\[1110\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1111\] conway_fsm.v(17) " "Inferred latch for \"state\[1111\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1112\] conway_fsm.v(17) " "Inferred latch for \"state\[1112\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1113\] conway_fsm.v(17) " "Inferred latch for \"state\[1113\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1114\] conway_fsm.v(17) " "Inferred latch for \"state\[1114\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1115\] conway_fsm.v(17) " "Inferred latch for \"state\[1115\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1116\] conway_fsm.v(17) " "Inferred latch for \"state\[1116\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1117\] conway_fsm.v(17) " "Inferred latch for \"state\[1117\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1118\] conway_fsm.v(17) " "Inferred latch for \"state\[1118\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1119\] conway_fsm.v(17) " "Inferred latch for \"state\[1119\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1120\] conway_fsm.v(17) " "Inferred latch for \"state\[1120\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1121\] conway_fsm.v(17) " "Inferred latch for \"state\[1121\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1122\] conway_fsm.v(17) " "Inferred latch for \"state\[1122\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1123\] conway_fsm.v(17) " "Inferred latch for \"state\[1123\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1124\] conway_fsm.v(17) " "Inferred latch for \"state\[1124\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1125\] conway_fsm.v(17) " "Inferred latch for \"state\[1125\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1126\] conway_fsm.v(17) " "Inferred latch for \"state\[1126\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1127\] conway_fsm.v(17) " "Inferred latch for \"state\[1127\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1128\] conway_fsm.v(17) " "Inferred latch for \"state\[1128\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1129\] conway_fsm.v(17) " "Inferred latch for \"state\[1129\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1130\] conway_fsm.v(17) " "Inferred latch for \"state\[1130\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1131\] conway_fsm.v(17) " "Inferred latch for \"state\[1131\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1132\] conway_fsm.v(17) " "Inferred latch for \"state\[1132\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1133\] conway_fsm.v(17) " "Inferred latch for \"state\[1133\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1134\] conway_fsm.v(17) " "Inferred latch for \"state\[1134\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1135\] conway_fsm.v(17) " "Inferred latch for \"state\[1135\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1136\] conway_fsm.v(17) " "Inferred latch for \"state\[1136\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1137\] conway_fsm.v(17) " "Inferred latch for \"state\[1137\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1138\] conway_fsm.v(17) " "Inferred latch for \"state\[1138\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1139\] conway_fsm.v(17) " "Inferred latch for \"state\[1139\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1140\] conway_fsm.v(17) " "Inferred latch for \"state\[1140\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1141\] conway_fsm.v(17) " "Inferred latch for \"state\[1141\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1142\] conway_fsm.v(17) " "Inferred latch for \"state\[1142\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1143\] conway_fsm.v(17) " "Inferred latch for \"state\[1143\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1144\] conway_fsm.v(17) " "Inferred latch for \"state\[1144\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1145\] conway_fsm.v(17) " "Inferred latch for \"state\[1145\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1146\] conway_fsm.v(17) " "Inferred latch for \"state\[1146\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1147\] conway_fsm.v(17) " "Inferred latch for \"state\[1147\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1148\] conway_fsm.v(17) " "Inferred latch for \"state\[1148\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1149\] conway_fsm.v(17) " "Inferred latch for \"state\[1149\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1150\] conway_fsm.v(17) " "Inferred latch for \"state\[1150\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1151\] conway_fsm.v(17) " "Inferred latch for \"state\[1151\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1152\] conway_fsm.v(17) " "Inferred latch for \"state\[1152\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1153\] conway_fsm.v(17) " "Inferred latch for \"state\[1153\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1154\] conway_fsm.v(17) " "Inferred latch for \"state\[1154\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1155\] conway_fsm.v(17) " "Inferred latch for \"state\[1155\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1156\] conway_fsm.v(17) " "Inferred latch for \"state\[1156\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1157\] conway_fsm.v(17) " "Inferred latch for \"state\[1157\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1158\] conway_fsm.v(17) " "Inferred latch for \"state\[1158\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1159\] conway_fsm.v(17) " "Inferred latch for \"state\[1159\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1160\] conway_fsm.v(17) " "Inferred latch for \"state\[1160\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1161\] conway_fsm.v(17) " "Inferred latch for \"state\[1161\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1162\] conway_fsm.v(17) " "Inferred latch for \"state\[1162\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1163\] conway_fsm.v(17) " "Inferred latch for \"state\[1163\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1164\] conway_fsm.v(17) " "Inferred latch for \"state\[1164\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1165\] conway_fsm.v(17) " "Inferred latch for \"state\[1165\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1166\] conway_fsm.v(17) " "Inferred latch for \"state\[1166\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1167\] conway_fsm.v(17) " "Inferred latch for \"state\[1167\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1168\] conway_fsm.v(17) " "Inferred latch for \"state\[1168\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1169\] conway_fsm.v(17) " "Inferred latch for \"state\[1169\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1170\] conway_fsm.v(17) " "Inferred latch for \"state\[1170\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1171\] conway_fsm.v(17) " "Inferred latch for \"state\[1171\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1172\] conway_fsm.v(17) " "Inferred latch for \"state\[1172\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1173\] conway_fsm.v(17) " "Inferred latch for \"state\[1173\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1174\] conway_fsm.v(17) " "Inferred latch for \"state\[1174\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1175\] conway_fsm.v(17) " "Inferred latch for \"state\[1175\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1176\] conway_fsm.v(17) " "Inferred latch for \"state\[1176\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1177\] conway_fsm.v(17) " "Inferred latch for \"state\[1177\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1178\] conway_fsm.v(17) " "Inferred latch for \"state\[1178\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1179\] conway_fsm.v(17) " "Inferred latch for \"state\[1179\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1180\] conway_fsm.v(17) " "Inferred latch for \"state\[1180\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1181\] conway_fsm.v(17) " "Inferred latch for \"state\[1181\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1182\] conway_fsm.v(17) " "Inferred latch for \"state\[1182\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1183\] conway_fsm.v(17) " "Inferred latch for \"state\[1183\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1184\] conway_fsm.v(17) " "Inferred latch for \"state\[1184\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1185\] conway_fsm.v(17) " "Inferred latch for \"state\[1185\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1186\] conway_fsm.v(17) " "Inferred latch for \"state\[1186\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1187\] conway_fsm.v(17) " "Inferred latch for \"state\[1187\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1188\] conway_fsm.v(17) " "Inferred latch for \"state\[1188\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1189\] conway_fsm.v(17) " "Inferred latch for \"state\[1189\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1190\] conway_fsm.v(17) " "Inferred latch for \"state\[1190\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1191\] conway_fsm.v(17) " "Inferred latch for \"state\[1191\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1192\] conway_fsm.v(17) " "Inferred latch for \"state\[1192\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1193\] conway_fsm.v(17) " "Inferred latch for \"state\[1193\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1194\] conway_fsm.v(17) " "Inferred latch for \"state\[1194\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1195\] conway_fsm.v(17) " "Inferred latch for \"state\[1195\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1196\] conway_fsm.v(17) " "Inferred latch for \"state\[1196\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1197\] conway_fsm.v(17) " "Inferred latch for \"state\[1197\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1198\] conway_fsm.v(17) " "Inferred latch for \"state\[1198\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1199\] conway_fsm.v(17) " "Inferred latch for \"state\[1199\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1200\] conway_fsm.v(17) " "Inferred latch for \"state\[1200\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1201\] conway_fsm.v(17) " "Inferred latch for \"state\[1201\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1202\] conway_fsm.v(17) " "Inferred latch for \"state\[1202\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1203\] conway_fsm.v(17) " "Inferred latch for \"state\[1203\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1204\] conway_fsm.v(17) " "Inferred latch for \"state\[1204\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1205\] conway_fsm.v(17) " "Inferred latch for \"state\[1205\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1206\] conway_fsm.v(17) " "Inferred latch for \"state\[1206\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1207\] conway_fsm.v(17) " "Inferred latch for \"state\[1207\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1208\] conway_fsm.v(17) " "Inferred latch for \"state\[1208\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1209\] conway_fsm.v(17) " "Inferred latch for \"state\[1209\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1210\] conway_fsm.v(17) " "Inferred latch for \"state\[1210\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1211\] conway_fsm.v(17) " "Inferred latch for \"state\[1211\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1212\] conway_fsm.v(17) " "Inferred latch for \"state\[1212\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1213\] conway_fsm.v(17) " "Inferred latch for \"state\[1213\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1214\] conway_fsm.v(17) " "Inferred latch for \"state\[1214\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1215\] conway_fsm.v(17) " "Inferred latch for \"state\[1215\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1216\] conway_fsm.v(17) " "Inferred latch for \"state\[1216\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1217\] conway_fsm.v(17) " "Inferred latch for \"state\[1217\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1218\] conway_fsm.v(17) " "Inferred latch for \"state\[1218\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1219\] conway_fsm.v(17) " "Inferred latch for \"state\[1219\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1220\] conway_fsm.v(17) " "Inferred latch for \"state\[1220\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1221\] conway_fsm.v(17) " "Inferred latch for \"state\[1221\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1222\] conway_fsm.v(17) " "Inferred latch for \"state\[1222\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1223\] conway_fsm.v(17) " "Inferred latch for \"state\[1223\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1224\] conway_fsm.v(17) " "Inferred latch for \"state\[1224\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1225\] conway_fsm.v(17) " "Inferred latch for \"state\[1225\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1226\] conway_fsm.v(17) " "Inferred latch for \"state\[1226\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1227\] conway_fsm.v(17) " "Inferred latch for \"state\[1227\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1228\] conway_fsm.v(17) " "Inferred latch for \"state\[1228\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1229\] conway_fsm.v(17) " "Inferred latch for \"state\[1229\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1230\] conway_fsm.v(17) " "Inferred latch for \"state\[1230\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1231\] conway_fsm.v(17) " "Inferred latch for \"state\[1231\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1232\] conway_fsm.v(17) " "Inferred latch for \"state\[1232\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1233\] conway_fsm.v(17) " "Inferred latch for \"state\[1233\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1234\] conway_fsm.v(17) " "Inferred latch for \"state\[1234\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1235\] conway_fsm.v(17) " "Inferred latch for \"state\[1235\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1236\] conway_fsm.v(17) " "Inferred latch for \"state\[1236\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1237\] conway_fsm.v(17) " "Inferred latch for \"state\[1237\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1238\] conway_fsm.v(17) " "Inferred latch for \"state\[1238\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1239\] conway_fsm.v(17) " "Inferred latch for \"state\[1239\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1240\] conway_fsm.v(17) " "Inferred latch for \"state\[1240\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1241\] conway_fsm.v(17) " "Inferred latch for \"state\[1241\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1242\] conway_fsm.v(17) " "Inferred latch for \"state\[1242\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1243\] conway_fsm.v(17) " "Inferred latch for \"state\[1243\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1244\] conway_fsm.v(17) " "Inferred latch for \"state\[1244\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1245\] conway_fsm.v(17) " "Inferred latch for \"state\[1245\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1246\] conway_fsm.v(17) " "Inferred latch for \"state\[1246\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1247\] conway_fsm.v(17) " "Inferred latch for \"state\[1247\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1248\] conway_fsm.v(17) " "Inferred latch for \"state\[1248\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1249\] conway_fsm.v(17) " "Inferred latch for \"state\[1249\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1250\] conway_fsm.v(17) " "Inferred latch for \"state\[1250\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1251\] conway_fsm.v(17) " "Inferred latch for \"state\[1251\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1252\] conway_fsm.v(17) " "Inferred latch for \"state\[1252\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1253\] conway_fsm.v(17) " "Inferred latch for \"state\[1253\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1254\] conway_fsm.v(17) " "Inferred latch for \"state\[1254\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1255\] conway_fsm.v(17) " "Inferred latch for \"state\[1255\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1256\] conway_fsm.v(17) " "Inferred latch for \"state\[1256\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1257\] conway_fsm.v(17) " "Inferred latch for \"state\[1257\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1258\] conway_fsm.v(17) " "Inferred latch for \"state\[1258\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1259\] conway_fsm.v(17) " "Inferred latch for \"state\[1259\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1260\] conway_fsm.v(17) " "Inferred latch for \"state\[1260\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1261\] conway_fsm.v(17) " "Inferred latch for \"state\[1261\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1262\] conway_fsm.v(17) " "Inferred latch for \"state\[1262\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1263\] conway_fsm.v(17) " "Inferred latch for \"state\[1263\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1264\] conway_fsm.v(17) " "Inferred latch for \"state\[1264\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1265\] conway_fsm.v(17) " "Inferred latch for \"state\[1265\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1266\] conway_fsm.v(17) " "Inferred latch for \"state\[1266\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1267\] conway_fsm.v(17) " "Inferred latch for \"state\[1267\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1268\] conway_fsm.v(17) " "Inferred latch for \"state\[1268\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1269\] conway_fsm.v(17) " "Inferred latch for \"state\[1269\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1270\] conway_fsm.v(17) " "Inferred latch for \"state\[1270\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1271\] conway_fsm.v(17) " "Inferred latch for \"state\[1271\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1272\] conway_fsm.v(17) " "Inferred latch for \"state\[1272\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1273\] conway_fsm.v(17) " "Inferred latch for \"state\[1273\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1274\] conway_fsm.v(17) " "Inferred latch for \"state\[1274\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1275\] conway_fsm.v(17) " "Inferred latch for \"state\[1275\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1276\] conway_fsm.v(17) " "Inferred latch for \"state\[1276\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1277\] conway_fsm.v(17) " "Inferred latch for \"state\[1277\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1278\] conway_fsm.v(17) " "Inferred latch for \"state\[1278\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1279\] conway_fsm.v(17) " "Inferred latch for \"state\[1279\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1280\] conway_fsm.v(17) " "Inferred latch for \"state\[1280\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1281\] conway_fsm.v(17) " "Inferred latch for \"state\[1281\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1282\] conway_fsm.v(17) " "Inferred latch for \"state\[1282\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1283\] conway_fsm.v(17) " "Inferred latch for \"state\[1283\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1284\] conway_fsm.v(17) " "Inferred latch for \"state\[1284\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1285\] conway_fsm.v(17) " "Inferred latch for \"state\[1285\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1286\] conway_fsm.v(17) " "Inferred latch for \"state\[1286\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1287\] conway_fsm.v(17) " "Inferred latch for \"state\[1287\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1288\] conway_fsm.v(17) " "Inferred latch for \"state\[1288\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1289\] conway_fsm.v(17) " "Inferred latch for \"state\[1289\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1290\] conway_fsm.v(17) " "Inferred latch for \"state\[1290\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1291\] conway_fsm.v(17) " "Inferred latch for \"state\[1291\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1292\] conway_fsm.v(17) " "Inferred latch for \"state\[1292\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1293\] conway_fsm.v(17) " "Inferred latch for \"state\[1293\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1294\] conway_fsm.v(17) " "Inferred latch for \"state\[1294\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1295\] conway_fsm.v(17) " "Inferred latch for \"state\[1295\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1296\] conway_fsm.v(17) " "Inferred latch for \"state\[1296\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1297\] conway_fsm.v(17) " "Inferred latch for \"state\[1297\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1298\] conway_fsm.v(17) " "Inferred latch for \"state\[1298\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1299\] conway_fsm.v(17) " "Inferred latch for \"state\[1299\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1300\] conway_fsm.v(17) " "Inferred latch for \"state\[1300\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1301\] conway_fsm.v(17) " "Inferred latch for \"state\[1301\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1302\] conway_fsm.v(17) " "Inferred latch for \"state\[1302\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1303\] conway_fsm.v(17) " "Inferred latch for \"state\[1303\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1304\] conway_fsm.v(17) " "Inferred latch for \"state\[1304\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1305\] conway_fsm.v(17) " "Inferred latch for \"state\[1305\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1306\] conway_fsm.v(17) " "Inferred latch for \"state\[1306\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1307\] conway_fsm.v(17) " "Inferred latch for \"state\[1307\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1308\] conway_fsm.v(17) " "Inferred latch for \"state\[1308\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1309\] conway_fsm.v(17) " "Inferred latch for \"state\[1309\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1310\] conway_fsm.v(17) " "Inferred latch for \"state\[1310\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1311\] conway_fsm.v(17) " "Inferred latch for \"state\[1311\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1312\] conway_fsm.v(17) " "Inferred latch for \"state\[1312\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1313\] conway_fsm.v(17) " "Inferred latch for \"state\[1313\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1314\] conway_fsm.v(17) " "Inferred latch for \"state\[1314\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1315\] conway_fsm.v(17) " "Inferred latch for \"state\[1315\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1316\] conway_fsm.v(17) " "Inferred latch for \"state\[1316\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1317\] conway_fsm.v(17) " "Inferred latch for \"state\[1317\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1318\] conway_fsm.v(17) " "Inferred latch for \"state\[1318\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1319\] conway_fsm.v(17) " "Inferred latch for \"state\[1319\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1320\] conway_fsm.v(17) " "Inferred latch for \"state\[1320\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1321\] conway_fsm.v(17) " "Inferred latch for \"state\[1321\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1322\] conway_fsm.v(17) " "Inferred latch for \"state\[1322\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1323\] conway_fsm.v(17) " "Inferred latch for \"state\[1323\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1324\] conway_fsm.v(17) " "Inferred latch for \"state\[1324\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1325\] conway_fsm.v(17) " "Inferred latch for \"state\[1325\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1326\] conway_fsm.v(17) " "Inferred latch for \"state\[1326\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1327\] conway_fsm.v(17) " "Inferred latch for \"state\[1327\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1328\] conway_fsm.v(17) " "Inferred latch for \"state\[1328\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1329\] conway_fsm.v(17) " "Inferred latch for \"state\[1329\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1330\] conway_fsm.v(17) " "Inferred latch for \"state\[1330\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1331\] conway_fsm.v(17) " "Inferred latch for \"state\[1331\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1332\] conway_fsm.v(17) " "Inferred latch for \"state\[1332\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1333\] conway_fsm.v(17) " "Inferred latch for \"state\[1333\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1334\] conway_fsm.v(17) " "Inferred latch for \"state\[1334\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1335\] conway_fsm.v(17) " "Inferred latch for \"state\[1335\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1336\] conway_fsm.v(17) " "Inferred latch for \"state\[1336\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1337\] conway_fsm.v(17) " "Inferred latch for \"state\[1337\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1338\] conway_fsm.v(17) " "Inferred latch for \"state\[1338\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1339\] conway_fsm.v(17) " "Inferred latch for \"state\[1339\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1340\] conway_fsm.v(17) " "Inferred latch for \"state\[1340\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1341\] conway_fsm.v(17) " "Inferred latch for \"state\[1341\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1342\] conway_fsm.v(17) " "Inferred latch for \"state\[1342\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1343\] conway_fsm.v(17) " "Inferred latch for \"state\[1343\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1344\] conway_fsm.v(17) " "Inferred latch for \"state\[1344\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1345\] conway_fsm.v(17) " "Inferred latch for \"state\[1345\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1346\] conway_fsm.v(17) " "Inferred latch for \"state\[1346\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1347\] conway_fsm.v(17) " "Inferred latch for \"state\[1347\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1348\] conway_fsm.v(17) " "Inferred latch for \"state\[1348\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1349\] conway_fsm.v(17) " "Inferred latch for \"state\[1349\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1350\] conway_fsm.v(17) " "Inferred latch for \"state\[1350\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1351\] conway_fsm.v(17) " "Inferred latch for \"state\[1351\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1352\] conway_fsm.v(17) " "Inferred latch for \"state\[1352\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1353\] conway_fsm.v(17) " "Inferred latch for \"state\[1353\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1354\] conway_fsm.v(17) " "Inferred latch for \"state\[1354\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1355\] conway_fsm.v(17) " "Inferred latch for \"state\[1355\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1356\] conway_fsm.v(17) " "Inferred latch for \"state\[1356\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1357\] conway_fsm.v(17) " "Inferred latch for \"state\[1357\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1358\] conway_fsm.v(17) " "Inferred latch for \"state\[1358\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1359\] conway_fsm.v(17) " "Inferred latch for \"state\[1359\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1360\] conway_fsm.v(17) " "Inferred latch for \"state\[1360\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1361\] conway_fsm.v(17) " "Inferred latch for \"state\[1361\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1362\] conway_fsm.v(17) " "Inferred latch for \"state\[1362\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1363\] conway_fsm.v(17) " "Inferred latch for \"state\[1363\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1364\] conway_fsm.v(17) " "Inferred latch for \"state\[1364\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1365\] conway_fsm.v(17) " "Inferred latch for \"state\[1365\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1366\] conway_fsm.v(17) " "Inferred latch for \"state\[1366\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1367\] conway_fsm.v(17) " "Inferred latch for \"state\[1367\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1368\] conway_fsm.v(17) " "Inferred latch for \"state\[1368\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1369\] conway_fsm.v(17) " "Inferred latch for \"state\[1369\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1370\] conway_fsm.v(17) " "Inferred latch for \"state\[1370\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1371\] conway_fsm.v(17) " "Inferred latch for \"state\[1371\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1372\] conway_fsm.v(17) " "Inferred latch for \"state\[1372\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002853 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1373\] conway_fsm.v(17) " "Inferred latch for \"state\[1373\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1374\] conway_fsm.v(17) " "Inferred latch for \"state\[1374\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1375\] conway_fsm.v(17) " "Inferred latch for \"state\[1375\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1376\] conway_fsm.v(17) " "Inferred latch for \"state\[1376\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1377\] conway_fsm.v(17) " "Inferred latch for \"state\[1377\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1378\] conway_fsm.v(17) " "Inferred latch for \"state\[1378\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1379\] conway_fsm.v(17) " "Inferred latch for \"state\[1379\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1380\] conway_fsm.v(17) " "Inferred latch for \"state\[1380\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1381\] conway_fsm.v(17) " "Inferred latch for \"state\[1381\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1382\] conway_fsm.v(17) " "Inferred latch for \"state\[1382\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1383\] conway_fsm.v(17) " "Inferred latch for \"state\[1383\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1384\] conway_fsm.v(17) " "Inferred latch for \"state\[1384\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1385\] conway_fsm.v(17) " "Inferred latch for \"state\[1385\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1386\] conway_fsm.v(17) " "Inferred latch for \"state\[1386\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1387\] conway_fsm.v(17) " "Inferred latch for \"state\[1387\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1388\] conway_fsm.v(17) " "Inferred latch for \"state\[1388\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1389\] conway_fsm.v(17) " "Inferred latch for \"state\[1389\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1390\] conway_fsm.v(17) " "Inferred latch for \"state\[1390\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1391\] conway_fsm.v(17) " "Inferred latch for \"state\[1391\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1392\] conway_fsm.v(17) " "Inferred latch for \"state\[1392\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1393\] conway_fsm.v(17) " "Inferred latch for \"state\[1393\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1394\] conway_fsm.v(17) " "Inferred latch for \"state\[1394\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1395\] conway_fsm.v(17) " "Inferred latch for \"state\[1395\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1396\] conway_fsm.v(17) " "Inferred latch for \"state\[1396\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1397\] conway_fsm.v(17) " "Inferred latch for \"state\[1397\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1398\] conway_fsm.v(17) " "Inferred latch for \"state\[1398\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1399\] conway_fsm.v(17) " "Inferred latch for \"state\[1399\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1400\] conway_fsm.v(17) " "Inferred latch for \"state\[1400\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1401\] conway_fsm.v(17) " "Inferred latch for \"state\[1401\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1402\] conway_fsm.v(17) " "Inferred latch for \"state\[1402\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1403\] conway_fsm.v(17) " "Inferred latch for \"state\[1403\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1404\] conway_fsm.v(17) " "Inferred latch for \"state\[1404\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1405\] conway_fsm.v(17) " "Inferred latch for \"state\[1405\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1406\] conway_fsm.v(17) " "Inferred latch for \"state\[1406\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1407\] conway_fsm.v(17) " "Inferred latch for \"state\[1407\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1408\] conway_fsm.v(17) " "Inferred latch for \"state\[1408\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1409\] conway_fsm.v(17) " "Inferred latch for \"state\[1409\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1410\] conway_fsm.v(17) " "Inferred latch for \"state\[1410\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1411\] conway_fsm.v(17) " "Inferred latch for \"state\[1411\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1412\] conway_fsm.v(17) " "Inferred latch for \"state\[1412\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1413\] conway_fsm.v(17) " "Inferred latch for \"state\[1413\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1414\] conway_fsm.v(17) " "Inferred latch for \"state\[1414\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1415\] conway_fsm.v(17) " "Inferred latch for \"state\[1415\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1416\] conway_fsm.v(17) " "Inferred latch for \"state\[1416\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1417\] conway_fsm.v(17) " "Inferred latch for \"state\[1417\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1418\] conway_fsm.v(17) " "Inferred latch for \"state\[1418\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1419\] conway_fsm.v(17) " "Inferred latch for \"state\[1419\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1420\] conway_fsm.v(17) " "Inferred latch for \"state\[1420\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1421\] conway_fsm.v(17) " "Inferred latch for \"state\[1421\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1422\] conway_fsm.v(17) " "Inferred latch for \"state\[1422\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1423\] conway_fsm.v(17) " "Inferred latch for \"state\[1423\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1424\] conway_fsm.v(17) " "Inferred latch for \"state\[1424\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1425\] conway_fsm.v(17) " "Inferred latch for \"state\[1425\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1426\] conway_fsm.v(17) " "Inferred latch for \"state\[1426\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1427\] conway_fsm.v(17) " "Inferred latch for \"state\[1427\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1428\] conway_fsm.v(17) " "Inferred latch for \"state\[1428\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1429\] conway_fsm.v(17) " "Inferred latch for \"state\[1429\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1430\] conway_fsm.v(17) " "Inferred latch for \"state\[1430\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1431\] conway_fsm.v(17) " "Inferred latch for \"state\[1431\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1432\] conway_fsm.v(17) " "Inferred latch for \"state\[1432\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1433\] conway_fsm.v(17) " "Inferred latch for \"state\[1433\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1434\] conway_fsm.v(17) " "Inferred latch for \"state\[1434\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1435\] conway_fsm.v(17) " "Inferred latch for \"state\[1435\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1436\] conway_fsm.v(17) " "Inferred latch for \"state\[1436\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1437\] conway_fsm.v(17) " "Inferred latch for \"state\[1437\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1438\] conway_fsm.v(17) " "Inferred latch for \"state\[1438\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1439\] conway_fsm.v(17) " "Inferred latch for \"state\[1439\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1440\] conway_fsm.v(17) " "Inferred latch for \"state\[1440\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1441\] conway_fsm.v(17) " "Inferred latch for \"state\[1441\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1442\] conway_fsm.v(17) " "Inferred latch for \"state\[1442\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1443\] conway_fsm.v(17) " "Inferred latch for \"state\[1443\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1444\] conway_fsm.v(17) " "Inferred latch for \"state\[1444\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1445\] conway_fsm.v(17) " "Inferred latch for \"state\[1445\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1446\] conway_fsm.v(17) " "Inferred latch for \"state\[1446\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1447\] conway_fsm.v(17) " "Inferred latch for \"state\[1447\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1448\] conway_fsm.v(17) " "Inferred latch for \"state\[1448\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1449\] conway_fsm.v(17) " "Inferred latch for \"state\[1449\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1450\] conway_fsm.v(17) " "Inferred latch for \"state\[1450\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1451\] conway_fsm.v(17) " "Inferred latch for \"state\[1451\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1452\] conway_fsm.v(17) " "Inferred latch for \"state\[1452\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1453\] conway_fsm.v(17) " "Inferred latch for \"state\[1453\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1454\] conway_fsm.v(17) " "Inferred latch for \"state\[1454\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1455\] conway_fsm.v(17) " "Inferred latch for \"state\[1455\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1456\] conway_fsm.v(17) " "Inferred latch for \"state\[1456\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1457\] conway_fsm.v(17) " "Inferred latch for \"state\[1457\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1458\] conway_fsm.v(17) " "Inferred latch for \"state\[1458\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1459\] conway_fsm.v(17) " "Inferred latch for \"state\[1459\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1460\] conway_fsm.v(17) " "Inferred latch for \"state\[1460\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1461\] conway_fsm.v(17) " "Inferred latch for \"state\[1461\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1462\] conway_fsm.v(17) " "Inferred latch for \"state\[1462\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1463\] conway_fsm.v(17) " "Inferred latch for \"state\[1463\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1464\] conway_fsm.v(17) " "Inferred latch for \"state\[1464\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1465\] conway_fsm.v(17) " "Inferred latch for \"state\[1465\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1466\] conway_fsm.v(17) " "Inferred latch for \"state\[1466\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1467\] conway_fsm.v(17) " "Inferred latch for \"state\[1467\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1468\] conway_fsm.v(17) " "Inferred latch for \"state\[1468\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1469\] conway_fsm.v(17) " "Inferred latch for \"state\[1469\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1470\] conway_fsm.v(17) " "Inferred latch for \"state\[1470\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1471\] conway_fsm.v(17) " "Inferred latch for \"state\[1471\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1472\] conway_fsm.v(17) " "Inferred latch for \"state\[1472\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1473\] conway_fsm.v(17) " "Inferred latch for \"state\[1473\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1474\] conway_fsm.v(17) " "Inferred latch for \"state\[1474\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1475\] conway_fsm.v(17) " "Inferred latch for \"state\[1475\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1476\] conway_fsm.v(17) " "Inferred latch for \"state\[1476\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1477\] conway_fsm.v(17) " "Inferred latch for \"state\[1477\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1478\] conway_fsm.v(17) " "Inferred latch for \"state\[1478\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1479\] conway_fsm.v(17) " "Inferred latch for \"state\[1479\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1480\] conway_fsm.v(17) " "Inferred latch for \"state\[1480\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1481\] conway_fsm.v(17) " "Inferred latch for \"state\[1481\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1482\] conway_fsm.v(17) " "Inferred latch for \"state\[1482\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1483\] conway_fsm.v(17) " "Inferred latch for \"state\[1483\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1484\] conway_fsm.v(17) " "Inferred latch for \"state\[1484\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1485\] conway_fsm.v(17) " "Inferred latch for \"state\[1485\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1486\] conway_fsm.v(17) " "Inferred latch for \"state\[1486\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1487\] conway_fsm.v(17) " "Inferred latch for \"state\[1487\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1488\] conway_fsm.v(17) " "Inferred latch for \"state\[1488\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1489\] conway_fsm.v(17) " "Inferred latch for \"state\[1489\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1490\] conway_fsm.v(17) " "Inferred latch for \"state\[1490\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1491\] conway_fsm.v(17) " "Inferred latch for \"state\[1491\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1492\] conway_fsm.v(17) " "Inferred latch for \"state\[1492\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1493\] conway_fsm.v(17) " "Inferred latch for \"state\[1493\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1494\] conway_fsm.v(17) " "Inferred latch for \"state\[1494\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1495\] conway_fsm.v(17) " "Inferred latch for \"state\[1495\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1496\] conway_fsm.v(17) " "Inferred latch for \"state\[1496\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1497\] conway_fsm.v(17) " "Inferred latch for \"state\[1497\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1498\] conway_fsm.v(17) " "Inferred latch for \"state\[1498\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1499\] conway_fsm.v(17) " "Inferred latch for \"state\[1499\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1500\] conway_fsm.v(17) " "Inferred latch for \"state\[1500\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1501\] conway_fsm.v(17) " "Inferred latch for \"state\[1501\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1502\] conway_fsm.v(17) " "Inferred latch for \"state\[1502\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1503\] conway_fsm.v(17) " "Inferred latch for \"state\[1503\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1504\] conway_fsm.v(17) " "Inferred latch for \"state\[1504\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1505\] conway_fsm.v(17) " "Inferred latch for \"state\[1505\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1506\] conway_fsm.v(17) " "Inferred latch for \"state\[1506\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1507\] conway_fsm.v(17) " "Inferred latch for \"state\[1507\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1508\] conway_fsm.v(17) " "Inferred latch for \"state\[1508\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1509\] conway_fsm.v(17) " "Inferred latch for \"state\[1509\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1510\] conway_fsm.v(17) " "Inferred latch for \"state\[1510\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1511\] conway_fsm.v(17) " "Inferred latch for \"state\[1511\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1512\] conway_fsm.v(17) " "Inferred latch for \"state\[1512\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1513\] conway_fsm.v(17) " "Inferred latch for \"state\[1513\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1514\] conway_fsm.v(17) " "Inferred latch for \"state\[1514\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1515\] conway_fsm.v(17) " "Inferred latch for \"state\[1515\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1516\] conway_fsm.v(17) " "Inferred latch for \"state\[1516\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1517\] conway_fsm.v(17) " "Inferred latch for \"state\[1517\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1518\] conway_fsm.v(17) " "Inferred latch for \"state\[1518\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1519\] conway_fsm.v(17) " "Inferred latch for \"state\[1519\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1520\] conway_fsm.v(17) " "Inferred latch for \"state\[1520\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1521\] conway_fsm.v(17) " "Inferred latch for \"state\[1521\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1522\] conway_fsm.v(17) " "Inferred latch for \"state\[1522\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1523\] conway_fsm.v(17) " "Inferred latch for \"state\[1523\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1524\] conway_fsm.v(17) " "Inferred latch for \"state\[1524\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1525\] conway_fsm.v(17) " "Inferred latch for \"state\[1525\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1526\] conway_fsm.v(17) " "Inferred latch for \"state\[1526\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1527\] conway_fsm.v(17) " "Inferred latch for \"state\[1527\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1528\] conway_fsm.v(17) " "Inferred latch for \"state\[1528\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1529\] conway_fsm.v(17) " "Inferred latch for \"state\[1529\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1530\] conway_fsm.v(17) " "Inferred latch for \"state\[1530\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1531\] conway_fsm.v(17) " "Inferred latch for \"state\[1531\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1532\] conway_fsm.v(17) " "Inferred latch for \"state\[1532\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1533\] conway_fsm.v(17) " "Inferred latch for \"state\[1533\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1534\] conway_fsm.v(17) " "Inferred latch for \"state\[1534\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1535\] conway_fsm.v(17) " "Inferred latch for \"state\[1535\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1536\] conway_fsm.v(17) " "Inferred latch for \"state\[1536\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1537\] conway_fsm.v(17) " "Inferred latch for \"state\[1537\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1538\] conway_fsm.v(17) " "Inferred latch for \"state\[1538\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1539\] conway_fsm.v(17) " "Inferred latch for \"state\[1539\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1540\] conway_fsm.v(17) " "Inferred latch for \"state\[1540\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1541\] conway_fsm.v(17) " "Inferred latch for \"state\[1541\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1542\] conway_fsm.v(17) " "Inferred latch for \"state\[1542\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1543\] conway_fsm.v(17) " "Inferred latch for \"state\[1543\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1544\] conway_fsm.v(17) " "Inferred latch for \"state\[1544\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1545\] conway_fsm.v(17) " "Inferred latch for \"state\[1545\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1546\] conway_fsm.v(17) " "Inferred latch for \"state\[1546\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1547\] conway_fsm.v(17) " "Inferred latch for \"state\[1547\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1548\] conway_fsm.v(17) " "Inferred latch for \"state\[1548\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1549\] conway_fsm.v(17) " "Inferred latch for \"state\[1549\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1550\] conway_fsm.v(17) " "Inferred latch for \"state\[1550\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1551\] conway_fsm.v(17) " "Inferred latch for \"state\[1551\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1552\] conway_fsm.v(17) " "Inferred latch for \"state\[1552\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1553\] conway_fsm.v(17) " "Inferred latch for \"state\[1553\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1554\] conway_fsm.v(17) " "Inferred latch for \"state\[1554\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1555\] conway_fsm.v(17) " "Inferred latch for \"state\[1555\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1556\] conway_fsm.v(17) " "Inferred latch for \"state\[1556\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1557\] conway_fsm.v(17) " "Inferred latch for \"state\[1557\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1558\] conway_fsm.v(17) " "Inferred latch for \"state\[1558\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1559\] conway_fsm.v(17) " "Inferred latch for \"state\[1559\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1560\] conway_fsm.v(17) " "Inferred latch for \"state\[1560\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1561\] conway_fsm.v(17) " "Inferred latch for \"state\[1561\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1562\] conway_fsm.v(17) " "Inferred latch for \"state\[1562\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1563\] conway_fsm.v(17) " "Inferred latch for \"state\[1563\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1564\] conway_fsm.v(17) " "Inferred latch for \"state\[1564\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1565\] conway_fsm.v(17) " "Inferred latch for \"state\[1565\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1566\] conway_fsm.v(17) " "Inferred latch for \"state\[1566\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1567\] conway_fsm.v(17) " "Inferred latch for \"state\[1567\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1568\] conway_fsm.v(17) " "Inferred latch for \"state\[1568\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1569\] conway_fsm.v(17) " "Inferred latch for \"state\[1569\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1570\] conway_fsm.v(17) " "Inferred latch for \"state\[1570\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1571\] conway_fsm.v(17) " "Inferred latch for \"state\[1571\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1572\] conway_fsm.v(17) " "Inferred latch for \"state\[1572\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1573\] conway_fsm.v(17) " "Inferred latch for \"state\[1573\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1574\] conway_fsm.v(17) " "Inferred latch for \"state\[1574\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1575\] conway_fsm.v(17) " "Inferred latch for \"state\[1575\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1576\] conway_fsm.v(17) " "Inferred latch for \"state\[1576\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1577\] conway_fsm.v(17) " "Inferred latch for \"state\[1577\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1578\] conway_fsm.v(17) " "Inferred latch for \"state\[1578\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1579\] conway_fsm.v(17) " "Inferred latch for \"state\[1579\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1580\] conway_fsm.v(17) " "Inferred latch for \"state\[1580\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1581\] conway_fsm.v(17) " "Inferred latch for \"state\[1581\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1582\] conway_fsm.v(17) " "Inferred latch for \"state\[1582\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1583\] conway_fsm.v(17) " "Inferred latch for \"state\[1583\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1584\] conway_fsm.v(17) " "Inferred latch for \"state\[1584\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1585\] conway_fsm.v(17) " "Inferred latch for \"state\[1585\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1586\] conway_fsm.v(17) " "Inferred latch for \"state\[1586\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1587\] conway_fsm.v(17) " "Inferred latch for \"state\[1587\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1588\] conway_fsm.v(17) " "Inferred latch for \"state\[1588\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1589\] conway_fsm.v(17) " "Inferred latch for \"state\[1589\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1590\] conway_fsm.v(17) " "Inferred latch for \"state\[1590\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1591\] conway_fsm.v(17) " "Inferred latch for \"state\[1591\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1592\] conway_fsm.v(17) " "Inferred latch for \"state\[1592\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1593\] conway_fsm.v(17) " "Inferred latch for \"state\[1593\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1594\] conway_fsm.v(17) " "Inferred latch for \"state\[1594\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1595\] conway_fsm.v(17) " "Inferred latch for \"state\[1595\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1596\] conway_fsm.v(17) " "Inferred latch for \"state\[1596\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1597\] conway_fsm.v(17) " "Inferred latch for \"state\[1597\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1598\] conway_fsm.v(17) " "Inferred latch for \"state\[1598\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1599\] conway_fsm.v(17) " "Inferred latch for \"state\[1599\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1600\] conway_fsm.v(17) " "Inferred latch for \"state\[1600\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1601\] conway_fsm.v(17) " "Inferred latch for \"state\[1601\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1602\] conway_fsm.v(17) " "Inferred latch for \"state\[1602\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1603\] conway_fsm.v(17) " "Inferred latch for \"state\[1603\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1604\] conway_fsm.v(17) " "Inferred latch for \"state\[1604\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1605\] conway_fsm.v(17) " "Inferred latch for \"state\[1605\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1606\] conway_fsm.v(17) " "Inferred latch for \"state\[1606\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1607\] conway_fsm.v(17) " "Inferred latch for \"state\[1607\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1608\] conway_fsm.v(17) " "Inferred latch for \"state\[1608\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1609\] conway_fsm.v(17) " "Inferred latch for \"state\[1609\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1610\] conway_fsm.v(17) " "Inferred latch for \"state\[1610\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1611\] conway_fsm.v(17) " "Inferred latch for \"state\[1611\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1612\] conway_fsm.v(17) " "Inferred latch for \"state\[1612\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1613\] conway_fsm.v(17) " "Inferred latch for \"state\[1613\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1614\] conway_fsm.v(17) " "Inferred latch for \"state\[1614\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1615\] conway_fsm.v(17) " "Inferred latch for \"state\[1615\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1616\] conway_fsm.v(17) " "Inferred latch for \"state\[1616\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1617\] conway_fsm.v(17) " "Inferred latch for \"state\[1617\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1618\] conway_fsm.v(17) " "Inferred latch for \"state\[1618\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1619\] conway_fsm.v(17) " "Inferred latch for \"state\[1619\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1620\] conway_fsm.v(17) " "Inferred latch for \"state\[1620\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1621\] conway_fsm.v(17) " "Inferred latch for \"state\[1621\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1622\] conway_fsm.v(17) " "Inferred latch for \"state\[1622\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1623\] conway_fsm.v(17) " "Inferred latch for \"state\[1623\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1624\] conway_fsm.v(17) " "Inferred latch for \"state\[1624\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1625\] conway_fsm.v(17) " "Inferred latch for \"state\[1625\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1626\] conway_fsm.v(17) " "Inferred latch for \"state\[1626\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1627\] conway_fsm.v(17) " "Inferred latch for \"state\[1627\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1628\] conway_fsm.v(17) " "Inferred latch for \"state\[1628\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1629\] conway_fsm.v(17) " "Inferred latch for \"state\[1629\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1630\] conway_fsm.v(17) " "Inferred latch for \"state\[1630\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1631\] conway_fsm.v(17) " "Inferred latch for \"state\[1631\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1632\] conway_fsm.v(17) " "Inferred latch for \"state\[1632\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1633\] conway_fsm.v(17) " "Inferred latch for \"state\[1633\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1634\] conway_fsm.v(17) " "Inferred latch for \"state\[1634\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1635\] conway_fsm.v(17) " "Inferred latch for \"state\[1635\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1636\] conway_fsm.v(17) " "Inferred latch for \"state\[1636\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1637\] conway_fsm.v(17) " "Inferred latch for \"state\[1637\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1638\] conway_fsm.v(17) " "Inferred latch for \"state\[1638\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1639\] conway_fsm.v(17) " "Inferred latch for \"state\[1639\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1640\] conway_fsm.v(17) " "Inferred latch for \"state\[1640\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1641\] conway_fsm.v(17) " "Inferred latch for \"state\[1641\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1642\] conway_fsm.v(17) " "Inferred latch for \"state\[1642\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1643\] conway_fsm.v(17) " "Inferred latch for \"state\[1643\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1644\] conway_fsm.v(17) " "Inferred latch for \"state\[1644\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1645\] conway_fsm.v(17) " "Inferred latch for \"state\[1645\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1646\] conway_fsm.v(17) " "Inferred latch for \"state\[1646\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1647\] conway_fsm.v(17) " "Inferred latch for \"state\[1647\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1648\] conway_fsm.v(17) " "Inferred latch for \"state\[1648\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1649\] conway_fsm.v(17) " "Inferred latch for \"state\[1649\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1650\] conway_fsm.v(17) " "Inferred latch for \"state\[1650\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1651\] conway_fsm.v(17) " "Inferred latch for \"state\[1651\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1652\] conway_fsm.v(17) " "Inferred latch for \"state\[1652\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1653\] conway_fsm.v(17) " "Inferred latch for \"state\[1653\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1654\] conway_fsm.v(17) " "Inferred latch for \"state\[1654\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1655\] conway_fsm.v(17) " "Inferred latch for \"state\[1655\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1656\] conway_fsm.v(17) " "Inferred latch for \"state\[1656\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1657\] conway_fsm.v(17) " "Inferred latch for \"state\[1657\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1658\] conway_fsm.v(17) " "Inferred latch for \"state\[1658\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1659\] conway_fsm.v(17) " "Inferred latch for \"state\[1659\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1660\] conway_fsm.v(17) " "Inferred latch for \"state\[1660\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1661\] conway_fsm.v(17) " "Inferred latch for \"state\[1661\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1662\] conway_fsm.v(17) " "Inferred latch for \"state\[1662\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1663\] conway_fsm.v(17) " "Inferred latch for \"state\[1663\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1664\] conway_fsm.v(17) " "Inferred latch for \"state\[1664\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1665\] conway_fsm.v(17) " "Inferred latch for \"state\[1665\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1666\] conway_fsm.v(17) " "Inferred latch for \"state\[1666\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1667\] conway_fsm.v(17) " "Inferred latch for \"state\[1667\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1668\] conway_fsm.v(17) " "Inferred latch for \"state\[1668\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1669\] conway_fsm.v(17) " "Inferred latch for \"state\[1669\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1670\] conway_fsm.v(17) " "Inferred latch for \"state\[1670\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1671\] conway_fsm.v(17) " "Inferred latch for \"state\[1671\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1672\] conway_fsm.v(17) " "Inferred latch for \"state\[1672\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1673\] conway_fsm.v(17) " "Inferred latch for \"state\[1673\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1674\] conway_fsm.v(17) " "Inferred latch for \"state\[1674\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1675\] conway_fsm.v(17) " "Inferred latch for \"state\[1675\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1676\] conway_fsm.v(17) " "Inferred latch for \"state\[1676\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1677\] conway_fsm.v(17) " "Inferred latch for \"state\[1677\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1678\] conway_fsm.v(17) " "Inferred latch for \"state\[1678\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1679\] conway_fsm.v(17) " "Inferred latch for \"state\[1679\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1680\] conway_fsm.v(17) " "Inferred latch for \"state\[1680\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1681\] conway_fsm.v(17) " "Inferred latch for \"state\[1681\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1682\] conway_fsm.v(17) " "Inferred latch for \"state\[1682\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1683\] conway_fsm.v(17) " "Inferred latch for \"state\[1683\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1684\] conway_fsm.v(17) " "Inferred latch for \"state\[1684\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1685\] conway_fsm.v(17) " "Inferred latch for \"state\[1685\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1686\] conway_fsm.v(17) " "Inferred latch for \"state\[1686\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1687\] conway_fsm.v(17) " "Inferred latch for \"state\[1687\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1688\] conway_fsm.v(17) " "Inferred latch for \"state\[1688\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1689\] conway_fsm.v(17) " "Inferred latch for \"state\[1689\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1690\] conway_fsm.v(17) " "Inferred latch for \"state\[1690\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1691\] conway_fsm.v(17) " "Inferred latch for \"state\[1691\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1692\] conway_fsm.v(17) " "Inferred latch for \"state\[1692\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1693\] conway_fsm.v(17) " "Inferred latch for \"state\[1693\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1694\] conway_fsm.v(17) " "Inferred latch for \"state\[1694\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1695\] conway_fsm.v(17) " "Inferred latch for \"state\[1695\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1696\] conway_fsm.v(17) " "Inferred latch for \"state\[1696\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1697\] conway_fsm.v(17) " "Inferred latch for \"state\[1697\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1698\] conway_fsm.v(17) " "Inferred latch for \"state\[1698\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1699\] conway_fsm.v(17) " "Inferred latch for \"state\[1699\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1700\] conway_fsm.v(17) " "Inferred latch for \"state\[1700\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1701\] conway_fsm.v(17) " "Inferred latch for \"state\[1701\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1702\] conway_fsm.v(17) " "Inferred latch for \"state\[1702\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1703\] conway_fsm.v(17) " "Inferred latch for \"state\[1703\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1704\] conway_fsm.v(17) " "Inferred latch for \"state\[1704\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1705\] conway_fsm.v(17) " "Inferred latch for \"state\[1705\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1706\] conway_fsm.v(17) " "Inferred latch for \"state\[1706\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1707\] conway_fsm.v(17) " "Inferred latch for \"state\[1707\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1708\] conway_fsm.v(17) " "Inferred latch for \"state\[1708\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1709\] conway_fsm.v(17) " "Inferred latch for \"state\[1709\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1710\] conway_fsm.v(17) " "Inferred latch for \"state\[1710\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1711\] conway_fsm.v(17) " "Inferred latch for \"state\[1711\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1712\] conway_fsm.v(17) " "Inferred latch for \"state\[1712\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1713\] conway_fsm.v(17) " "Inferred latch for \"state\[1713\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1714\] conway_fsm.v(17) " "Inferred latch for \"state\[1714\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1715\] conway_fsm.v(17) " "Inferred latch for \"state\[1715\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1716\] conway_fsm.v(17) " "Inferred latch for \"state\[1716\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1717\] conway_fsm.v(17) " "Inferred latch for \"state\[1717\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1718\] conway_fsm.v(17) " "Inferred latch for \"state\[1718\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1719\] conway_fsm.v(17) " "Inferred latch for \"state\[1719\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1720\] conway_fsm.v(17) " "Inferred latch for \"state\[1720\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1721\] conway_fsm.v(17) " "Inferred latch for \"state\[1721\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1722\] conway_fsm.v(17) " "Inferred latch for \"state\[1722\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1723\] conway_fsm.v(17) " "Inferred latch for \"state\[1723\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1724\] conway_fsm.v(17) " "Inferred latch for \"state\[1724\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1725\] conway_fsm.v(17) " "Inferred latch for \"state\[1725\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1726\] conway_fsm.v(17) " "Inferred latch for \"state\[1726\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1727\] conway_fsm.v(17) " "Inferred latch for \"state\[1727\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1728\] conway_fsm.v(17) " "Inferred latch for \"state\[1728\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1729\] conway_fsm.v(17) " "Inferred latch for \"state\[1729\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1730\] conway_fsm.v(17) " "Inferred latch for \"state\[1730\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1731\] conway_fsm.v(17) " "Inferred latch for \"state\[1731\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1732\] conway_fsm.v(17) " "Inferred latch for \"state\[1732\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1733\] conway_fsm.v(17) " "Inferred latch for \"state\[1733\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1734\] conway_fsm.v(17) " "Inferred latch for \"state\[1734\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1735\] conway_fsm.v(17) " "Inferred latch for \"state\[1735\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1736\] conway_fsm.v(17) " "Inferred latch for \"state\[1736\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1737\] conway_fsm.v(17) " "Inferred latch for \"state\[1737\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1738\] conway_fsm.v(17) " "Inferred latch for \"state\[1738\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1739\] conway_fsm.v(17) " "Inferred latch for \"state\[1739\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1740\] conway_fsm.v(17) " "Inferred latch for \"state\[1740\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1741\] conway_fsm.v(17) " "Inferred latch for \"state\[1741\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1742\] conway_fsm.v(17) " "Inferred latch for \"state\[1742\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1743\] conway_fsm.v(17) " "Inferred latch for \"state\[1743\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1744\] conway_fsm.v(17) " "Inferred latch for \"state\[1744\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1745\] conway_fsm.v(17) " "Inferred latch for \"state\[1745\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1746\] conway_fsm.v(17) " "Inferred latch for \"state\[1746\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1747\] conway_fsm.v(17) " "Inferred latch for \"state\[1747\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1748\] conway_fsm.v(17) " "Inferred latch for \"state\[1748\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1749\] conway_fsm.v(17) " "Inferred latch for \"state\[1749\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1750\] conway_fsm.v(17) " "Inferred latch for \"state\[1750\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1751\] conway_fsm.v(17) " "Inferred latch for \"state\[1751\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1752\] conway_fsm.v(17) " "Inferred latch for \"state\[1752\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1753\] conway_fsm.v(17) " "Inferred latch for \"state\[1753\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1754\] conway_fsm.v(17) " "Inferred latch for \"state\[1754\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1755\] conway_fsm.v(17) " "Inferred latch for \"state\[1755\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1756\] conway_fsm.v(17) " "Inferred latch for \"state\[1756\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1757\] conway_fsm.v(17) " "Inferred latch for \"state\[1757\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1758\] conway_fsm.v(17) " "Inferred latch for \"state\[1758\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1759\] conway_fsm.v(17) " "Inferred latch for \"state\[1759\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1760\] conway_fsm.v(17) " "Inferred latch for \"state\[1760\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1761\] conway_fsm.v(17) " "Inferred latch for \"state\[1761\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1762\] conway_fsm.v(17) " "Inferred latch for \"state\[1762\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1763\] conway_fsm.v(17) " "Inferred latch for \"state\[1763\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1764\] conway_fsm.v(17) " "Inferred latch for \"state\[1764\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1765\] conway_fsm.v(17) " "Inferred latch for \"state\[1765\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1766\] conway_fsm.v(17) " "Inferred latch for \"state\[1766\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1767\] conway_fsm.v(17) " "Inferred latch for \"state\[1767\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1768\] conway_fsm.v(17) " "Inferred latch for \"state\[1768\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1769\] conway_fsm.v(17) " "Inferred latch for \"state\[1769\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1770\] conway_fsm.v(17) " "Inferred latch for \"state\[1770\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1771\] conway_fsm.v(17) " "Inferred latch for \"state\[1771\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1772\] conway_fsm.v(17) " "Inferred latch for \"state\[1772\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1773\] conway_fsm.v(17) " "Inferred latch for \"state\[1773\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1774\] conway_fsm.v(17) " "Inferred latch for \"state\[1774\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1775\] conway_fsm.v(17) " "Inferred latch for \"state\[1775\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1776\] conway_fsm.v(17) " "Inferred latch for \"state\[1776\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1777\] conway_fsm.v(17) " "Inferred latch for \"state\[1777\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1778\] conway_fsm.v(17) " "Inferred latch for \"state\[1778\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1779\] conway_fsm.v(17) " "Inferred latch for \"state\[1779\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1780\] conway_fsm.v(17) " "Inferred latch for \"state\[1780\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1781\] conway_fsm.v(17) " "Inferred latch for \"state\[1781\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1782\] conway_fsm.v(17) " "Inferred latch for \"state\[1782\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1783\] conway_fsm.v(17) " "Inferred latch for \"state\[1783\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1784\] conway_fsm.v(17) " "Inferred latch for \"state\[1784\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1785\] conway_fsm.v(17) " "Inferred latch for \"state\[1785\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1786\] conway_fsm.v(17) " "Inferred latch for \"state\[1786\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1787\] conway_fsm.v(17) " "Inferred latch for \"state\[1787\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1788\] conway_fsm.v(17) " "Inferred latch for \"state\[1788\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1789\] conway_fsm.v(17) " "Inferred latch for \"state\[1789\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1790\] conway_fsm.v(17) " "Inferred latch for \"state\[1790\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1791\] conway_fsm.v(17) " "Inferred latch for \"state\[1791\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1792\] conway_fsm.v(17) " "Inferred latch for \"state\[1792\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1793\] conway_fsm.v(17) " "Inferred latch for \"state\[1793\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1794\] conway_fsm.v(17) " "Inferred latch for \"state\[1794\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1795\] conway_fsm.v(17) " "Inferred latch for \"state\[1795\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1796\] conway_fsm.v(17) " "Inferred latch for \"state\[1796\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1797\] conway_fsm.v(17) " "Inferred latch for \"state\[1797\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1798\] conway_fsm.v(17) " "Inferred latch for \"state\[1798\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1799\] conway_fsm.v(17) " "Inferred latch for \"state\[1799\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1800\] conway_fsm.v(17) " "Inferred latch for \"state\[1800\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1801\] conway_fsm.v(17) " "Inferred latch for \"state\[1801\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1802\] conway_fsm.v(17) " "Inferred latch for \"state\[1802\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1803\] conway_fsm.v(17) " "Inferred latch for \"state\[1803\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1804\] conway_fsm.v(17) " "Inferred latch for \"state\[1804\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1805\] conway_fsm.v(17) " "Inferred latch for \"state\[1805\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1806\] conway_fsm.v(17) " "Inferred latch for \"state\[1806\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1807\] conway_fsm.v(17) " "Inferred latch for \"state\[1807\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1808\] conway_fsm.v(17) " "Inferred latch for \"state\[1808\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1809\] conway_fsm.v(17) " "Inferred latch for \"state\[1809\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1810\] conway_fsm.v(17) " "Inferred latch for \"state\[1810\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1811\] conway_fsm.v(17) " "Inferred latch for \"state\[1811\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1812\] conway_fsm.v(17) " "Inferred latch for \"state\[1812\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1813\] conway_fsm.v(17) " "Inferred latch for \"state\[1813\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1814\] conway_fsm.v(17) " "Inferred latch for \"state\[1814\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1815\] conway_fsm.v(17) " "Inferred latch for \"state\[1815\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1816\] conway_fsm.v(17) " "Inferred latch for \"state\[1816\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1817\] conway_fsm.v(17) " "Inferred latch for \"state\[1817\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1818\] conway_fsm.v(17) " "Inferred latch for \"state\[1818\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1819\] conway_fsm.v(17) " "Inferred latch for \"state\[1819\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1820\] conway_fsm.v(17) " "Inferred latch for \"state\[1820\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1821\] conway_fsm.v(17) " "Inferred latch for \"state\[1821\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1822\] conway_fsm.v(17) " "Inferred latch for \"state\[1822\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1823\] conway_fsm.v(17) " "Inferred latch for \"state\[1823\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1824\] conway_fsm.v(17) " "Inferred latch for \"state\[1824\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1825\] conway_fsm.v(17) " "Inferred latch for \"state\[1825\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1826\] conway_fsm.v(17) " "Inferred latch for \"state\[1826\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1827\] conway_fsm.v(17) " "Inferred latch for \"state\[1827\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1828\] conway_fsm.v(17) " "Inferred latch for \"state\[1828\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1829\] conway_fsm.v(17) " "Inferred latch for \"state\[1829\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1830\] conway_fsm.v(17) " "Inferred latch for \"state\[1830\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1831\] conway_fsm.v(17) " "Inferred latch for \"state\[1831\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1832\] conway_fsm.v(17) " "Inferred latch for \"state\[1832\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1833\] conway_fsm.v(17) " "Inferred latch for \"state\[1833\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1834\] conway_fsm.v(17) " "Inferred latch for \"state\[1834\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1835\] conway_fsm.v(17) " "Inferred latch for \"state\[1835\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1836\] conway_fsm.v(17) " "Inferred latch for \"state\[1836\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1837\] conway_fsm.v(17) " "Inferred latch for \"state\[1837\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1838\] conway_fsm.v(17) " "Inferred latch for \"state\[1838\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1839\] conway_fsm.v(17) " "Inferred latch for \"state\[1839\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1840\] conway_fsm.v(17) " "Inferred latch for \"state\[1840\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1841\] conway_fsm.v(17) " "Inferred latch for \"state\[1841\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1842\] conway_fsm.v(17) " "Inferred latch for \"state\[1842\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1843\] conway_fsm.v(17) " "Inferred latch for \"state\[1843\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1844\] conway_fsm.v(17) " "Inferred latch for \"state\[1844\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1845\] conway_fsm.v(17) " "Inferred latch for \"state\[1845\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1846\] conway_fsm.v(17) " "Inferred latch for \"state\[1846\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1847\] conway_fsm.v(17) " "Inferred latch for \"state\[1847\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1848\] conway_fsm.v(17) " "Inferred latch for \"state\[1848\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1849\] conway_fsm.v(17) " "Inferred latch for \"state\[1849\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1850\] conway_fsm.v(17) " "Inferred latch for \"state\[1850\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1851\] conway_fsm.v(17) " "Inferred latch for \"state\[1851\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1852\] conway_fsm.v(17) " "Inferred latch for \"state\[1852\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1853\] conway_fsm.v(17) " "Inferred latch for \"state\[1853\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1854\] conway_fsm.v(17) " "Inferred latch for \"state\[1854\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1855\] conway_fsm.v(17) " "Inferred latch for \"state\[1855\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1856\] conway_fsm.v(17) " "Inferred latch for \"state\[1856\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1857\] conway_fsm.v(17) " "Inferred latch for \"state\[1857\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1858\] conway_fsm.v(17) " "Inferred latch for \"state\[1858\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1859\] conway_fsm.v(17) " "Inferred latch for \"state\[1859\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1860\] conway_fsm.v(17) " "Inferred latch for \"state\[1860\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1861\] conway_fsm.v(17) " "Inferred latch for \"state\[1861\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1862\] conway_fsm.v(17) " "Inferred latch for \"state\[1862\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1863\] conway_fsm.v(17) " "Inferred latch for \"state\[1863\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1864\] conway_fsm.v(17) " "Inferred latch for \"state\[1864\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1865\] conway_fsm.v(17) " "Inferred latch for \"state\[1865\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1866\] conway_fsm.v(17) " "Inferred latch for \"state\[1866\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1867\] conway_fsm.v(17) " "Inferred latch for \"state\[1867\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1868\] conway_fsm.v(17) " "Inferred latch for \"state\[1868\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1869\] conway_fsm.v(17) " "Inferred latch for \"state\[1869\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1870\] conway_fsm.v(17) " "Inferred latch for \"state\[1870\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1871\] conway_fsm.v(17) " "Inferred latch for \"state\[1871\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1872\] conway_fsm.v(17) " "Inferred latch for \"state\[1872\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1873\] conway_fsm.v(17) " "Inferred latch for \"state\[1873\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1874\] conway_fsm.v(17) " "Inferred latch for \"state\[1874\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1875\] conway_fsm.v(17) " "Inferred latch for \"state\[1875\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1876\] conway_fsm.v(17) " "Inferred latch for \"state\[1876\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1877\] conway_fsm.v(17) " "Inferred latch for \"state\[1877\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1878\] conway_fsm.v(17) " "Inferred latch for \"state\[1878\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1879\] conway_fsm.v(17) " "Inferred latch for \"state\[1879\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1880\] conway_fsm.v(17) " "Inferred latch for \"state\[1880\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1881\] conway_fsm.v(17) " "Inferred latch for \"state\[1881\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1882\] conway_fsm.v(17) " "Inferred latch for \"state\[1882\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1883\] conway_fsm.v(17) " "Inferred latch for \"state\[1883\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1884\] conway_fsm.v(17) " "Inferred latch for \"state\[1884\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1885\] conway_fsm.v(17) " "Inferred latch for \"state\[1885\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1886\] conway_fsm.v(17) " "Inferred latch for \"state\[1886\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1887\] conway_fsm.v(17) " "Inferred latch for \"state\[1887\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1888\] conway_fsm.v(17) " "Inferred latch for \"state\[1888\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1889\] conway_fsm.v(17) " "Inferred latch for \"state\[1889\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1890\] conway_fsm.v(17) " "Inferred latch for \"state\[1890\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1891\] conway_fsm.v(17) " "Inferred latch for \"state\[1891\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1892\] conway_fsm.v(17) " "Inferred latch for \"state\[1892\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1893\] conway_fsm.v(17) " "Inferred latch for \"state\[1893\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1894\] conway_fsm.v(17) " "Inferred latch for \"state\[1894\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1895\] conway_fsm.v(17) " "Inferred latch for \"state\[1895\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1896\] conway_fsm.v(17) " "Inferred latch for \"state\[1896\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1897\] conway_fsm.v(17) " "Inferred latch for \"state\[1897\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1898\] conway_fsm.v(17) " "Inferred latch for \"state\[1898\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1899\] conway_fsm.v(17) " "Inferred latch for \"state\[1899\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1900\] conway_fsm.v(17) " "Inferred latch for \"state\[1900\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1901\] conway_fsm.v(17) " "Inferred latch for \"state\[1901\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1902\] conway_fsm.v(17) " "Inferred latch for \"state\[1902\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1903\] conway_fsm.v(17) " "Inferred latch for \"state\[1903\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1904\] conway_fsm.v(17) " "Inferred latch for \"state\[1904\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1905\] conway_fsm.v(17) " "Inferred latch for \"state\[1905\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1906\] conway_fsm.v(17) " "Inferred latch for \"state\[1906\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1907\] conway_fsm.v(17) " "Inferred latch for \"state\[1907\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1908\] conway_fsm.v(17) " "Inferred latch for \"state\[1908\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1909\] conway_fsm.v(17) " "Inferred latch for \"state\[1909\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1910\] conway_fsm.v(17) " "Inferred latch for \"state\[1910\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1911\] conway_fsm.v(17) " "Inferred latch for \"state\[1911\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1912\] conway_fsm.v(17) " "Inferred latch for \"state\[1912\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1913\] conway_fsm.v(17) " "Inferred latch for \"state\[1913\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1914\] conway_fsm.v(17) " "Inferred latch for \"state\[1914\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1915\] conway_fsm.v(17) " "Inferred latch for \"state\[1915\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1916\] conway_fsm.v(17) " "Inferred latch for \"state\[1916\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1917\] conway_fsm.v(17) " "Inferred latch for \"state\[1917\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1918\] conway_fsm.v(17) " "Inferred latch for \"state\[1918\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1919\] conway_fsm.v(17) " "Inferred latch for \"state\[1919\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1920\] conway_fsm.v(17) " "Inferred latch for \"state\[1920\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1921\] conway_fsm.v(17) " "Inferred latch for \"state\[1921\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1922\] conway_fsm.v(17) " "Inferred latch for \"state\[1922\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1923\] conway_fsm.v(17) " "Inferred latch for \"state\[1923\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1924\] conway_fsm.v(17) " "Inferred latch for \"state\[1924\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1925\] conway_fsm.v(17) " "Inferred latch for \"state\[1925\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1926\] conway_fsm.v(17) " "Inferred latch for \"state\[1926\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1927\] conway_fsm.v(17) " "Inferred latch for \"state\[1927\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1928\] conway_fsm.v(17) " "Inferred latch for \"state\[1928\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1929\] conway_fsm.v(17) " "Inferred latch for \"state\[1929\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1930\] conway_fsm.v(17) " "Inferred latch for \"state\[1930\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1931\] conway_fsm.v(17) " "Inferred latch for \"state\[1931\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1932\] conway_fsm.v(17) " "Inferred latch for \"state\[1932\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1933\] conway_fsm.v(17) " "Inferred latch for \"state\[1933\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1934\] conway_fsm.v(17) " "Inferred latch for \"state\[1934\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1935\] conway_fsm.v(17) " "Inferred latch for \"state\[1935\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1936\] conway_fsm.v(17) " "Inferred latch for \"state\[1936\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1937\] conway_fsm.v(17) " "Inferred latch for \"state\[1937\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1938\] conway_fsm.v(17) " "Inferred latch for \"state\[1938\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1939\] conway_fsm.v(17) " "Inferred latch for \"state\[1939\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1940\] conway_fsm.v(17) " "Inferred latch for \"state\[1940\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1941\] conway_fsm.v(17) " "Inferred latch for \"state\[1941\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1942\] conway_fsm.v(17) " "Inferred latch for \"state\[1942\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1943\] conway_fsm.v(17) " "Inferred latch for \"state\[1943\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1944\] conway_fsm.v(17) " "Inferred latch for \"state\[1944\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1945\] conway_fsm.v(17) " "Inferred latch for \"state\[1945\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1946\] conway_fsm.v(17) " "Inferred latch for \"state\[1946\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1947\] conway_fsm.v(17) " "Inferred latch for \"state\[1947\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1948\] conway_fsm.v(17) " "Inferred latch for \"state\[1948\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1949\] conway_fsm.v(17) " "Inferred latch for \"state\[1949\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1950\] conway_fsm.v(17) " "Inferred latch for \"state\[1950\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1951\] conway_fsm.v(17) " "Inferred latch for \"state\[1951\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1952\] conway_fsm.v(17) " "Inferred latch for \"state\[1952\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1953\] conway_fsm.v(17) " "Inferred latch for \"state\[1953\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1954\] conway_fsm.v(17) " "Inferred latch for \"state\[1954\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1955\] conway_fsm.v(17) " "Inferred latch for \"state\[1955\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1956\] conway_fsm.v(17) " "Inferred latch for \"state\[1956\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1957\] conway_fsm.v(17) " "Inferred latch for \"state\[1957\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1958\] conway_fsm.v(17) " "Inferred latch for \"state\[1958\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1959\] conway_fsm.v(17) " "Inferred latch for \"state\[1959\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1960\] conway_fsm.v(17) " "Inferred latch for \"state\[1960\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1961\] conway_fsm.v(17) " "Inferred latch for \"state\[1961\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1962\] conway_fsm.v(17) " "Inferred latch for \"state\[1962\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1963\] conway_fsm.v(17) " "Inferred latch for \"state\[1963\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1964\] conway_fsm.v(17) " "Inferred latch for \"state\[1964\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1965\] conway_fsm.v(17) " "Inferred latch for \"state\[1965\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1966\] conway_fsm.v(17) " "Inferred latch for \"state\[1966\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1967\] conway_fsm.v(17) " "Inferred latch for \"state\[1967\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1968\] conway_fsm.v(17) " "Inferred latch for \"state\[1968\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1969\] conway_fsm.v(17) " "Inferred latch for \"state\[1969\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1970\] conway_fsm.v(17) " "Inferred latch for \"state\[1970\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1971\] conway_fsm.v(17) " "Inferred latch for \"state\[1971\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1972\] conway_fsm.v(17) " "Inferred latch for \"state\[1972\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1973\] conway_fsm.v(17) " "Inferred latch for \"state\[1973\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1974\] conway_fsm.v(17) " "Inferred latch for \"state\[1974\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1975\] conway_fsm.v(17) " "Inferred latch for \"state\[1975\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1976\] conway_fsm.v(17) " "Inferred latch for \"state\[1976\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1977\] conway_fsm.v(17) " "Inferred latch for \"state\[1977\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1978\] conway_fsm.v(17) " "Inferred latch for \"state\[1978\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1979\] conway_fsm.v(17) " "Inferred latch for \"state\[1979\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1980\] conway_fsm.v(17) " "Inferred latch for \"state\[1980\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1981\] conway_fsm.v(17) " "Inferred latch for \"state\[1981\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1982\] conway_fsm.v(17) " "Inferred latch for \"state\[1982\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1983\] conway_fsm.v(17) " "Inferred latch for \"state\[1983\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1984\] conway_fsm.v(17) " "Inferred latch for \"state\[1984\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1985\] conway_fsm.v(17) " "Inferred latch for \"state\[1985\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1986\] conway_fsm.v(17) " "Inferred latch for \"state\[1986\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1987\] conway_fsm.v(17) " "Inferred latch for \"state\[1987\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1988\] conway_fsm.v(17) " "Inferred latch for \"state\[1988\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1989\] conway_fsm.v(17) " "Inferred latch for \"state\[1989\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1990\] conway_fsm.v(17) " "Inferred latch for \"state\[1990\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1991\] conway_fsm.v(17) " "Inferred latch for \"state\[1991\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1992\] conway_fsm.v(17) " "Inferred latch for \"state\[1992\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1993\] conway_fsm.v(17) " "Inferred latch for \"state\[1993\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1994\] conway_fsm.v(17) " "Inferred latch for \"state\[1994\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1995\] conway_fsm.v(17) " "Inferred latch for \"state\[1995\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1996\] conway_fsm.v(17) " "Inferred latch for \"state\[1996\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1997\] conway_fsm.v(17) " "Inferred latch for \"state\[1997\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1998\] conway_fsm.v(17) " "Inferred latch for \"state\[1998\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1999\] conway_fsm.v(17) " "Inferred latch for \"state\[1999\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2000\] conway_fsm.v(17) " "Inferred latch for \"state\[2000\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2001\] conway_fsm.v(17) " "Inferred latch for \"state\[2001\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2002\] conway_fsm.v(17) " "Inferred latch for \"state\[2002\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2003\] conway_fsm.v(17) " "Inferred latch for \"state\[2003\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2004\] conway_fsm.v(17) " "Inferred latch for \"state\[2004\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2005\] conway_fsm.v(17) " "Inferred latch for \"state\[2005\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2006\] conway_fsm.v(17) " "Inferred latch for \"state\[2006\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2007\] conway_fsm.v(17) " "Inferred latch for \"state\[2007\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2008\] conway_fsm.v(17) " "Inferred latch for \"state\[2008\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2009\] conway_fsm.v(17) " "Inferred latch for \"state\[2009\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2010\] conway_fsm.v(17) " "Inferred latch for \"state\[2010\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2011\] conway_fsm.v(17) " "Inferred latch for \"state\[2011\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2012\] conway_fsm.v(17) " "Inferred latch for \"state\[2012\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2013\] conway_fsm.v(17) " "Inferred latch for \"state\[2013\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2014\] conway_fsm.v(17) " "Inferred latch for \"state\[2014\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2015\] conway_fsm.v(17) " "Inferred latch for \"state\[2015\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2016\] conway_fsm.v(17) " "Inferred latch for \"state\[2016\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2017\] conway_fsm.v(17) " "Inferred latch for \"state\[2017\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2018\] conway_fsm.v(17) " "Inferred latch for \"state\[2018\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2019\] conway_fsm.v(17) " "Inferred latch for \"state\[2019\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2020\] conway_fsm.v(17) " "Inferred latch for \"state\[2020\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2021\] conway_fsm.v(17) " "Inferred latch for \"state\[2021\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2022\] conway_fsm.v(17) " "Inferred latch for \"state\[2022\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2023\] conway_fsm.v(17) " "Inferred latch for \"state\[2023\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2024\] conway_fsm.v(17) " "Inferred latch for \"state\[2024\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2025\] conway_fsm.v(17) " "Inferred latch for \"state\[2025\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2026\] conway_fsm.v(17) " "Inferred latch for \"state\[2026\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2027\] conway_fsm.v(17) " "Inferred latch for \"state\[2027\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2028\] conway_fsm.v(17) " "Inferred latch for \"state\[2028\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002868 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2029\] conway_fsm.v(17) " "Inferred latch for \"state\[2029\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2030\] conway_fsm.v(17) " "Inferred latch for \"state\[2030\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2031\] conway_fsm.v(17) " "Inferred latch for \"state\[2031\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2032\] conway_fsm.v(17) " "Inferred latch for \"state\[2032\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2033\] conway_fsm.v(17) " "Inferred latch for \"state\[2033\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2034\] conway_fsm.v(17) " "Inferred latch for \"state\[2034\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2035\] conway_fsm.v(17) " "Inferred latch for \"state\[2035\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2036\] conway_fsm.v(17) " "Inferred latch for \"state\[2036\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2037\] conway_fsm.v(17) " "Inferred latch for \"state\[2037\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2038\] conway_fsm.v(17) " "Inferred latch for \"state\[2038\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2039\] conway_fsm.v(17) " "Inferred latch for \"state\[2039\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2040\] conway_fsm.v(17) " "Inferred latch for \"state\[2040\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2041\] conway_fsm.v(17) " "Inferred latch for \"state\[2041\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2042\] conway_fsm.v(17) " "Inferred latch for \"state\[2042\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2043\] conway_fsm.v(17) " "Inferred latch for \"state\[2043\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2044\] conway_fsm.v(17) " "Inferred latch for \"state\[2044\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2045\] conway_fsm.v(17) " "Inferred latch for \"state\[2045\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2046\] conway_fsm.v(17) " "Inferred latch for \"state\[2046\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2047\] conway_fsm.v(17) " "Inferred latch for \"state\[2047\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2048\] conway_fsm.v(17) " "Inferred latch for \"state\[2048\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2049\] conway_fsm.v(17) " "Inferred latch for \"state\[2049\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2050\] conway_fsm.v(17) " "Inferred latch for \"state\[2050\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2051\] conway_fsm.v(17) " "Inferred latch for \"state\[2051\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2052\] conway_fsm.v(17) " "Inferred latch for \"state\[2052\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2053\] conway_fsm.v(17) " "Inferred latch for \"state\[2053\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2054\] conway_fsm.v(17) " "Inferred latch for \"state\[2054\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2055\] conway_fsm.v(17) " "Inferred latch for \"state\[2055\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2056\] conway_fsm.v(17) " "Inferred latch for \"state\[2056\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2057\] conway_fsm.v(17) " "Inferred latch for \"state\[2057\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2058\] conway_fsm.v(17) " "Inferred latch for \"state\[2058\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2059\] conway_fsm.v(17) " "Inferred latch for \"state\[2059\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2060\] conway_fsm.v(17) " "Inferred latch for \"state\[2060\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2061\] conway_fsm.v(17) " "Inferred latch for \"state\[2061\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2062\] conway_fsm.v(17) " "Inferred latch for \"state\[2062\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2063\] conway_fsm.v(17) " "Inferred latch for \"state\[2063\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2064\] conway_fsm.v(17) " "Inferred latch for \"state\[2064\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2065\] conway_fsm.v(17) " "Inferred latch for \"state\[2065\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2066\] conway_fsm.v(17) " "Inferred latch for \"state\[2066\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2067\] conway_fsm.v(17) " "Inferred latch for \"state\[2067\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2068\] conway_fsm.v(17) " "Inferred latch for \"state\[2068\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2069\] conway_fsm.v(17) " "Inferred latch for \"state\[2069\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2070\] conway_fsm.v(17) " "Inferred latch for \"state\[2070\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2071\] conway_fsm.v(17) " "Inferred latch for \"state\[2071\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2072\] conway_fsm.v(17) " "Inferred latch for \"state\[2072\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2073\] conway_fsm.v(17) " "Inferred latch for \"state\[2073\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2074\] conway_fsm.v(17) " "Inferred latch for \"state\[2074\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2075\] conway_fsm.v(17) " "Inferred latch for \"state\[2075\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2076\] conway_fsm.v(17) " "Inferred latch for \"state\[2076\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2077\] conway_fsm.v(17) " "Inferred latch for \"state\[2077\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2078\] conway_fsm.v(17) " "Inferred latch for \"state\[2078\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2079\] conway_fsm.v(17) " "Inferred latch for \"state\[2079\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2080\] conway_fsm.v(17) " "Inferred latch for \"state\[2080\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2081\] conway_fsm.v(17) " "Inferred latch for \"state\[2081\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2082\] conway_fsm.v(17) " "Inferred latch for \"state\[2082\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2083\] conway_fsm.v(17) " "Inferred latch for \"state\[2083\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2084\] conway_fsm.v(17) " "Inferred latch for \"state\[2084\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2085\] conway_fsm.v(17) " "Inferred latch for \"state\[2085\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2086\] conway_fsm.v(17) " "Inferred latch for \"state\[2086\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2087\] conway_fsm.v(17) " "Inferred latch for \"state\[2087\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2088\] conway_fsm.v(17) " "Inferred latch for \"state\[2088\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2089\] conway_fsm.v(17) " "Inferred latch for \"state\[2089\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2090\] conway_fsm.v(17) " "Inferred latch for \"state\[2090\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2091\] conway_fsm.v(17) " "Inferred latch for \"state\[2091\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2092\] conway_fsm.v(17) " "Inferred latch for \"state\[2092\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2093\] conway_fsm.v(17) " "Inferred latch for \"state\[2093\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2094\] conway_fsm.v(17) " "Inferred latch for \"state\[2094\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2095\] conway_fsm.v(17) " "Inferred latch for \"state\[2095\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2096\] conway_fsm.v(17) " "Inferred latch for \"state\[2096\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2097\] conway_fsm.v(17) " "Inferred latch for \"state\[2097\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2098\] conway_fsm.v(17) " "Inferred latch for \"state\[2098\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2099\] conway_fsm.v(17) " "Inferred latch for \"state\[2099\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2100\] conway_fsm.v(17) " "Inferred latch for \"state\[2100\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2101\] conway_fsm.v(17) " "Inferred latch for \"state\[2101\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2102\] conway_fsm.v(17) " "Inferred latch for \"state\[2102\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2103\] conway_fsm.v(17) " "Inferred latch for \"state\[2103\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2104\] conway_fsm.v(17) " "Inferred latch for \"state\[2104\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2105\] conway_fsm.v(17) " "Inferred latch for \"state\[2105\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2106\] conway_fsm.v(17) " "Inferred latch for \"state\[2106\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2107\] conway_fsm.v(17) " "Inferred latch for \"state\[2107\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2108\] conway_fsm.v(17) " "Inferred latch for \"state\[2108\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2109\] conway_fsm.v(17) " "Inferred latch for \"state\[2109\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2110\] conway_fsm.v(17) " "Inferred latch for \"state\[2110\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2111\] conway_fsm.v(17) " "Inferred latch for \"state\[2111\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2112\] conway_fsm.v(17) " "Inferred latch for \"state\[2112\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2113\] conway_fsm.v(17) " "Inferred latch for \"state\[2113\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2114\] conway_fsm.v(17) " "Inferred latch for \"state\[2114\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2115\] conway_fsm.v(17) " "Inferred latch for \"state\[2115\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2116\] conway_fsm.v(17) " "Inferred latch for \"state\[2116\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2117\] conway_fsm.v(17) " "Inferred latch for \"state\[2117\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2118\] conway_fsm.v(17) " "Inferred latch for \"state\[2118\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2119\] conway_fsm.v(17) " "Inferred latch for \"state\[2119\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2120\] conway_fsm.v(17) " "Inferred latch for \"state\[2120\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2121\] conway_fsm.v(17) " "Inferred latch for \"state\[2121\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2122\] conway_fsm.v(17) " "Inferred latch for \"state\[2122\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2123\] conway_fsm.v(17) " "Inferred latch for \"state\[2123\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2124\] conway_fsm.v(17) " "Inferred latch for \"state\[2124\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2125\] conway_fsm.v(17) " "Inferred latch for \"state\[2125\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2126\] conway_fsm.v(17) " "Inferred latch for \"state\[2126\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2127\] conway_fsm.v(17) " "Inferred latch for \"state\[2127\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2128\] conway_fsm.v(17) " "Inferred latch for \"state\[2128\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2129\] conway_fsm.v(17) " "Inferred latch for \"state\[2129\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2130\] conway_fsm.v(17) " "Inferred latch for \"state\[2130\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2131\] conway_fsm.v(17) " "Inferred latch for \"state\[2131\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2132\] conway_fsm.v(17) " "Inferred latch for \"state\[2132\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2133\] conway_fsm.v(17) " "Inferred latch for \"state\[2133\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2134\] conway_fsm.v(17) " "Inferred latch for \"state\[2134\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2135\] conway_fsm.v(17) " "Inferred latch for \"state\[2135\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2136\] conway_fsm.v(17) " "Inferred latch for \"state\[2136\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2137\] conway_fsm.v(17) " "Inferred latch for \"state\[2137\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2138\] conway_fsm.v(17) " "Inferred latch for \"state\[2138\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2139\] conway_fsm.v(17) " "Inferred latch for \"state\[2139\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2140\] conway_fsm.v(17) " "Inferred latch for \"state\[2140\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2141\] conway_fsm.v(17) " "Inferred latch for \"state\[2141\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2142\] conway_fsm.v(17) " "Inferred latch for \"state\[2142\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2143\] conway_fsm.v(17) " "Inferred latch for \"state\[2143\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2144\] conway_fsm.v(17) " "Inferred latch for \"state\[2144\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2145\] conway_fsm.v(17) " "Inferred latch for \"state\[2145\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2146\] conway_fsm.v(17) " "Inferred latch for \"state\[2146\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2147\] conway_fsm.v(17) " "Inferred latch for \"state\[2147\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2148\] conway_fsm.v(17) " "Inferred latch for \"state\[2148\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2149\] conway_fsm.v(17) " "Inferred latch for \"state\[2149\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2150\] conway_fsm.v(17) " "Inferred latch for \"state\[2150\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2151\] conway_fsm.v(17) " "Inferred latch for \"state\[2151\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2152\] conway_fsm.v(17) " "Inferred latch for \"state\[2152\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2153\] conway_fsm.v(17) " "Inferred latch for \"state\[2153\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2154\] conway_fsm.v(17) " "Inferred latch for \"state\[2154\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2155\] conway_fsm.v(17) " "Inferred latch for \"state\[2155\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2156\] conway_fsm.v(17) " "Inferred latch for \"state\[2156\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2157\] conway_fsm.v(17) " "Inferred latch for \"state\[2157\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2158\] conway_fsm.v(17) " "Inferred latch for \"state\[2158\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2159\] conway_fsm.v(17) " "Inferred latch for \"state\[2159\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2160\] conway_fsm.v(17) " "Inferred latch for \"state\[2160\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2161\] conway_fsm.v(17) " "Inferred latch for \"state\[2161\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2162\] conway_fsm.v(17) " "Inferred latch for \"state\[2162\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2163\] conway_fsm.v(17) " "Inferred latch for \"state\[2163\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2164\] conway_fsm.v(17) " "Inferred latch for \"state\[2164\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2165\] conway_fsm.v(17) " "Inferred latch for \"state\[2165\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2166\] conway_fsm.v(17) " "Inferred latch for \"state\[2166\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2167\] conway_fsm.v(17) " "Inferred latch for \"state\[2167\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2168\] conway_fsm.v(17) " "Inferred latch for \"state\[2168\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2169\] conway_fsm.v(17) " "Inferred latch for \"state\[2169\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2170\] conway_fsm.v(17) " "Inferred latch for \"state\[2170\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2171\] conway_fsm.v(17) " "Inferred latch for \"state\[2171\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2172\] conway_fsm.v(17) " "Inferred latch for \"state\[2172\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2173\] conway_fsm.v(17) " "Inferred latch for \"state\[2173\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2174\] conway_fsm.v(17) " "Inferred latch for \"state\[2174\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2175\] conway_fsm.v(17) " "Inferred latch for \"state\[2175\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2176\] conway_fsm.v(17) " "Inferred latch for \"state\[2176\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2177\] conway_fsm.v(17) " "Inferred latch for \"state\[2177\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2178\] conway_fsm.v(17) " "Inferred latch for \"state\[2178\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2179\] conway_fsm.v(17) " "Inferred latch for \"state\[2179\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2180\] conway_fsm.v(17) " "Inferred latch for \"state\[2180\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2181\] conway_fsm.v(17) " "Inferred latch for \"state\[2181\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2182\] conway_fsm.v(17) " "Inferred latch for \"state\[2182\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2183\] conway_fsm.v(17) " "Inferred latch for \"state\[2183\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2184\] conway_fsm.v(17) " "Inferred latch for \"state\[2184\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2185\] conway_fsm.v(17) " "Inferred latch for \"state\[2185\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2186\] conway_fsm.v(17) " "Inferred latch for \"state\[2186\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2187\] conway_fsm.v(17) " "Inferred latch for \"state\[2187\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2188\] conway_fsm.v(17) " "Inferred latch for \"state\[2188\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2189\] conway_fsm.v(17) " "Inferred latch for \"state\[2189\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2190\] conway_fsm.v(17) " "Inferred latch for \"state\[2190\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2191\] conway_fsm.v(17) " "Inferred latch for \"state\[2191\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2192\] conway_fsm.v(17) " "Inferred latch for \"state\[2192\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2193\] conway_fsm.v(17) " "Inferred latch for \"state\[2193\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2194\] conway_fsm.v(17) " "Inferred latch for \"state\[2194\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2195\] conway_fsm.v(17) " "Inferred latch for \"state\[2195\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2196\] conway_fsm.v(17) " "Inferred latch for \"state\[2196\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2197\] conway_fsm.v(17) " "Inferred latch for \"state\[2197\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2198\] conway_fsm.v(17) " "Inferred latch for \"state\[2198\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2199\] conway_fsm.v(17) " "Inferred latch for \"state\[2199\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2200\] conway_fsm.v(17) " "Inferred latch for \"state\[2200\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2201\] conway_fsm.v(17) " "Inferred latch for \"state\[2201\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2202\] conway_fsm.v(17) " "Inferred latch for \"state\[2202\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2203\] conway_fsm.v(17) " "Inferred latch for \"state\[2203\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2204\] conway_fsm.v(17) " "Inferred latch for \"state\[2204\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2205\] conway_fsm.v(17) " "Inferred latch for \"state\[2205\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2206\] conway_fsm.v(17) " "Inferred latch for \"state\[2206\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2207\] conway_fsm.v(17) " "Inferred latch for \"state\[2207\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2208\] conway_fsm.v(17) " "Inferred latch for \"state\[2208\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2209\] conway_fsm.v(17) " "Inferred latch for \"state\[2209\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2210\] conway_fsm.v(17) " "Inferred latch for \"state\[2210\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2211\] conway_fsm.v(17) " "Inferred latch for \"state\[2211\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2212\] conway_fsm.v(17) " "Inferred latch for \"state\[2212\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2213\] conway_fsm.v(17) " "Inferred latch for \"state\[2213\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2214\] conway_fsm.v(17) " "Inferred latch for \"state\[2214\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2215\] conway_fsm.v(17) " "Inferred latch for \"state\[2215\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2216\] conway_fsm.v(17) " "Inferred latch for \"state\[2216\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2217\] conway_fsm.v(17) " "Inferred latch for \"state\[2217\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2218\] conway_fsm.v(17) " "Inferred latch for \"state\[2218\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2219\] conway_fsm.v(17) " "Inferred latch for \"state\[2219\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2220\] conway_fsm.v(17) " "Inferred latch for \"state\[2220\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2221\] conway_fsm.v(17) " "Inferred latch for \"state\[2221\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2222\] conway_fsm.v(17) " "Inferred latch for \"state\[2222\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2223\] conway_fsm.v(17) " "Inferred latch for \"state\[2223\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2224\] conway_fsm.v(17) " "Inferred latch for \"state\[2224\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2225\] conway_fsm.v(17) " "Inferred latch for \"state\[2225\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2226\] conway_fsm.v(17) " "Inferred latch for \"state\[2226\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2227\] conway_fsm.v(17) " "Inferred latch for \"state\[2227\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2228\] conway_fsm.v(17) " "Inferred latch for \"state\[2228\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2229\] conway_fsm.v(17) " "Inferred latch for \"state\[2229\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2230\] conway_fsm.v(17) " "Inferred latch for \"state\[2230\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2231\] conway_fsm.v(17) " "Inferred latch for \"state\[2231\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2232\] conway_fsm.v(17) " "Inferred latch for \"state\[2232\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2233\] conway_fsm.v(17) " "Inferred latch for \"state\[2233\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2234\] conway_fsm.v(17) " "Inferred latch for \"state\[2234\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2235\] conway_fsm.v(17) " "Inferred latch for \"state\[2235\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2236\] conway_fsm.v(17) " "Inferred latch for \"state\[2236\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2237\] conway_fsm.v(17) " "Inferred latch for \"state\[2237\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2238\] conway_fsm.v(17) " "Inferred latch for \"state\[2238\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2239\] conway_fsm.v(17) " "Inferred latch for \"state\[2239\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2240\] conway_fsm.v(17) " "Inferred latch for \"state\[2240\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2241\] conway_fsm.v(17) " "Inferred latch for \"state\[2241\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2242\] conway_fsm.v(17) " "Inferred latch for \"state\[2242\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2243\] conway_fsm.v(17) " "Inferred latch for \"state\[2243\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2244\] conway_fsm.v(17) " "Inferred latch for \"state\[2244\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2245\] conway_fsm.v(17) " "Inferred latch for \"state\[2245\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2246\] conway_fsm.v(17) " "Inferred latch for \"state\[2246\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2247\] conway_fsm.v(17) " "Inferred latch for \"state\[2247\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2248\] conway_fsm.v(17) " "Inferred latch for \"state\[2248\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2249\] conway_fsm.v(17) " "Inferred latch for \"state\[2249\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2250\] conway_fsm.v(17) " "Inferred latch for \"state\[2250\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2251\] conway_fsm.v(17) " "Inferred latch for \"state\[2251\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2252\] conway_fsm.v(17) " "Inferred latch for \"state\[2252\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2253\] conway_fsm.v(17) " "Inferred latch for \"state\[2253\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2254\] conway_fsm.v(17) " "Inferred latch for \"state\[2254\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2255\] conway_fsm.v(17) " "Inferred latch for \"state\[2255\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2256\] conway_fsm.v(17) " "Inferred latch for \"state\[2256\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2257\] conway_fsm.v(17) " "Inferred latch for \"state\[2257\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2258\] conway_fsm.v(17) " "Inferred latch for \"state\[2258\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2259\] conway_fsm.v(17) " "Inferred latch for \"state\[2259\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2260\] conway_fsm.v(17) " "Inferred latch for \"state\[2260\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2261\] conway_fsm.v(17) " "Inferred latch for \"state\[2261\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2262\] conway_fsm.v(17) " "Inferred latch for \"state\[2262\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2263\] conway_fsm.v(17) " "Inferred latch for \"state\[2263\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2264\] conway_fsm.v(17) " "Inferred latch for \"state\[2264\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2265\] conway_fsm.v(17) " "Inferred latch for \"state\[2265\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2266\] conway_fsm.v(17) " "Inferred latch for \"state\[2266\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2267\] conway_fsm.v(17) " "Inferred latch for \"state\[2267\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2268\] conway_fsm.v(17) " "Inferred latch for \"state\[2268\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2269\] conway_fsm.v(17) " "Inferred latch for \"state\[2269\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2270\] conway_fsm.v(17) " "Inferred latch for \"state\[2270\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2271\] conway_fsm.v(17) " "Inferred latch for \"state\[2271\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2272\] conway_fsm.v(17) " "Inferred latch for \"state\[2272\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2273\] conway_fsm.v(17) " "Inferred latch for \"state\[2273\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2274\] conway_fsm.v(17) " "Inferred latch for \"state\[2274\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2275\] conway_fsm.v(17) " "Inferred latch for \"state\[2275\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2276\] conway_fsm.v(17) " "Inferred latch for \"state\[2276\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2277\] conway_fsm.v(17) " "Inferred latch for \"state\[2277\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2278\] conway_fsm.v(17) " "Inferred latch for \"state\[2278\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2279\] conway_fsm.v(17) " "Inferred latch for \"state\[2279\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2280\] conway_fsm.v(17) " "Inferred latch for \"state\[2280\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2281\] conway_fsm.v(17) " "Inferred latch for \"state\[2281\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2282\] conway_fsm.v(17) " "Inferred latch for \"state\[2282\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2283\] conway_fsm.v(17) " "Inferred latch for \"state\[2283\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2284\] conway_fsm.v(17) " "Inferred latch for \"state\[2284\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2285\] conway_fsm.v(17) " "Inferred latch for \"state\[2285\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2286\] conway_fsm.v(17) " "Inferred latch for \"state\[2286\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2287\] conway_fsm.v(17) " "Inferred latch for \"state\[2287\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2288\] conway_fsm.v(17) " "Inferred latch for \"state\[2288\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2289\] conway_fsm.v(17) " "Inferred latch for \"state\[2289\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2290\] conway_fsm.v(17) " "Inferred latch for \"state\[2290\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2291\] conway_fsm.v(17) " "Inferred latch for \"state\[2291\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2292\] conway_fsm.v(17) " "Inferred latch for \"state\[2292\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2293\] conway_fsm.v(17) " "Inferred latch for \"state\[2293\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2294\] conway_fsm.v(17) " "Inferred latch for \"state\[2294\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2295\] conway_fsm.v(17) " "Inferred latch for \"state\[2295\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2296\] conway_fsm.v(17) " "Inferred latch for \"state\[2296\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2297\] conway_fsm.v(17) " "Inferred latch for \"state\[2297\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2298\] conway_fsm.v(17) " "Inferred latch for \"state\[2298\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2299\] conway_fsm.v(17) " "Inferred latch for \"state\[2299\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2300\] conway_fsm.v(17) " "Inferred latch for \"state\[2300\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2301\] conway_fsm.v(17) " "Inferred latch for \"state\[2301\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2302\] conway_fsm.v(17) " "Inferred latch for \"state\[2302\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2303\] conway_fsm.v(17) " "Inferred latch for \"state\[2303\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2304\] conway_fsm.v(17) " "Inferred latch for \"state\[2304\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2305\] conway_fsm.v(17) " "Inferred latch for \"state\[2305\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2306\] conway_fsm.v(17) " "Inferred latch for \"state\[2306\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2307\] conway_fsm.v(17) " "Inferred latch for \"state\[2307\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2308\] conway_fsm.v(17) " "Inferred latch for \"state\[2308\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2309\] conway_fsm.v(17) " "Inferred latch for \"state\[2309\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2310\] conway_fsm.v(17) " "Inferred latch for \"state\[2310\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2311\] conway_fsm.v(17) " "Inferred latch for \"state\[2311\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2312\] conway_fsm.v(17) " "Inferred latch for \"state\[2312\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2313\] conway_fsm.v(17) " "Inferred latch for \"state\[2313\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2314\] conway_fsm.v(17) " "Inferred latch for \"state\[2314\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2315\] conway_fsm.v(17) " "Inferred latch for \"state\[2315\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2316\] conway_fsm.v(17) " "Inferred latch for \"state\[2316\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2317\] conway_fsm.v(17) " "Inferred latch for \"state\[2317\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2318\] conway_fsm.v(17) " "Inferred latch for \"state\[2318\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2319\] conway_fsm.v(17) " "Inferred latch for \"state\[2319\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2320\] conway_fsm.v(17) " "Inferred latch for \"state\[2320\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2321\] conway_fsm.v(17) " "Inferred latch for \"state\[2321\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2322\] conway_fsm.v(17) " "Inferred latch for \"state\[2322\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2323\] conway_fsm.v(17) " "Inferred latch for \"state\[2323\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2324\] conway_fsm.v(17) " "Inferred latch for \"state\[2324\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2325\] conway_fsm.v(17) " "Inferred latch for \"state\[2325\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2326\] conway_fsm.v(17) " "Inferred latch for \"state\[2326\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2327\] conway_fsm.v(17) " "Inferred latch for \"state\[2327\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2328\] conway_fsm.v(17) " "Inferred latch for \"state\[2328\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2329\] conway_fsm.v(17) " "Inferred latch for \"state\[2329\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2330\] conway_fsm.v(17) " "Inferred latch for \"state\[2330\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2331\] conway_fsm.v(17) " "Inferred latch for \"state\[2331\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2332\] conway_fsm.v(17) " "Inferred latch for \"state\[2332\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2333\] conway_fsm.v(17) " "Inferred latch for \"state\[2333\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2334\] conway_fsm.v(17) " "Inferred latch for \"state\[2334\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2335\] conway_fsm.v(17) " "Inferred latch for \"state\[2335\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2336\] conway_fsm.v(17) " "Inferred latch for \"state\[2336\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2337\] conway_fsm.v(17) " "Inferred latch for \"state\[2337\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2338\] conway_fsm.v(17) " "Inferred latch for \"state\[2338\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2339\] conway_fsm.v(17) " "Inferred latch for \"state\[2339\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2340\] conway_fsm.v(17) " "Inferred latch for \"state\[2340\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2341\] conway_fsm.v(17) " "Inferred latch for \"state\[2341\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2342\] conway_fsm.v(17) " "Inferred latch for \"state\[2342\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2343\] conway_fsm.v(17) " "Inferred latch for \"state\[2343\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2344\] conway_fsm.v(17) " "Inferred latch for \"state\[2344\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2345\] conway_fsm.v(17) " "Inferred latch for \"state\[2345\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2346\] conway_fsm.v(17) " "Inferred latch for \"state\[2346\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2347\] conway_fsm.v(17) " "Inferred latch for \"state\[2347\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2348\] conway_fsm.v(17) " "Inferred latch for \"state\[2348\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2349\] conway_fsm.v(17) " "Inferred latch for \"state\[2349\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2350\] conway_fsm.v(17) " "Inferred latch for \"state\[2350\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2351\] conway_fsm.v(17) " "Inferred latch for \"state\[2351\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2352\] conway_fsm.v(17) " "Inferred latch for \"state\[2352\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2353\] conway_fsm.v(17) " "Inferred latch for \"state\[2353\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2354\] conway_fsm.v(17) " "Inferred latch for \"state\[2354\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2355\] conway_fsm.v(17) " "Inferred latch for \"state\[2355\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2356\] conway_fsm.v(17) " "Inferred latch for \"state\[2356\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2357\] conway_fsm.v(17) " "Inferred latch for \"state\[2357\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2358\] conway_fsm.v(17) " "Inferred latch for \"state\[2358\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2359\] conway_fsm.v(17) " "Inferred latch for \"state\[2359\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2360\] conway_fsm.v(17) " "Inferred latch for \"state\[2360\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2361\] conway_fsm.v(17) " "Inferred latch for \"state\[2361\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2362\] conway_fsm.v(17) " "Inferred latch for \"state\[2362\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2363\] conway_fsm.v(17) " "Inferred latch for \"state\[2363\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2364\] conway_fsm.v(17) " "Inferred latch for \"state\[2364\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2365\] conway_fsm.v(17) " "Inferred latch for \"state\[2365\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2366\] conway_fsm.v(17) " "Inferred latch for \"state\[2366\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2367\] conway_fsm.v(17) " "Inferred latch for \"state\[2367\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2368\] conway_fsm.v(17) " "Inferred latch for \"state\[2368\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2369\] conway_fsm.v(17) " "Inferred latch for \"state\[2369\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2370\] conway_fsm.v(17) " "Inferred latch for \"state\[2370\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2371\] conway_fsm.v(17) " "Inferred latch for \"state\[2371\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2372\] conway_fsm.v(17) " "Inferred latch for \"state\[2372\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2373\] conway_fsm.v(17) " "Inferred latch for \"state\[2373\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2374\] conway_fsm.v(17) " "Inferred latch for \"state\[2374\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2375\] conway_fsm.v(17) " "Inferred latch for \"state\[2375\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2376\] conway_fsm.v(17) " "Inferred latch for \"state\[2376\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2377\] conway_fsm.v(17) " "Inferred latch for \"state\[2377\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2378\] conway_fsm.v(17) " "Inferred latch for \"state\[2378\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2379\] conway_fsm.v(17) " "Inferred latch for \"state\[2379\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2380\] conway_fsm.v(17) " "Inferred latch for \"state\[2380\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2381\] conway_fsm.v(17) " "Inferred latch for \"state\[2381\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2382\] conway_fsm.v(17) " "Inferred latch for \"state\[2382\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2383\] conway_fsm.v(17) " "Inferred latch for \"state\[2383\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2384\] conway_fsm.v(17) " "Inferred latch for \"state\[2384\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2385\] conway_fsm.v(17) " "Inferred latch for \"state\[2385\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2386\] conway_fsm.v(17) " "Inferred latch for \"state\[2386\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2387\] conway_fsm.v(17) " "Inferred latch for \"state\[2387\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2388\] conway_fsm.v(17) " "Inferred latch for \"state\[2388\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2389\] conway_fsm.v(17) " "Inferred latch for \"state\[2389\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2390\] conway_fsm.v(17) " "Inferred latch for \"state\[2390\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2391\] conway_fsm.v(17) " "Inferred latch for \"state\[2391\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2392\] conway_fsm.v(17) " "Inferred latch for \"state\[2392\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2393\] conway_fsm.v(17) " "Inferred latch for \"state\[2393\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2394\] conway_fsm.v(17) " "Inferred latch for \"state\[2394\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2395\] conway_fsm.v(17) " "Inferred latch for \"state\[2395\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2396\] conway_fsm.v(17) " "Inferred latch for \"state\[2396\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2397\] conway_fsm.v(17) " "Inferred latch for \"state\[2397\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2398\] conway_fsm.v(17) " "Inferred latch for \"state\[2398\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2399\] conway_fsm.v(17) " "Inferred latch for \"state\[2399\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2400\] conway_fsm.v(17) " "Inferred latch for \"state\[2400\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2401\] conway_fsm.v(17) " "Inferred latch for \"state\[2401\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2402\] conway_fsm.v(17) " "Inferred latch for \"state\[2402\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2403\] conway_fsm.v(17) " "Inferred latch for \"state\[2403\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2404\] conway_fsm.v(17) " "Inferred latch for \"state\[2404\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2405\] conway_fsm.v(17) " "Inferred latch for \"state\[2405\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2406\] conway_fsm.v(17) " "Inferred latch for \"state\[2406\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2407\] conway_fsm.v(17) " "Inferred latch for \"state\[2407\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2408\] conway_fsm.v(17) " "Inferred latch for \"state\[2408\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2409\] conway_fsm.v(17) " "Inferred latch for \"state\[2409\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2410\] conway_fsm.v(17) " "Inferred latch for \"state\[2410\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2411\] conway_fsm.v(17) " "Inferred latch for \"state\[2411\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2412\] conway_fsm.v(17) " "Inferred latch for \"state\[2412\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2413\] conway_fsm.v(17) " "Inferred latch for \"state\[2413\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2414\] conway_fsm.v(17) " "Inferred latch for \"state\[2414\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2415\] conway_fsm.v(17) " "Inferred latch for \"state\[2415\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2416\] conway_fsm.v(17) " "Inferred latch for \"state\[2416\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2417\] conway_fsm.v(17) " "Inferred latch for \"state\[2417\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2418\] conway_fsm.v(17) " "Inferred latch for \"state\[2418\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2419\] conway_fsm.v(17) " "Inferred latch for \"state\[2419\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2420\] conway_fsm.v(17) " "Inferred latch for \"state\[2420\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2421\] conway_fsm.v(17) " "Inferred latch for \"state\[2421\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2422\] conway_fsm.v(17) " "Inferred latch for \"state\[2422\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2423\] conway_fsm.v(17) " "Inferred latch for \"state\[2423\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2424\] conway_fsm.v(17) " "Inferred latch for \"state\[2424\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2425\] conway_fsm.v(17) " "Inferred latch for \"state\[2425\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2426\] conway_fsm.v(17) " "Inferred latch for \"state\[2426\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2427\] conway_fsm.v(17) " "Inferred latch for \"state\[2427\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2428\] conway_fsm.v(17) " "Inferred latch for \"state\[2428\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2429\] conway_fsm.v(17) " "Inferred latch for \"state\[2429\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2430\] conway_fsm.v(17) " "Inferred latch for \"state\[2430\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2431\] conway_fsm.v(17) " "Inferred latch for \"state\[2431\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2432\] conway_fsm.v(17) " "Inferred latch for \"state\[2432\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2433\] conway_fsm.v(17) " "Inferred latch for \"state\[2433\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2434\] conway_fsm.v(17) " "Inferred latch for \"state\[2434\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2435\] conway_fsm.v(17) " "Inferred latch for \"state\[2435\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2436\] conway_fsm.v(17) " "Inferred latch for \"state\[2436\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2437\] conway_fsm.v(17) " "Inferred latch for \"state\[2437\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2438\] conway_fsm.v(17) " "Inferred latch for \"state\[2438\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2439\] conway_fsm.v(17) " "Inferred latch for \"state\[2439\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2440\] conway_fsm.v(17) " "Inferred latch for \"state\[2440\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2441\] conway_fsm.v(17) " "Inferred latch for \"state\[2441\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2442\] conway_fsm.v(17) " "Inferred latch for \"state\[2442\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2443\] conway_fsm.v(17) " "Inferred latch for \"state\[2443\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2444\] conway_fsm.v(17) " "Inferred latch for \"state\[2444\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2445\] conway_fsm.v(17) " "Inferred latch for \"state\[2445\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2446\] conway_fsm.v(17) " "Inferred latch for \"state\[2446\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2447\] conway_fsm.v(17) " "Inferred latch for \"state\[2447\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2448\] conway_fsm.v(17) " "Inferred latch for \"state\[2448\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2449\] conway_fsm.v(17) " "Inferred latch for \"state\[2449\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2450\] conway_fsm.v(17) " "Inferred latch for \"state\[2450\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2451\] conway_fsm.v(17) " "Inferred latch for \"state\[2451\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2452\] conway_fsm.v(17) " "Inferred latch for \"state\[2452\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2453\] conway_fsm.v(17) " "Inferred latch for \"state\[2453\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2454\] conway_fsm.v(17) " "Inferred latch for \"state\[2454\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2455\] conway_fsm.v(17) " "Inferred latch for \"state\[2455\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2456\] conway_fsm.v(17) " "Inferred latch for \"state\[2456\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2457\] conway_fsm.v(17) " "Inferred latch for \"state\[2457\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2458\] conway_fsm.v(17) " "Inferred latch for \"state\[2458\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002884 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2459\] conway_fsm.v(17) " "Inferred latch for \"state\[2459\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2460\] conway_fsm.v(17) " "Inferred latch for \"state\[2460\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2461\] conway_fsm.v(17) " "Inferred latch for \"state\[2461\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2462\] conway_fsm.v(17) " "Inferred latch for \"state\[2462\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2463\] conway_fsm.v(17) " "Inferred latch for \"state\[2463\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2464\] conway_fsm.v(17) " "Inferred latch for \"state\[2464\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2465\] conway_fsm.v(17) " "Inferred latch for \"state\[2465\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2466\] conway_fsm.v(17) " "Inferred latch for \"state\[2466\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2467\] conway_fsm.v(17) " "Inferred latch for \"state\[2467\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2468\] conway_fsm.v(17) " "Inferred latch for \"state\[2468\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2469\] conway_fsm.v(17) " "Inferred latch for \"state\[2469\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2470\] conway_fsm.v(17) " "Inferred latch for \"state\[2470\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2471\] conway_fsm.v(17) " "Inferred latch for \"state\[2471\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2472\] conway_fsm.v(17) " "Inferred latch for \"state\[2472\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2473\] conway_fsm.v(17) " "Inferred latch for \"state\[2473\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2474\] conway_fsm.v(17) " "Inferred latch for \"state\[2474\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2475\] conway_fsm.v(17) " "Inferred latch for \"state\[2475\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2476\] conway_fsm.v(17) " "Inferred latch for \"state\[2476\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2477\] conway_fsm.v(17) " "Inferred latch for \"state\[2477\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2478\] conway_fsm.v(17) " "Inferred latch for \"state\[2478\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2479\] conway_fsm.v(17) " "Inferred latch for \"state\[2479\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2480\] conway_fsm.v(17) " "Inferred latch for \"state\[2480\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2481\] conway_fsm.v(17) " "Inferred latch for \"state\[2481\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2482\] conway_fsm.v(17) " "Inferred latch for \"state\[2482\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2483\] conway_fsm.v(17) " "Inferred latch for \"state\[2483\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2484\] conway_fsm.v(17) " "Inferred latch for \"state\[2484\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2485\] conway_fsm.v(17) " "Inferred latch for \"state\[2485\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2486\] conway_fsm.v(17) " "Inferred latch for \"state\[2486\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2487\] conway_fsm.v(17) " "Inferred latch for \"state\[2487\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2488\] conway_fsm.v(17) " "Inferred latch for \"state\[2488\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2489\] conway_fsm.v(17) " "Inferred latch for \"state\[2489\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2490\] conway_fsm.v(17) " "Inferred latch for \"state\[2490\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2491\] conway_fsm.v(17) " "Inferred latch for \"state\[2491\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2492\] conway_fsm.v(17) " "Inferred latch for \"state\[2492\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2493\] conway_fsm.v(17) " "Inferred latch for \"state\[2493\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2494\] conway_fsm.v(17) " "Inferred latch for \"state\[2494\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2495\] conway_fsm.v(17) " "Inferred latch for \"state\[2495\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2496\] conway_fsm.v(17) " "Inferred latch for \"state\[2496\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2497\] conway_fsm.v(17) " "Inferred latch for \"state\[2497\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2498\] conway_fsm.v(17) " "Inferred latch for \"state\[2498\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2499\] conway_fsm.v(17) " "Inferred latch for \"state\[2499\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2500\] conway_fsm.v(17) " "Inferred latch for \"state\[2500\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2501\] conway_fsm.v(17) " "Inferred latch for \"state\[2501\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2502\] conway_fsm.v(17) " "Inferred latch for \"state\[2502\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2503\] conway_fsm.v(17) " "Inferred latch for \"state\[2503\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2504\] conway_fsm.v(17) " "Inferred latch for \"state\[2504\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2505\] conway_fsm.v(17) " "Inferred latch for \"state\[2505\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2506\] conway_fsm.v(17) " "Inferred latch for \"state\[2506\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2507\] conway_fsm.v(17) " "Inferred latch for \"state\[2507\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2508\] conway_fsm.v(17) " "Inferred latch for \"state\[2508\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2509\] conway_fsm.v(17) " "Inferred latch for \"state\[2509\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2510\] conway_fsm.v(17) " "Inferred latch for \"state\[2510\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2511\] conway_fsm.v(17) " "Inferred latch for \"state\[2511\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2512\] conway_fsm.v(17) " "Inferred latch for \"state\[2512\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2513\] conway_fsm.v(17) " "Inferred latch for \"state\[2513\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2514\] conway_fsm.v(17) " "Inferred latch for \"state\[2514\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2515\] conway_fsm.v(17) " "Inferred latch for \"state\[2515\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2516\] conway_fsm.v(17) " "Inferred latch for \"state\[2516\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2517\] conway_fsm.v(17) " "Inferred latch for \"state\[2517\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2518\] conway_fsm.v(17) " "Inferred latch for \"state\[2518\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2519\] conway_fsm.v(17) " "Inferred latch for \"state\[2519\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2520\] conway_fsm.v(17) " "Inferred latch for \"state\[2520\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2521\] conway_fsm.v(17) " "Inferred latch for \"state\[2521\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2522\] conway_fsm.v(17) " "Inferred latch for \"state\[2522\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2523\] conway_fsm.v(17) " "Inferred latch for \"state\[2523\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2524\] conway_fsm.v(17) " "Inferred latch for \"state\[2524\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2525\] conway_fsm.v(17) " "Inferred latch for \"state\[2525\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2526\] conway_fsm.v(17) " "Inferred latch for \"state\[2526\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2527\] conway_fsm.v(17) " "Inferred latch for \"state\[2527\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2528\] conway_fsm.v(17) " "Inferred latch for \"state\[2528\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2529\] conway_fsm.v(17) " "Inferred latch for \"state\[2529\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2530\] conway_fsm.v(17) " "Inferred latch for \"state\[2530\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2531\] conway_fsm.v(17) " "Inferred latch for \"state\[2531\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2532\] conway_fsm.v(17) " "Inferred latch for \"state\[2532\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2533\] conway_fsm.v(17) " "Inferred latch for \"state\[2533\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2534\] conway_fsm.v(17) " "Inferred latch for \"state\[2534\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2535\] conway_fsm.v(17) " "Inferred latch for \"state\[2535\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2536\] conway_fsm.v(17) " "Inferred latch for \"state\[2536\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2537\] conway_fsm.v(17) " "Inferred latch for \"state\[2537\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2538\] conway_fsm.v(17) " "Inferred latch for \"state\[2538\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2539\] conway_fsm.v(17) " "Inferred latch for \"state\[2539\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2540\] conway_fsm.v(17) " "Inferred latch for \"state\[2540\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2541\] conway_fsm.v(17) " "Inferred latch for \"state\[2541\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2542\] conway_fsm.v(17) " "Inferred latch for \"state\[2542\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2543\] conway_fsm.v(17) " "Inferred latch for \"state\[2543\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2544\] conway_fsm.v(17) " "Inferred latch for \"state\[2544\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2545\] conway_fsm.v(17) " "Inferred latch for \"state\[2545\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2546\] conway_fsm.v(17) " "Inferred latch for \"state\[2546\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2547\] conway_fsm.v(17) " "Inferred latch for \"state\[2547\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2548\] conway_fsm.v(17) " "Inferred latch for \"state\[2548\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2549\] conway_fsm.v(17) " "Inferred latch for \"state\[2549\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2550\] conway_fsm.v(17) " "Inferred latch for \"state\[2550\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2551\] conway_fsm.v(17) " "Inferred latch for \"state\[2551\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2552\] conway_fsm.v(17) " "Inferred latch for \"state\[2552\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2553\] conway_fsm.v(17) " "Inferred latch for \"state\[2553\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2554\] conway_fsm.v(17) " "Inferred latch for \"state\[2554\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2555\] conway_fsm.v(17) " "Inferred latch for \"state\[2555\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2556\] conway_fsm.v(17) " "Inferred latch for \"state\[2556\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2557\] conway_fsm.v(17) " "Inferred latch for \"state\[2557\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2558\] conway_fsm.v(17) " "Inferred latch for \"state\[2558\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2559\] conway_fsm.v(17) " "Inferred latch for \"state\[2559\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2560\] conway_fsm.v(17) " "Inferred latch for \"state\[2560\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2561\] conway_fsm.v(17) " "Inferred latch for \"state\[2561\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2562\] conway_fsm.v(17) " "Inferred latch for \"state\[2562\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2563\] conway_fsm.v(17) " "Inferred latch for \"state\[2563\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2564\] conway_fsm.v(17) " "Inferred latch for \"state\[2564\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2565\] conway_fsm.v(17) " "Inferred latch for \"state\[2565\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2566\] conway_fsm.v(17) " "Inferred latch for \"state\[2566\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2567\] conway_fsm.v(17) " "Inferred latch for \"state\[2567\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2568\] conway_fsm.v(17) " "Inferred latch for \"state\[2568\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2569\] conway_fsm.v(17) " "Inferred latch for \"state\[2569\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2570\] conway_fsm.v(17) " "Inferred latch for \"state\[2570\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2571\] conway_fsm.v(17) " "Inferred latch for \"state\[2571\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2572\] conway_fsm.v(17) " "Inferred latch for \"state\[2572\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2573\] conway_fsm.v(17) " "Inferred latch for \"state\[2573\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2574\] conway_fsm.v(17) " "Inferred latch for \"state\[2574\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2575\] conway_fsm.v(17) " "Inferred latch for \"state\[2575\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2576\] conway_fsm.v(17) " "Inferred latch for \"state\[2576\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2577\] conway_fsm.v(17) " "Inferred latch for \"state\[2577\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2578\] conway_fsm.v(17) " "Inferred latch for \"state\[2578\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2579\] conway_fsm.v(17) " "Inferred latch for \"state\[2579\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2580\] conway_fsm.v(17) " "Inferred latch for \"state\[2580\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2581\] conway_fsm.v(17) " "Inferred latch for \"state\[2581\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2582\] conway_fsm.v(17) " "Inferred latch for \"state\[2582\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2583\] conway_fsm.v(17) " "Inferred latch for \"state\[2583\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2584\] conway_fsm.v(17) " "Inferred latch for \"state\[2584\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2585\] conway_fsm.v(17) " "Inferred latch for \"state\[2585\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2586\] conway_fsm.v(17) " "Inferred latch for \"state\[2586\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2587\] conway_fsm.v(17) " "Inferred latch for \"state\[2587\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2588\] conway_fsm.v(17) " "Inferred latch for \"state\[2588\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2589\] conway_fsm.v(17) " "Inferred latch for \"state\[2589\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2590\] conway_fsm.v(17) " "Inferred latch for \"state\[2590\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2591\] conway_fsm.v(17) " "Inferred latch for \"state\[2591\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2592\] conway_fsm.v(17) " "Inferred latch for \"state\[2592\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2593\] conway_fsm.v(17) " "Inferred latch for \"state\[2593\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2594\] conway_fsm.v(17) " "Inferred latch for \"state\[2594\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2595\] conway_fsm.v(17) " "Inferred latch for \"state\[2595\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2596\] conway_fsm.v(17) " "Inferred latch for \"state\[2596\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2597\] conway_fsm.v(17) " "Inferred latch for \"state\[2597\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2598\] conway_fsm.v(17) " "Inferred latch for \"state\[2598\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2599\] conway_fsm.v(17) " "Inferred latch for \"state\[2599\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2600\] conway_fsm.v(17) " "Inferred latch for \"state\[2600\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2601\] conway_fsm.v(17) " "Inferred latch for \"state\[2601\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2602\] conway_fsm.v(17) " "Inferred latch for \"state\[2602\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2603\] conway_fsm.v(17) " "Inferred latch for \"state\[2603\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2604\] conway_fsm.v(17) " "Inferred latch for \"state\[2604\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2605\] conway_fsm.v(17) " "Inferred latch for \"state\[2605\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2606\] conway_fsm.v(17) " "Inferred latch for \"state\[2606\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2607\] conway_fsm.v(17) " "Inferred latch for \"state\[2607\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2608\] conway_fsm.v(17) " "Inferred latch for \"state\[2608\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2609\] conway_fsm.v(17) " "Inferred latch for \"state\[2609\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2610\] conway_fsm.v(17) " "Inferred latch for \"state\[2610\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2611\] conway_fsm.v(17) " "Inferred latch for \"state\[2611\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2612\] conway_fsm.v(17) " "Inferred latch for \"state\[2612\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2613\] conway_fsm.v(17) " "Inferred latch for \"state\[2613\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2614\] conway_fsm.v(17) " "Inferred latch for \"state\[2614\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2615\] conway_fsm.v(17) " "Inferred latch for \"state\[2615\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2616\] conway_fsm.v(17) " "Inferred latch for \"state\[2616\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2617\] conway_fsm.v(17) " "Inferred latch for \"state\[2617\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2618\] conway_fsm.v(17) " "Inferred latch for \"state\[2618\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2619\] conway_fsm.v(17) " "Inferred latch for \"state\[2619\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2620\] conway_fsm.v(17) " "Inferred latch for \"state\[2620\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2621\] conway_fsm.v(17) " "Inferred latch for \"state\[2621\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2622\] conway_fsm.v(17) " "Inferred latch for \"state\[2622\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2623\] conway_fsm.v(17) " "Inferred latch for \"state\[2623\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2624\] conway_fsm.v(17) " "Inferred latch for \"state\[2624\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2625\] conway_fsm.v(17) " "Inferred latch for \"state\[2625\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2626\] conway_fsm.v(17) " "Inferred latch for \"state\[2626\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2627\] conway_fsm.v(17) " "Inferred latch for \"state\[2627\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2628\] conway_fsm.v(17) " "Inferred latch for \"state\[2628\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2629\] conway_fsm.v(17) " "Inferred latch for \"state\[2629\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2630\] conway_fsm.v(17) " "Inferred latch for \"state\[2630\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2631\] conway_fsm.v(17) " "Inferred latch for \"state\[2631\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2632\] conway_fsm.v(17) " "Inferred latch for \"state\[2632\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2633\] conway_fsm.v(17) " "Inferred latch for \"state\[2633\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2634\] conway_fsm.v(17) " "Inferred latch for \"state\[2634\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2635\] conway_fsm.v(17) " "Inferred latch for \"state\[2635\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2636\] conway_fsm.v(17) " "Inferred latch for \"state\[2636\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2637\] conway_fsm.v(17) " "Inferred latch for \"state\[2637\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2638\] conway_fsm.v(17) " "Inferred latch for \"state\[2638\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2639\] conway_fsm.v(17) " "Inferred latch for \"state\[2639\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2640\] conway_fsm.v(17) " "Inferred latch for \"state\[2640\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2641\] conway_fsm.v(17) " "Inferred latch for \"state\[2641\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2642\] conway_fsm.v(17) " "Inferred latch for \"state\[2642\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2643\] conway_fsm.v(17) " "Inferred latch for \"state\[2643\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2644\] conway_fsm.v(17) " "Inferred latch for \"state\[2644\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2645\] conway_fsm.v(17) " "Inferred latch for \"state\[2645\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2646\] conway_fsm.v(17) " "Inferred latch for \"state\[2646\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2647\] conway_fsm.v(17) " "Inferred latch for \"state\[2647\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2648\] conway_fsm.v(17) " "Inferred latch for \"state\[2648\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2649\] conway_fsm.v(17) " "Inferred latch for \"state\[2649\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2650\] conway_fsm.v(17) " "Inferred latch for \"state\[2650\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2651\] conway_fsm.v(17) " "Inferred latch for \"state\[2651\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2652\] conway_fsm.v(17) " "Inferred latch for \"state\[2652\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2653\] conway_fsm.v(17) " "Inferred latch for \"state\[2653\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2654\] conway_fsm.v(17) " "Inferred latch for \"state\[2654\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2655\] conway_fsm.v(17) " "Inferred latch for \"state\[2655\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2656\] conway_fsm.v(17) " "Inferred latch for \"state\[2656\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2657\] conway_fsm.v(17) " "Inferred latch for \"state\[2657\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2658\] conway_fsm.v(17) " "Inferred latch for \"state\[2658\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2659\] conway_fsm.v(17) " "Inferred latch for \"state\[2659\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2660\] conway_fsm.v(17) " "Inferred latch for \"state\[2660\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2661\] conway_fsm.v(17) " "Inferred latch for \"state\[2661\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2662\] conway_fsm.v(17) " "Inferred latch for \"state\[2662\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2663\] conway_fsm.v(17) " "Inferred latch for \"state\[2663\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2664\] conway_fsm.v(17) " "Inferred latch for \"state\[2664\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2665\] conway_fsm.v(17) " "Inferred latch for \"state\[2665\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2666\] conway_fsm.v(17) " "Inferred latch for \"state\[2666\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2667\] conway_fsm.v(17) " "Inferred latch for \"state\[2667\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2668\] conway_fsm.v(17) " "Inferred latch for \"state\[2668\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2669\] conway_fsm.v(17) " "Inferred latch for \"state\[2669\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2670\] conway_fsm.v(17) " "Inferred latch for \"state\[2670\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2671\] conway_fsm.v(17) " "Inferred latch for \"state\[2671\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2672\] conway_fsm.v(17) " "Inferred latch for \"state\[2672\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2673\] conway_fsm.v(17) " "Inferred latch for \"state\[2673\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2674\] conway_fsm.v(17) " "Inferred latch for \"state\[2674\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2675\] conway_fsm.v(17) " "Inferred latch for \"state\[2675\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2676\] conway_fsm.v(17) " "Inferred latch for \"state\[2676\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2677\] conway_fsm.v(17) " "Inferred latch for \"state\[2677\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2678\] conway_fsm.v(17) " "Inferred latch for \"state\[2678\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2679\] conway_fsm.v(17) " "Inferred latch for \"state\[2679\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2680\] conway_fsm.v(17) " "Inferred latch for \"state\[2680\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2681\] conway_fsm.v(17) " "Inferred latch for \"state\[2681\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2682\] conway_fsm.v(17) " "Inferred latch for \"state\[2682\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2683\] conway_fsm.v(17) " "Inferred latch for \"state\[2683\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2684\] conway_fsm.v(17) " "Inferred latch for \"state\[2684\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2685\] conway_fsm.v(17) " "Inferred latch for \"state\[2685\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2686\] conway_fsm.v(17) " "Inferred latch for \"state\[2686\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2687\] conway_fsm.v(17) " "Inferred latch for \"state\[2687\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2688\] conway_fsm.v(17) " "Inferred latch for \"state\[2688\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2689\] conway_fsm.v(17) " "Inferred latch for \"state\[2689\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2690\] conway_fsm.v(17) " "Inferred latch for \"state\[2690\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2691\] conway_fsm.v(17) " "Inferred latch for \"state\[2691\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2692\] conway_fsm.v(17) " "Inferred latch for \"state\[2692\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2693\] conway_fsm.v(17) " "Inferred latch for \"state\[2693\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2694\] conway_fsm.v(17) " "Inferred latch for \"state\[2694\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2695\] conway_fsm.v(17) " "Inferred latch for \"state\[2695\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2696\] conway_fsm.v(17) " "Inferred latch for \"state\[2696\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2697\] conway_fsm.v(17) " "Inferred latch for \"state\[2697\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2698\] conway_fsm.v(17) " "Inferred latch for \"state\[2698\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2699\] conway_fsm.v(17) " "Inferred latch for \"state\[2699\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2700\] conway_fsm.v(17) " "Inferred latch for \"state\[2700\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2701\] conway_fsm.v(17) " "Inferred latch for \"state\[2701\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2702\] conway_fsm.v(17) " "Inferred latch for \"state\[2702\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2703\] conway_fsm.v(17) " "Inferred latch for \"state\[2703\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2704\] conway_fsm.v(17) " "Inferred latch for \"state\[2704\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2705\] conway_fsm.v(17) " "Inferred latch for \"state\[2705\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2706\] conway_fsm.v(17) " "Inferred latch for \"state\[2706\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2707\] conway_fsm.v(17) " "Inferred latch for \"state\[2707\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2708\] conway_fsm.v(17) " "Inferred latch for \"state\[2708\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2709\] conway_fsm.v(17) " "Inferred latch for \"state\[2709\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2710\] conway_fsm.v(17) " "Inferred latch for \"state\[2710\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2711\] conway_fsm.v(17) " "Inferred latch for \"state\[2711\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2712\] conway_fsm.v(17) " "Inferred latch for \"state\[2712\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2713\] conway_fsm.v(17) " "Inferred latch for \"state\[2713\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2714\] conway_fsm.v(17) " "Inferred latch for \"state\[2714\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2715\] conway_fsm.v(17) " "Inferred latch for \"state\[2715\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2716\] conway_fsm.v(17) " "Inferred latch for \"state\[2716\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2717\] conway_fsm.v(17) " "Inferred latch for \"state\[2717\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2718\] conway_fsm.v(17) " "Inferred latch for \"state\[2718\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2719\] conway_fsm.v(17) " "Inferred latch for \"state\[2719\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2720\] conway_fsm.v(17) " "Inferred latch for \"state\[2720\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2721\] conway_fsm.v(17) " "Inferred latch for \"state\[2721\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2722\] conway_fsm.v(17) " "Inferred latch for \"state\[2722\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2723\] conway_fsm.v(17) " "Inferred latch for \"state\[2723\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2724\] conway_fsm.v(17) " "Inferred latch for \"state\[2724\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2725\] conway_fsm.v(17) " "Inferred latch for \"state\[2725\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2726\] conway_fsm.v(17) " "Inferred latch for \"state\[2726\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2727\] conway_fsm.v(17) " "Inferred latch for \"state\[2727\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2728\] conway_fsm.v(17) " "Inferred latch for \"state\[2728\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2729\] conway_fsm.v(17) " "Inferred latch for \"state\[2729\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2730\] conway_fsm.v(17) " "Inferred latch for \"state\[2730\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2731\] conway_fsm.v(17) " "Inferred latch for \"state\[2731\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2732\] conway_fsm.v(17) " "Inferred latch for \"state\[2732\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2733\] conway_fsm.v(17) " "Inferred latch for \"state\[2733\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2734\] conway_fsm.v(17) " "Inferred latch for \"state\[2734\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2735\] conway_fsm.v(17) " "Inferred latch for \"state\[2735\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2736\] conway_fsm.v(17) " "Inferred latch for \"state\[2736\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2737\] conway_fsm.v(17) " "Inferred latch for \"state\[2737\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2738\] conway_fsm.v(17) " "Inferred latch for \"state\[2738\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2739\] conway_fsm.v(17) " "Inferred latch for \"state\[2739\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2740\] conway_fsm.v(17) " "Inferred latch for \"state\[2740\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2741\] conway_fsm.v(17) " "Inferred latch for \"state\[2741\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2742\] conway_fsm.v(17) " "Inferred latch for \"state\[2742\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2743\] conway_fsm.v(17) " "Inferred latch for \"state\[2743\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2744\] conway_fsm.v(17) " "Inferred latch for \"state\[2744\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2745\] conway_fsm.v(17) " "Inferred latch for \"state\[2745\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2746\] conway_fsm.v(17) " "Inferred latch for \"state\[2746\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2747\] conway_fsm.v(17) " "Inferred latch for \"state\[2747\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2748\] conway_fsm.v(17) " "Inferred latch for \"state\[2748\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2749\] conway_fsm.v(17) " "Inferred latch for \"state\[2749\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2750\] conway_fsm.v(17) " "Inferred latch for \"state\[2750\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2751\] conway_fsm.v(17) " "Inferred latch for \"state\[2751\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2752\] conway_fsm.v(17) " "Inferred latch for \"state\[2752\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2753\] conway_fsm.v(17) " "Inferred latch for \"state\[2753\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2754\] conway_fsm.v(17) " "Inferred latch for \"state\[2754\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2755\] conway_fsm.v(17) " "Inferred latch for \"state\[2755\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2756\] conway_fsm.v(17) " "Inferred latch for \"state\[2756\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2757\] conway_fsm.v(17) " "Inferred latch for \"state\[2757\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2758\] conway_fsm.v(17) " "Inferred latch for \"state\[2758\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2759\] conway_fsm.v(17) " "Inferred latch for \"state\[2759\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2760\] conway_fsm.v(17) " "Inferred latch for \"state\[2760\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2761\] conway_fsm.v(17) " "Inferred latch for \"state\[2761\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2762\] conway_fsm.v(17) " "Inferred latch for \"state\[2762\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2763\] conway_fsm.v(17) " "Inferred latch for \"state\[2763\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2764\] conway_fsm.v(17) " "Inferred latch for \"state\[2764\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2765\] conway_fsm.v(17) " "Inferred latch for \"state\[2765\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2766\] conway_fsm.v(17) " "Inferred latch for \"state\[2766\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2767\] conway_fsm.v(17) " "Inferred latch for \"state\[2767\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2768\] conway_fsm.v(17) " "Inferred latch for \"state\[2768\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2769\] conway_fsm.v(17) " "Inferred latch for \"state\[2769\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2770\] conway_fsm.v(17) " "Inferred latch for \"state\[2770\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2771\] conway_fsm.v(17) " "Inferred latch for \"state\[2771\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2772\] conway_fsm.v(17) " "Inferred latch for \"state\[2772\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2773\] conway_fsm.v(17) " "Inferred latch for \"state\[2773\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2774\] conway_fsm.v(17) " "Inferred latch for \"state\[2774\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2775\] conway_fsm.v(17) " "Inferred latch for \"state\[2775\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2776\] conway_fsm.v(17) " "Inferred latch for \"state\[2776\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2777\] conway_fsm.v(17) " "Inferred latch for \"state\[2777\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2778\] conway_fsm.v(17) " "Inferred latch for \"state\[2778\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2779\] conway_fsm.v(17) " "Inferred latch for \"state\[2779\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2780\] conway_fsm.v(17) " "Inferred latch for \"state\[2780\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2781\] conway_fsm.v(17) " "Inferred latch for \"state\[2781\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2782\] conway_fsm.v(17) " "Inferred latch for \"state\[2782\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2783\] conway_fsm.v(17) " "Inferred latch for \"state\[2783\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2784\] conway_fsm.v(17) " "Inferred latch for \"state\[2784\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2785\] conway_fsm.v(17) " "Inferred latch for \"state\[2785\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2786\] conway_fsm.v(17) " "Inferred latch for \"state\[2786\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2787\] conway_fsm.v(17) " "Inferred latch for \"state\[2787\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2788\] conway_fsm.v(17) " "Inferred latch for \"state\[2788\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2789\] conway_fsm.v(17) " "Inferred latch for \"state\[2789\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2790\] conway_fsm.v(17) " "Inferred latch for \"state\[2790\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2791\] conway_fsm.v(17) " "Inferred latch for \"state\[2791\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2792\] conway_fsm.v(17) " "Inferred latch for \"state\[2792\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2793\] conway_fsm.v(17) " "Inferred latch for \"state\[2793\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2794\] conway_fsm.v(17) " "Inferred latch for \"state\[2794\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2795\] conway_fsm.v(17) " "Inferred latch for \"state\[2795\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2796\] conway_fsm.v(17) " "Inferred latch for \"state\[2796\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2797\] conway_fsm.v(17) " "Inferred latch for \"state\[2797\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2798\] conway_fsm.v(17) " "Inferred latch for \"state\[2798\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2799\] conway_fsm.v(17) " "Inferred latch for \"state\[2799\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2800\] conway_fsm.v(17) " "Inferred latch for \"state\[2800\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2801\] conway_fsm.v(17) " "Inferred latch for \"state\[2801\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2802\] conway_fsm.v(17) " "Inferred latch for \"state\[2802\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2803\] conway_fsm.v(17) " "Inferred latch for \"state\[2803\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2804\] conway_fsm.v(17) " "Inferred latch for \"state\[2804\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2805\] conway_fsm.v(17) " "Inferred latch for \"state\[2805\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2806\] conway_fsm.v(17) " "Inferred latch for \"state\[2806\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2807\] conway_fsm.v(17) " "Inferred latch for \"state\[2807\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2808\] conway_fsm.v(17) " "Inferred latch for \"state\[2808\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2809\] conway_fsm.v(17) " "Inferred latch for \"state\[2809\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2810\] conway_fsm.v(17) " "Inferred latch for \"state\[2810\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2811\] conway_fsm.v(17) " "Inferred latch for \"state\[2811\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2812\] conway_fsm.v(17) " "Inferred latch for \"state\[2812\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2813\] conway_fsm.v(17) " "Inferred latch for \"state\[2813\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2814\] conway_fsm.v(17) " "Inferred latch for \"state\[2814\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2815\] conway_fsm.v(17) " "Inferred latch for \"state\[2815\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2816\] conway_fsm.v(17) " "Inferred latch for \"state\[2816\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2817\] conway_fsm.v(17) " "Inferred latch for \"state\[2817\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2818\] conway_fsm.v(17) " "Inferred latch for \"state\[2818\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2819\] conway_fsm.v(17) " "Inferred latch for \"state\[2819\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2820\] conway_fsm.v(17) " "Inferred latch for \"state\[2820\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2821\] conway_fsm.v(17) " "Inferred latch for \"state\[2821\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2822\] conway_fsm.v(17) " "Inferred latch for \"state\[2822\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2823\] conway_fsm.v(17) " "Inferred latch for \"state\[2823\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2824\] conway_fsm.v(17) " "Inferred latch for \"state\[2824\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2825\] conway_fsm.v(17) " "Inferred latch for \"state\[2825\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2826\] conway_fsm.v(17) " "Inferred latch for \"state\[2826\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2827\] conway_fsm.v(17) " "Inferred latch for \"state\[2827\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2828\] conway_fsm.v(17) " "Inferred latch for \"state\[2828\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2829\] conway_fsm.v(17) " "Inferred latch for \"state\[2829\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2830\] conway_fsm.v(17) " "Inferred latch for \"state\[2830\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2831\] conway_fsm.v(17) " "Inferred latch for \"state\[2831\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2832\] conway_fsm.v(17) " "Inferred latch for \"state\[2832\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2833\] conway_fsm.v(17) " "Inferred latch for \"state\[2833\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2834\] conway_fsm.v(17) " "Inferred latch for \"state\[2834\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2835\] conway_fsm.v(17) " "Inferred latch for \"state\[2835\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2836\] conway_fsm.v(17) " "Inferred latch for \"state\[2836\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2837\] conway_fsm.v(17) " "Inferred latch for \"state\[2837\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2838\] conway_fsm.v(17) " "Inferred latch for \"state\[2838\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2839\] conway_fsm.v(17) " "Inferred latch for \"state\[2839\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2840\] conway_fsm.v(17) " "Inferred latch for \"state\[2840\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2841\] conway_fsm.v(17) " "Inferred latch for \"state\[2841\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2842\] conway_fsm.v(17) " "Inferred latch for \"state\[2842\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2843\] conway_fsm.v(17) " "Inferred latch for \"state\[2843\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2844\] conway_fsm.v(17) " "Inferred latch for \"state\[2844\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2845\] conway_fsm.v(17) " "Inferred latch for \"state\[2845\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2846\] conway_fsm.v(17) " "Inferred latch for \"state\[2846\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2847\] conway_fsm.v(17) " "Inferred latch for \"state\[2847\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2848\] conway_fsm.v(17) " "Inferred latch for \"state\[2848\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2849\] conway_fsm.v(17) " "Inferred latch for \"state\[2849\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2850\] conway_fsm.v(17) " "Inferred latch for \"state\[2850\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2851\] conway_fsm.v(17) " "Inferred latch for \"state\[2851\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2852\] conway_fsm.v(17) " "Inferred latch for \"state\[2852\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2853\] conway_fsm.v(17) " "Inferred latch for \"state\[2853\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2854\] conway_fsm.v(17) " "Inferred latch for \"state\[2854\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2855\] conway_fsm.v(17) " "Inferred latch for \"state\[2855\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2856\] conway_fsm.v(17) " "Inferred latch for \"state\[2856\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2857\] conway_fsm.v(17) " "Inferred latch for \"state\[2857\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2858\] conway_fsm.v(17) " "Inferred latch for \"state\[2858\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2859\] conway_fsm.v(17) " "Inferred latch for \"state\[2859\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2860\] conway_fsm.v(17) " "Inferred latch for \"state\[2860\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2861\] conway_fsm.v(17) " "Inferred latch for \"state\[2861\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2862\] conway_fsm.v(17) " "Inferred latch for \"state\[2862\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2863\] conway_fsm.v(17) " "Inferred latch for \"state\[2863\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2864\] conway_fsm.v(17) " "Inferred latch for \"state\[2864\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2865\] conway_fsm.v(17) " "Inferred latch for \"state\[2865\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2866\] conway_fsm.v(17) " "Inferred latch for \"state\[2866\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2867\] conway_fsm.v(17) " "Inferred latch for \"state\[2867\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2868\] conway_fsm.v(17) " "Inferred latch for \"state\[2868\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2869\] conway_fsm.v(17) " "Inferred latch for \"state\[2869\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2870\] conway_fsm.v(17) " "Inferred latch for \"state\[2870\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2871\] conway_fsm.v(17) " "Inferred latch for \"state\[2871\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2872\] conway_fsm.v(17) " "Inferred latch for \"state\[2872\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2873\] conway_fsm.v(17) " "Inferred latch for \"state\[2873\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2874\] conway_fsm.v(17) " "Inferred latch for \"state\[2874\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2875\] conway_fsm.v(17) " "Inferred latch for \"state\[2875\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2876\] conway_fsm.v(17) " "Inferred latch for \"state\[2876\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2877\] conway_fsm.v(17) " "Inferred latch for \"state\[2877\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2878\] conway_fsm.v(17) " "Inferred latch for \"state\[2878\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2879\] conway_fsm.v(17) " "Inferred latch for \"state\[2879\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2880\] conway_fsm.v(17) " "Inferred latch for \"state\[2880\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2881\] conway_fsm.v(17) " "Inferred latch for \"state\[2881\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2882\] conway_fsm.v(17) " "Inferred latch for \"state\[2882\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2883\] conway_fsm.v(17) " "Inferred latch for \"state\[2883\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2884\] conway_fsm.v(17) " "Inferred latch for \"state\[2884\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2885\] conway_fsm.v(17) " "Inferred latch for \"state\[2885\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2886\] conway_fsm.v(17) " "Inferred latch for \"state\[2886\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2887\] conway_fsm.v(17) " "Inferred latch for \"state\[2887\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2888\] conway_fsm.v(17) " "Inferred latch for \"state\[2888\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2889\] conway_fsm.v(17) " "Inferred latch for \"state\[2889\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2890\] conway_fsm.v(17) " "Inferred latch for \"state\[2890\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2891\] conway_fsm.v(17) " "Inferred latch for \"state\[2891\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2892\] conway_fsm.v(17) " "Inferred latch for \"state\[2892\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2893\] conway_fsm.v(17) " "Inferred latch for \"state\[2893\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2894\] conway_fsm.v(17) " "Inferred latch for \"state\[2894\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2895\] conway_fsm.v(17) " "Inferred latch for \"state\[2895\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2896\] conway_fsm.v(17) " "Inferred latch for \"state\[2896\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2897\] conway_fsm.v(17) " "Inferred latch for \"state\[2897\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2898\] conway_fsm.v(17) " "Inferred latch for \"state\[2898\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2899\] conway_fsm.v(17) " "Inferred latch for \"state\[2899\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2900\] conway_fsm.v(17) " "Inferred latch for \"state\[2900\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2901\] conway_fsm.v(17) " "Inferred latch for \"state\[2901\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2902\] conway_fsm.v(17) " "Inferred latch for \"state\[2902\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2903\] conway_fsm.v(17) " "Inferred latch for \"state\[2903\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2904\] conway_fsm.v(17) " "Inferred latch for \"state\[2904\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2905\] conway_fsm.v(17) " "Inferred latch for \"state\[2905\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2906\] conway_fsm.v(17) " "Inferred latch for \"state\[2906\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2907\] conway_fsm.v(17) " "Inferred latch for \"state\[2907\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2908\] conway_fsm.v(17) " "Inferred latch for \"state\[2908\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2909\] conway_fsm.v(17) " "Inferred latch for \"state\[2909\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2910\] conway_fsm.v(17) " "Inferred latch for \"state\[2910\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2911\] conway_fsm.v(17) " "Inferred latch for \"state\[2911\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2912\] conway_fsm.v(17) " "Inferred latch for \"state\[2912\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2913\] conway_fsm.v(17) " "Inferred latch for \"state\[2913\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2914\] conway_fsm.v(17) " "Inferred latch for \"state\[2914\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2915\] conway_fsm.v(17) " "Inferred latch for \"state\[2915\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2916\] conway_fsm.v(17) " "Inferred latch for \"state\[2916\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2917\] conway_fsm.v(17) " "Inferred latch for \"state\[2917\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2918\] conway_fsm.v(17) " "Inferred latch for \"state\[2918\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2919\] conway_fsm.v(17) " "Inferred latch for \"state\[2919\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2920\] conway_fsm.v(17) " "Inferred latch for \"state\[2920\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2921\] conway_fsm.v(17) " "Inferred latch for \"state\[2921\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2922\] conway_fsm.v(17) " "Inferred latch for \"state\[2922\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2923\] conway_fsm.v(17) " "Inferred latch for \"state\[2923\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2924\] conway_fsm.v(17) " "Inferred latch for \"state\[2924\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2925\] conway_fsm.v(17) " "Inferred latch for \"state\[2925\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2926\] conway_fsm.v(17) " "Inferred latch for \"state\[2926\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2927\] conway_fsm.v(17) " "Inferred latch for \"state\[2927\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2928\] conway_fsm.v(17) " "Inferred latch for \"state\[2928\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2929\] conway_fsm.v(17) " "Inferred latch for \"state\[2929\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2930\] conway_fsm.v(17) " "Inferred latch for \"state\[2930\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2931\] conway_fsm.v(17) " "Inferred latch for \"state\[2931\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2932\] conway_fsm.v(17) " "Inferred latch for \"state\[2932\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2933\] conway_fsm.v(17) " "Inferred latch for \"state\[2933\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2934\] conway_fsm.v(17) " "Inferred latch for \"state\[2934\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2935\] conway_fsm.v(17) " "Inferred latch for \"state\[2935\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2936\] conway_fsm.v(17) " "Inferred latch for \"state\[2936\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2937\] conway_fsm.v(17) " "Inferred latch for \"state\[2937\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2938\] conway_fsm.v(17) " "Inferred latch for \"state\[2938\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2939\] conway_fsm.v(17) " "Inferred latch for \"state\[2939\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2940\] conway_fsm.v(17) " "Inferred latch for \"state\[2940\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2941\] conway_fsm.v(17) " "Inferred latch for \"state\[2941\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2942\] conway_fsm.v(17) " "Inferred latch for \"state\[2942\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2943\] conway_fsm.v(17) " "Inferred latch for \"state\[2943\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2944\] conway_fsm.v(17) " "Inferred latch for \"state\[2944\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2945\] conway_fsm.v(17) " "Inferred latch for \"state\[2945\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2946\] conway_fsm.v(17) " "Inferred latch for \"state\[2946\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2947\] conway_fsm.v(17) " "Inferred latch for \"state\[2947\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2948\] conway_fsm.v(17) " "Inferred latch for \"state\[2948\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2949\] conway_fsm.v(17) " "Inferred latch for \"state\[2949\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2950\] conway_fsm.v(17) " "Inferred latch for \"state\[2950\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2951\] conway_fsm.v(17) " "Inferred latch for \"state\[2951\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2952\] conway_fsm.v(17) " "Inferred latch for \"state\[2952\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2953\] conway_fsm.v(17) " "Inferred latch for \"state\[2953\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2954\] conway_fsm.v(17) " "Inferred latch for \"state\[2954\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2955\] conway_fsm.v(17) " "Inferred latch for \"state\[2955\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2956\] conway_fsm.v(17) " "Inferred latch for \"state\[2956\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2957\] conway_fsm.v(17) " "Inferred latch for \"state\[2957\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2958\] conway_fsm.v(17) " "Inferred latch for \"state\[2958\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2959\] conway_fsm.v(17) " "Inferred latch for \"state\[2959\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2960\] conway_fsm.v(17) " "Inferred latch for \"state\[2960\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2961\] conway_fsm.v(17) " "Inferred latch for \"state\[2961\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2962\] conway_fsm.v(17) " "Inferred latch for \"state\[2962\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2963\] conway_fsm.v(17) " "Inferred latch for \"state\[2963\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2964\] conway_fsm.v(17) " "Inferred latch for \"state\[2964\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2965\] conway_fsm.v(17) " "Inferred latch for \"state\[2965\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2966\] conway_fsm.v(17) " "Inferred latch for \"state\[2966\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2967\] conway_fsm.v(17) " "Inferred latch for \"state\[2967\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2968\] conway_fsm.v(17) " "Inferred latch for \"state\[2968\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2969\] conway_fsm.v(17) " "Inferred latch for \"state\[2969\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2970\] conway_fsm.v(17) " "Inferred latch for \"state\[2970\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2971\] conway_fsm.v(17) " "Inferred latch for \"state\[2971\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2972\] conway_fsm.v(17) " "Inferred latch for \"state\[2972\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2973\] conway_fsm.v(17) " "Inferred latch for \"state\[2973\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2974\] conway_fsm.v(17) " "Inferred latch for \"state\[2974\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2975\] conway_fsm.v(17) " "Inferred latch for \"state\[2975\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2976\] conway_fsm.v(17) " "Inferred latch for \"state\[2976\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2977\] conway_fsm.v(17) " "Inferred latch for \"state\[2977\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2978\] conway_fsm.v(17) " "Inferred latch for \"state\[2978\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2979\] conway_fsm.v(17) " "Inferred latch for \"state\[2979\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2980\] conway_fsm.v(17) " "Inferred latch for \"state\[2980\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2981\] conway_fsm.v(17) " "Inferred latch for \"state\[2981\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2982\] conway_fsm.v(17) " "Inferred latch for \"state\[2982\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2983\] conway_fsm.v(17) " "Inferred latch for \"state\[2983\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2984\] conway_fsm.v(17) " "Inferred latch for \"state\[2984\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2985\] conway_fsm.v(17) " "Inferred latch for \"state\[2985\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2986\] conway_fsm.v(17) " "Inferred latch for \"state\[2986\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2987\] conway_fsm.v(17) " "Inferred latch for \"state\[2987\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2988\] conway_fsm.v(17) " "Inferred latch for \"state\[2988\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2989\] conway_fsm.v(17) " "Inferred latch for \"state\[2989\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2990\] conway_fsm.v(17) " "Inferred latch for \"state\[2990\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2991\] conway_fsm.v(17) " "Inferred latch for \"state\[2991\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2992\] conway_fsm.v(17) " "Inferred latch for \"state\[2992\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2993\] conway_fsm.v(17) " "Inferred latch for \"state\[2993\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2994\] conway_fsm.v(17) " "Inferred latch for \"state\[2994\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2995\] conway_fsm.v(17) " "Inferred latch for \"state\[2995\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2996\] conway_fsm.v(17) " "Inferred latch for \"state\[2996\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2997\] conway_fsm.v(17) " "Inferred latch for \"state\[2997\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2998\] conway_fsm.v(17) " "Inferred latch for \"state\[2998\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2999\] conway_fsm.v(17) " "Inferred latch for \"state\[2999\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3000\] conway_fsm.v(17) " "Inferred latch for \"state\[3000\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3001\] conway_fsm.v(17) " "Inferred latch for \"state\[3001\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3002\] conway_fsm.v(17) " "Inferred latch for \"state\[3002\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3003\] conway_fsm.v(17) " "Inferred latch for \"state\[3003\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3004\] conway_fsm.v(17) " "Inferred latch for \"state\[3004\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3005\] conway_fsm.v(17) " "Inferred latch for \"state\[3005\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3006\] conway_fsm.v(17) " "Inferred latch for \"state\[3006\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3007\] conway_fsm.v(17) " "Inferred latch for \"state\[3007\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3008\] conway_fsm.v(17) " "Inferred latch for \"state\[3008\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3009\] conway_fsm.v(17) " "Inferred latch for \"state\[3009\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3010\] conway_fsm.v(17) " "Inferred latch for \"state\[3010\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3011\] conway_fsm.v(17) " "Inferred latch for \"state\[3011\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3012\] conway_fsm.v(17) " "Inferred latch for \"state\[3012\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3013\] conway_fsm.v(17) " "Inferred latch for \"state\[3013\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3014\] conway_fsm.v(17) " "Inferred latch for \"state\[3014\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3015\] conway_fsm.v(17) " "Inferred latch for \"state\[3015\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3016\] conway_fsm.v(17) " "Inferred latch for \"state\[3016\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3017\] conway_fsm.v(17) " "Inferred latch for \"state\[3017\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3018\] conway_fsm.v(17) " "Inferred latch for \"state\[3018\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3019\] conway_fsm.v(17) " "Inferred latch for \"state\[3019\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3020\] conway_fsm.v(17) " "Inferred latch for \"state\[3020\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3021\] conway_fsm.v(17) " "Inferred latch for \"state\[3021\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3022\] conway_fsm.v(17) " "Inferred latch for \"state\[3022\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3023\] conway_fsm.v(17) " "Inferred latch for \"state\[3023\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3024\] conway_fsm.v(17) " "Inferred latch for \"state\[3024\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3025\] conway_fsm.v(17) " "Inferred latch for \"state\[3025\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3026\] conway_fsm.v(17) " "Inferred latch for \"state\[3026\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3027\] conway_fsm.v(17) " "Inferred latch for \"state\[3027\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3028\] conway_fsm.v(17) " "Inferred latch for \"state\[3028\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3029\] conway_fsm.v(17) " "Inferred latch for \"state\[3029\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3030\] conway_fsm.v(17) " "Inferred latch for \"state\[3030\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3031\] conway_fsm.v(17) " "Inferred latch for \"state\[3031\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3032\] conway_fsm.v(17) " "Inferred latch for \"state\[3032\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3033\] conway_fsm.v(17) " "Inferred latch for \"state\[3033\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3034\] conway_fsm.v(17) " "Inferred latch for \"state\[3034\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3035\] conway_fsm.v(17) " "Inferred latch for \"state\[3035\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3036\] conway_fsm.v(17) " "Inferred latch for \"state\[3036\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3037\] conway_fsm.v(17) " "Inferred latch for \"state\[3037\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3038\] conway_fsm.v(17) " "Inferred latch for \"state\[3038\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3039\] conway_fsm.v(17) " "Inferred latch for \"state\[3039\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3040\] conway_fsm.v(17) " "Inferred latch for \"state\[3040\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3041\] conway_fsm.v(17) " "Inferred latch for \"state\[3041\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3042\] conway_fsm.v(17) " "Inferred latch for \"state\[3042\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3043\] conway_fsm.v(17) " "Inferred latch for \"state\[3043\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3044\] conway_fsm.v(17) " "Inferred latch for \"state\[3044\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3045\] conway_fsm.v(17) " "Inferred latch for \"state\[3045\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3046\] conway_fsm.v(17) " "Inferred latch for \"state\[3046\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3047\] conway_fsm.v(17) " "Inferred latch for \"state\[3047\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3048\] conway_fsm.v(17) " "Inferred latch for \"state\[3048\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3049\] conway_fsm.v(17) " "Inferred latch for \"state\[3049\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3050\] conway_fsm.v(17) " "Inferred latch for \"state\[3050\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3051\] conway_fsm.v(17) " "Inferred latch for \"state\[3051\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3052\] conway_fsm.v(17) " "Inferred latch for \"state\[3052\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3053\] conway_fsm.v(17) " "Inferred latch for \"state\[3053\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3054\] conway_fsm.v(17) " "Inferred latch for \"state\[3054\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3055\] conway_fsm.v(17) " "Inferred latch for \"state\[3055\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3056\] conway_fsm.v(17) " "Inferred latch for \"state\[3056\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3057\] conway_fsm.v(17) " "Inferred latch for \"state\[3057\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3058\] conway_fsm.v(17) " "Inferred latch for \"state\[3058\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3059\] conway_fsm.v(17) " "Inferred latch for \"state\[3059\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3060\] conway_fsm.v(17) " "Inferred latch for \"state\[3060\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3061\] conway_fsm.v(17) " "Inferred latch for \"state\[3061\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3062\] conway_fsm.v(17) " "Inferred latch for \"state\[3062\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3063\] conway_fsm.v(17) " "Inferred latch for \"state\[3063\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3064\] conway_fsm.v(17) " "Inferred latch for \"state\[3064\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3065\] conway_fsm.v(17) " "Inferred latch for \"state\[3065\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3066\] conway_fsm.v(17) " "Inferred latch for \"state\[3066\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3067\] conway_fsm.v(17) " "Inferred latch for \"state\[3067\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3068\] conway_fsm.v(17) " "Inferred latch for \"state\[3068\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3069\] conway_fsm.v(17) " "Inferred latch for \"state\[3069\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3070\] conway_fsm.v(17) " "Inferred latch for \"state\[3070\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3071\] conway_fsm.v(17) " "Inferred latch for \"state\[3071\]\" at conway_fsm.v(17)" {  } { { "conway_fsm.v" "" { Text "C:/intelFPGA_lite/conway/conway_fsm.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668002900 "|main|conway_fsm:M1"}
{ "Warning" "WSGN_SEARCH_FILE" "display.v 1 1 " "Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/intelFPGA_lite/conway/display.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703668002916 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1703668002916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:M2 " "Elaborating entity \"display\" for hierarchy \"display:M2\"" {  } { { "main.v" "M2" { Text "C:/intelFPGA_lite/conway/main.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703668002916 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display.v(61) " "Verilog HDL assignment warning at display.v(61): truncated value with size 32 to match size of target (10)" {  } { { "display.v" "" { Text "C:/intelFPGA_lite/conway/display.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703668002916 "|main|display:M2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 display.v(65) " "Verilog HDL assignment warning at display.v(65): truncated value with size 32 to match size of target (10)" {  } { { "display.v" "" { Text "C:/intelFPGA_lite/conway/display.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1703668002916 "|main|display:M2"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:M2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:M2\|Div1\"" {  } { { "display.v" "Div1" { Text "C:/intelFPGA_lite/conway/display.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703668003403 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "display:M2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"display:M2\|Div0\"" {  } { { "display.v" "Div0" { Text "C:/intelFPGA_lite/conway/display.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1703668003403 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1703668003403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:M2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"display:M2\|lpm_divide:Div1\"" {  } { { "display.v" "" { Text "C:/intelFPGA_lite/conway/display.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703668003450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:M2\|lpm_divide:Div1 " "Instantiated megafunction \"display:M2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703668003450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703668003450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703668003450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703668003450 ""}  } { { "display.v" "" { Text "C:/intelFPGA_lite/conway/display.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703668003450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "C:/intelFPGA_lite/conway/db/lpm_divide_ebm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703668003486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668003486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/intelFPGA_lite/conway/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703668003497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668003497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "C:/intelFPGA_lite/conway/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703668003513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668003513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display:M2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"display:M2\|lpm_divide:Div0\"" {  } { { "display.v" "" { Text "C:/intelFPGA_lite/conway/display.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703668003513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display:M2\|lpm_divide:Div0 " "Instantiated megafunction \"display:M2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703668003513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703668003513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703668003513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1703668003513 ""}  } { { "display.v" "" { Text "C:/intelFPGA_lite/conway/display.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1703668003513 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703668003733 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703668004079 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703668004079 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "256 " "Implemented 256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703668004118 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703668004118 ""} { "Info" "ICUT_CUT_TM_LCELLS" "240 " "Implemented 240 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703668004118 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703668004118 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703668004191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 17:06:44 2023 " "Processing ended: Wed Dec 27 17:06:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703668004191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703668004191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703668004191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703668004191 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1703668005342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703668005349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 17:06:45 2023 " "Processing started: Wed Dec 27 17:06:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703668005349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1703668005349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1703668005349 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1703668005449 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1703668005449 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1703668005449 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1703668005558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1703668005558 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main 5CEFA4F23C7 " "Selected device 5CEFA4F23C7 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1703668005575 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703668005622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703668005622 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1703668005842 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1703668005873 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1703668006030 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1703668009631 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 32 global CLKCTRL_G6 " "clk~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1703668009662 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1703668009662 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703668009662 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1703668009678 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703668009678 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1703668009678 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1703668009678 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1703668009678 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1703668009678 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1703668010213 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1703668010213 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1703668010213 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1703668010213 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1703668010213 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1703668010244 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1703668010244 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1703668010244 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703668010275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1703668012240 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1703668012365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703668020355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1703668027738 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1703668028742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703668028742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1703668029717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y34 X32_Y45 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y34 to location X32_Y45" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/conway/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y34 to location X32_Y45"} { { 12 { 0 ""} 22 34 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1703668031483 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1703668031483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1703668032332 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1703668032332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703668032332 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.77 " "Total time spent on timing analysis during the Fitter is 0.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1703668033464 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703668033480 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703668033825 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1703668033825 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1703668034784 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703668037235 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/conway/output_files/main.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/conway/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1703668037455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7018 " "Peak virtual memory: 7018 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703668038021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 17:07:18 2023 " "Processing ended: Wed Dec 27 17:07:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703668038021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703668038021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703668038021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1703668038021 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1703668039010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703668039026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 17:07:18 2023 " "Processing started: Wed Dec 27 17:07:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703668039026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1703668039026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1703668039026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1703668039638 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1703668041964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703668042200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 17:07:22 2023 " "Processing ended: Wed Dec 27 17:07:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703668042200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703668042200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703668042200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1703668042200 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1703668042848 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1703668043368 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703668043368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 17:07:23 2023 " "Processing started: Wed Dec 27 17:07:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703668043368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1703668043368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1703668043368 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1703668043473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1703668044067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1703668044067 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703668044108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703668044108 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1703668044440 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1703668044440 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:M0\|div_clk clk_div:M0\|div_clk " "create_clock -period 1.000 -name clk_div:M0\|div_clk clk_div:M0\|div_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703668044440 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703668044440 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703668044440 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1703668044440 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703668044440 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1703668044440 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1703668044453 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703668044484 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703668044484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.944 " "Worst-case setup slack is -16.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668044484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668044484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.944            -291.502 clk_div:M0\|div_clk  " "  -16.944            -291.502 clk_div:M0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668044484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.354            -129.924 clk  " "   -6.354            -129.924 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668044484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703668044484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.443 " "Worst-case hold slack is 0.443" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668044493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668044493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 clk  " "    0.443               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668044493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.982               0.000 clk_div:M0\|div_clk  " "    0.982               0.000 clk_div:M0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668044493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703668044493 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703668044494 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703668044494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668044500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668044500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -33.289 clk  " "   -0.538             -33.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668044500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -28.874 clk_div:M0\|div_clk  " "   -0.538             -28.874 clk_div:M0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668044500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703668044500 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1703668044500 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1703668044532 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1703668045853 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703668045948 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703668045953 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703668045953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.112 " "Worst-case setup slack is -18.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668045953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668045953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.112            -304.558 clk_div:M0\|div_clk  " "  -18.112            -304.558 clk_div:M0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668045953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.481            -129.780 clk  " "   -6.481            -129.780 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668045953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703668045953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.447 " "Worst-case hold slack is 0.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668045963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668045963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 clk  " "    0.447               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668045963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.971               0.000 clk_div:M0\|div_clk  " "    0.971               0.000 clk_div:M0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668045963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703668045963 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703668045967 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703668045970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668045971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668045971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -34.235 clk  " "   -0.538             -34.235 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668045971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -28.644 clk_div:M0\|div_clk  " "   -0.538             -28.644 clk_div:M0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668045971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703668045971 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1703668045974 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1703668046200 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1703668046844 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703668046907 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703668046907 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703668046907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.832 " "Worst-case setup slack is -6.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668046907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668046907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.832            -120.486 clk_div:M0\|div_clk  " "   -6.832            -120.486 clk_div:M0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668046907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.650             -42.809 clk  " "   -3.650             -42.809 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668046907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703668046907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.202 " "Worst-case hold slack is 0.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668046907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668046907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 clk  " "    0.202               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668046907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 clk_div:M0\|div_clk  " "    0.444               0.000 clk_div:M0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668046907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703668046907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703668046922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703668046922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.442 " "Worst-case minimum pulse width slack is -0.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668046922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668046922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.442              -4.390 clk  " "   -0.442              -4.390 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668046922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.028              -0.133 clk_div:M0\|div_clk  " "   -0.028              -0.133 clk_div:M0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668046922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703668046922 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1703668046922 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703668047080 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1703668047080 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703668047080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.509 " "Worst-case setup slack is -6.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668047080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668047080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.509            -111.429 clk_div:M0\|div_clk  " "   -6.509            -111.429 clk_div:M0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668047080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.319             -36.989 clk  " "   -3.319             -36.989 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668047080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703668047080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.192 " "Worst-case hold slack is 0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668047091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668047091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 clk  " "    0.192               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668047091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 clk_div:M0\|div_clk  " "    0.405               0.000 clk_div:M0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668047091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703668047091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703668047096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703668047096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.446 " "Worst-case minimum pulse width slack is -0.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668047096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668047096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446              -4.450 clk  " "   -0.446              -4.450 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668047096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 clk_div:M0\|div_clk  " "    0.008               0.000 clk_div:M0\|div_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703668047096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703668047096 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703668048448 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703668048448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5195 " "Peak virtual memory: 5195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703668048512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 17:07:28 2023 " "Processing ended: Wed Dec 27 17:07:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703668048512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703668048512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703668048512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1703668048512 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1703668049499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703668049503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 17:07:29 2023 " "Processing started: Wed Dec 27 17:07:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703668049503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1703668049503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1703668049503 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1703668050389 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1703668050421 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main.vo C:/intelFPGA_lite/conway/simulation/modelsim/ simulation " "Generated file main.vo in folder \"C:/intelFPGA_lite/conway/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1703668050562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703668050594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 17:07:30 2023 " "Processing ended: Wed Dec 27 17:07:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703668050594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703668050594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703668050594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1703668050594 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1703668051229 ""}
