                                                | Core 0    
  Instructions                                  |  249999885
  Cycles                                        |   96659346
  IPC                                           |      2.586
  Time (ns)                                     |   36338100
  Idle time (ns)                                |        -46
  Idle time (%)                                 |      -0.0%
  Write to Read Transition Count at an Eviction |          1
  Read to Write Transition Count at an Eviction |          1
  Read Intense Block Counter                    |          1
  Write Intense Block Counter                   |          1
  Deadblock Counter                             |          1
  Valid Blocks Evicted                          |          1
  Read Intense Blocks M                         |          1
  Write Intense Blocks M                        |          1
  Read Intense Blocks MDuringMigrate            |          1
  Write Intense Blocks MDuringMigrate           |          1
  M Count                                       |          1
  Migrate During Write Count                    |          1
  SRAM Read Before Migration                    |          1
  SRAM Read After Migration                     |          1
  SRAM Write Before Migration                   |          1
  SRAM Write After Migration                    |          1
  STTRAM Read Before Migration                  |      30350
  STTRAM Read After Migration                   |          1
  STTRAM Write Before Migration                 |      28766
  STTRAM Write After Migration                  |          1
  living SRAM Blocks Evicted                    |          1
  dead SRAM Blocks Evicted                      |          1
  single Migration Count                        |          1
  double Migration Count                        |          1
  no Migration Count                            |          1
  g STTr Write                                  |      62612
  g STTr Reads                                  |      59742
  g Sram Write                                  |         10
  g Sram Reads                                  |          1
  a SRAM                                        |          1
  b SRAM                                        |          1
  c SRAM                                        |          1
  d SRAM                                        |          1
  e SRAM                                        |          1
  f SRAM                                        |          1
  g SRAM                                        |          1
  a STTR                                        |          1
  b STTR                                        |          1
  c STTR                                        |          1
  d STTR                                        |          1
  e STTR                                        |          1
  f STTR                                        |          1
  g STTR                                        |          1
  force Migration SramToSTTram                  |          1
  force Migration STTramToSram                  |          1
Branch predictor stats                          |           
  num correct                                   |   35664539
  num incorrect                                 |     231858
  misprediction rate                            |      0.65%
  mpki                                          |       0.93
TLB Summary                                     |           
  I-TLB                                         |           
    num accesses                                |   47790747
    num misses                                  |         12
    miss rate                                   |      0.00%
    mpki                                        |       0.00
  D-TLB                                         |           
    num accesses                                |  116239824
    num misses                                  |      77046
    miss rate                                   |      0.07%
    mpki                                        |       0.31
  L2 TLB                                        |           
    num accesses                                |      77058
    num misses                                  |       9229
    miss rate                                   |     11.98%
    mpki                                        |       0.04
Cache Summary                                   |           
  Cache L1-I                                    |           
    num cache accesses                          |   47790747
    num cache misses                            |       1951
    miss rate                                   |      0.00%
    mpki                                        |       0.01
  Cache L1-D                                    |           
    num cache accesses                          |  116239824
    num cache misses                            |    2207027
    miss rate                                   |      1.90%
    mpki                                        |       8.83
  Cache L2                                      |           
    num cache accesses                          |    2213051
    num cache misses                            |      63395
    miss rate                                   |      2.86%
    mpki                                        |       0.25
  Cache L3                                      |           
    num cache accesses                          |      67468
    num cache misses                            |      48220
    miss rate                                   |     71.47%
    mpki                                        |       0.19
DRAM summary                                    |           
  num dram accesses                             |      48220
  average dram access latency (ns)              |      57.46
  average dram queueing delay                   |       4.03
  average dram bandwidth utilization            |      1.00%
Coherency Traffic                               |           
  num loads from dram                           |      46038
  num loads from dram cache                     |          0
  num loads from remote cache                   |          0
