The following files were generated for 'ram_fifo_32x36_sync' in directory 
/autofs/steffan/r/r1/wangda/research/icsim/hdl/coregen/ram_fifo_32x36/:

ram_fifo_32x36_sync.xco:
   CORE Generator input file containing the parameters used to
   regenerate a core.

ram_fifo_32x36_sync.v:
   Verilog wrapper file provided to support functional simulation.
   This file contains simulation model customization data that is
   passed to a parameterized simulation model for the core.

ram_fifo_32x36_sync_xmdf.tcl:
   ISE Project Navigator interface file. ISE uses this file to determine
   how the files output by CORE Generator for the core can be integrated
   into your ISE project.

ram_fifo_32x36_sync.veo:
   VEO template file containing code that can be used as a model for
   instantiating a CORE Generator module in a Verilog design.

ram_fifo_32x36_sync_flist.txt:
   Text file listing all of the output files produced when a customized
   core was generated in the CORE Generator.

ram_fifo_32x36_sync_readme.txt:
   Text file indicating the files generated and how they are used.

ram_fifo_32x36_sync.ngc:
   Binary Xilinx implementation netlist file containing the information
   required to implement the module in a Xilinx (R) FPGA.


Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

