[2025-09-17 05:05:28] START suite=qualcomm_srv trace=srv774_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv774_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2630053 heartbeat IPC: 3.802 cumulative IPC: 3.802 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5068059 cumulative IPC: 3.946 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5068059 cumulative IPC: 3.946 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5068060 heartbeat IPC: 4.102 cumulative IPC: 4 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 13398924 heartbeat IPC: 1.2 cumulative IPC: 1.2 (Simulation time: 00 hr 02 min 25 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 21724632 heartbeat IPC: 1.201 cumulative IPC: 1.201 (Simulation time: 00 hr 03 min 30 sec)
Heartbeat CPU 0 instructions: 50000014 cycles: 30070138 heartbeat IPC: 1.198 cumulative IPC: 1.2 (Simulation time: 00 hr 04 min 35 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 38505310 heartbeat IPC: 1.186 cumulative IPC: 1.196 (Simulation time: 00 hr 05 min 36 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 46843302 heartbeat IPC: 1.199 cumulative IPC: 1.197 (Simulation time: 00 hr 06 min 40 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 55144209 heartbeat IPC: 1.205 cumulative IPC: 1.198 (Simulation time: 00 hr 07 min 46 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv774_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000020 cycles: 63432864 heartbeat IPC: 1.206 cumulative IPC: 1.199 (Simulation time: 00 hr 08 min 53 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 71626231 heartbeat IPC: 1.22 cumulative IPC: 1.202 (Simulation time: 00 hr 09 min 57 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 79905673 heartbeat IPC: 1.208 cumulative IPC: 1.203 (Simulation time: 00 hr 11 min 04 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 83170180 cumulative IPC: 1.202 (Simulation time: 00 hr 12 min 11 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 83170180 cumulative IPC: 1.202 (Simulation time: 00 hr 12 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv774_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.202 instructions: 100000000 cycles: 83170180
CPU 0 Branch Prediction Accuracy: 92.59% MPKI: 13.31 Average ROB Occupancy at Mispredict: 31.06
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1194
BRANCH_INDIRECT: 0.3669
BRANCH_CONDITIONAL: 11.43
BRANCH_DIRECT_CALL: 0.4562
BRANCH_INDIRECT_CALL: 0.53
BRANCH_RETURN: 0.4061


====Backend Stall Breakdown====
ROB_STALL: 27198
LQ_STALL: 0
SQ_STALL: 362458


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 59.964287
REPLAY_LOAD: 21.670103
NON_REPLAY_LOAD: 9.2738905

== Total ==
ADDR_TRANS: 3358
REPLAY_LOAD: 2102
NON_REPLAY_LOAD: 21738

== Counts ==
ADDR_TRANS: 56
REPLAY_LOAD: 97
NON_REPLAY_LOAD: 2344

cpu0->cpu0_STLB TOTAL        ACCESS:    2056373 HIT:    2042431 MISS:      13942 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2056373 HIT:    2042431 MISS:      13942 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 71.54 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9660959 HIT:    8942783 MISS:     718176 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7881205 HIT:    7242123 MISS:     639082 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     597127 HIT:     538260 MISS:      58867 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1159733 HIT:    1149558 MISS:      10175 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22894 HIT:      12842 MISS:      10052 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.22 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15102922 HIT:    7569346 MISS:    7533576 MSHR_MERGE:    1836651
cpu0->cpu0_L1I LOAD         ACCESS:   15102922 HIT:    7569346 MISS:    7533576 MSHR_MERGE:    1836651
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.42 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29658386 HIT:   25175691 MISS:    4482695 MSHR_MERGE:    1678393
cpu0->cpu0_L1D LOAD         ACCESS:   16465596 HIT:   13799458 MISS:    2666138 MSHR_MERGE:     481857
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13164692 HIT:   11371169 MISS:    1793523 MSHR_MERGE:    1196396
cpu0->cpu0_L1D TRANSLATION  ACCESS:      28098 HIT:       5064 MISS:      23034 MSHR_MERGE:        140
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.14 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12402200 HIT:   10278613 MISS:    2123587 MSHR_MERGE:    1073845
cpu0->cpu0_ITLB LOAD         ACCESS:   12402200 HIT:   10278613 MISS:    2123587 MSHR_MERGE:    1073845
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.287 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28181687 HIT:   26831265 MISS:    1350422 MSHR_MERGE:     343792
cpu0->cpu0_DTLB LOAD         ACCESS:   28181687 HIT:   26831265 MISS:    1350422 MSHR_MERGE:     343792
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.676 cycles
cpu0->LLC TOTAL        ACCESS:     826651 HIT:     807259 MISS:      19392 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     639082 HIT:     624328 MISS:      14754 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      58861 HIT:      56565 MISS:       2296 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118656 HIT:     118608 MISS:         48 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10052 HIT:       7758 MISS:       2294 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 103.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          1
  ROW_BUFFER_MISS:      19342
  AVG DBUS CONGESTED CYCLE: 3.037
Channel 0 WQ ROW_BUFFER_HIT:         14
  ROW_BUFFER_MISS:        797
  FULL:          0
Channel 0 REFRESHES ISSUED:       6931

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       498199       572886        71504         2015
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           50         2829          741          163
  STLB miss resolved @ L2C                0         2206         2808         1069          118
  STLB miss resolved @ LLC                0          689         1696         3264          580
  STLB miss resolved @ MEM                0            2          487         1979         1010

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             182061        51761      1449725       102921           49
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4         1529          243            3
  STLB miss resolved @ L2C                0         1366         8956          930            1
  STLB miss resolved @ LLC                0          156         1979         1083           12
  STLB miss resolved @ MEM                0            0           55           84           11
[2025-09-17 05:17:40] END   suite=qualcomm_srv trace=srv774_ap (rc=0)
