#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Mon Nov 23 20:58:51 2015
# Process ID: 6708
# Log file: T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.runs/impl_1/microblazer_aula6_wrapper.vdi
# Journal file: T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source microblazer_aula6_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 182 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'microblazer_aula6_wrapper' is not ideal for floorplanning, since the cellview 'MicroBlaze__parameterized0' defined in file 'microblazer_aula6_wrapper.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_microblaze_0_0/microblazer_aula6_microblaze_0_0.xdc] for cell 'microblazer_aula6_i/microblaze_0/U0'
Finished Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_microblaze_0_0/microblazer_aula6_microblaze_0_0.xdc] for cell 'microblazer_aula6_i/microblaze_0/U0'
Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_dlmb_v10_0/microblazer_aula6_dlmb_v10_0.xdc] for cell 'microblazer_aula6_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_dlmb_v10_0/microblazer_aula6_dlmb_v10_0.xdc] for cell 'microblazer_aula6_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_ilmb_v10_0/microblazer_aula6_ilmb_v10_0.xdc] for cell 'microblazer_aula6_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_ilmb_v10_0/microblazer_aula6_ilmb_v10_0.xdc] for cell 'microblazer_aula6_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_mdm_1_0/microblazer_aula6_mdm_1_0.xdc] for cell 'microblazer_aula6_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_mdm_1_0/microblazer_aula6_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 899.262 ; gain = 420.914
Finished Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_mdm_1_0/microblazer_aula6_mdm_1_0.xdc] for cell 'microblazer_aula6_i/mdm_1/U0'
Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_clk_wiz_1_0/microblazer_aula6_clk_wiz_1_0.xdc] for cell 'microblazer_aula6_i/clk_wiz_1/U0'
INFO: [Timing 38-2] Deriving generated clocks [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_clk_wiz_1_0/microblazer_aula6_clk_wiz_1_0.xdc:56]
Finished Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_clk_wiz_1_0/microblazer_aula6_clk_wiz_1_0.xdc] for cell 'microblazer_aula6_i/clk_wiz_1/U0'
Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_clk_wiz_1_0/microblazer_aula6_clk_wiz_1_0_board.xdc] for cell 'microblazer_aula6_i/clk_wiz_1/U0'
Finished Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_clk_wiz_1_0/microblazer_aula6_clk_wiz_1_0_board.xdc] for cell 'microblazer_aula6_i/clk_wiz_1/U0'
Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_rst_clk_wiz_1_100M_0/microblazer_aula6_rst_clk_wiz_1_100M_0.xdc] for cell 'microblazer_aula6_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_rst_clk_wiz_1_100M_0/microblazer_aula6_rst_clk_wiz_1_100M_0.xdc] for cell 'microblazer_aula6_i/rst_clk_wiz_1_100M'
Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_rst_clk_wiz_1_100M_0/microblazer_aula6_rst_clk_wiz_1_100M_0_board.xdc] for cell 'microblazer_aula6_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_rst_clk_wiz_1_100M_0/microblazer_aula6_rst_clk_wiz_1_100M_0_board.xdc] for cell 'microblazer_aula6_i/rst_clk_wiz_1_100M'
Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_axi_gpio_0_0/microblazer_aula6_axi_gpio_0_0.xdc] for cell 'microblazer_aula6_i/axi_gpio_LED/U0'
Finished Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_axi_gpio_0_0/microblazer_aula6_axi_gpio_0_0.xdc] for cell 'microblazer_aula6_i/axi_gpio_LED/U0'
Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_axi_gpio_0_0/microblazer_aula6_axi_gpio_0_0_board.xdc] for cell 'microblazer_aula6_i/axi_gpio_LED/U0'
Finished Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_axi_gpio_0_0/microblazer_aula6_axi_gpio_0_0_board.xdc] for cell 'microblazer_aula6_i/axi_gpio_LED/U0'
Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_axi_gpio_0_1/microblazer_aula6_axi_gpio_0_1.xdc] for cell 'microblazer_aula6_i/axi_gpio_SW/U0'
Finished Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_axi_gpio_0_1/microblazer_aula6_axi_gpio_0_1.xdc] for cell 'microblazer_aula6_i/axi_gpio_SW/U0'
Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_axi_gpio_0_1/microblazer_aula6_axi_gpio_0_1_board.xdc] for cell 'microblazer_aula6_i/axi_gpio_SW/U0'
Finished Parsing XDC File [t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/bd/microblazer_aula6/ip/microblazer_aula6_axi_gpio_0_1/microblazer_aula6_axi_gpio_0_1_board.xdc] for cell 'microblazer_aula6_i/axi_gpio_SW/U0'
Parsing XDC File [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'clk'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'clk'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:10]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for create_clock constraint with option '-objects [get_ports clk]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'btnCpuReset'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:191]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:191]
WARNING: [Vivado 12-584] No ports matched 'btnCpuReset'. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc:192]
Finished Parsing XDC File [T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/constrs_1/imports/Problemas/io_basico.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
Generating merged BMM file for the design top 'microblazer_aula6_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: t:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 161 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 97 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 909.207 ; gain = 721.645
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.203 . Memory (MB): peak = 909.207 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 4151a090

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 909.207 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 40 inverter(s).
INFO: [Opt 31-10] Eliminated 280 cells.
Phase 2 Constant Propagation | Checksum: 8d5c2266

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 909.207 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 936 unconnected nets.
INFO: [Opt 31-11] Eliminated 4895 unconnected cells.
Phase 3 Sweep | Checksum: 13fde04c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 909.207 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13fde04c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 909.207 ; gain = 0.000
Implement Debug Cores | Checksum: 18c09790b
Logic Optimization | Checksum: 18c09790b

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 13fde04c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 909.207 ; gain = 0.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending Power Optimization Task | Checksum: 13fde04c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 981.406 ; gain = 72.199
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 70 Warnings, 69 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 981.406 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 981.406 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 981.406 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 981.406 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 981.406 ; gain = 0.000

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: b37a48b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.437 . Memory (MB): peak = 981.406 ; gain = 0.000
Phase 1.1.4 Build Shapes/ HD Config | Checksum: b37a48b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.437 . Memory (MB): peak = 981.406 ; gain = 0.000

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: 5ae3b01f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.453 . Memory (MB): peak = 981.406 ; gain = 0.000

Phase 1.1.5.2 Implementation Feasibility check
Phase 1.1.5.2 Implementation Feasibility check | Checksum: 5ae3b01f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.624 . Memory (MB): peak = 981.406 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: 5ae3b01f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.970 . Memory (MB): peak = 981.406 ; gain = 0.000
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 120279577

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.970 . Memory (MB): peak = 981.406 ; gain = 0.000

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design

Phase 1.1.6.1.1 Build Clock Data
Phase 1.1.6.1.1 Build Clock Data | Checksum: 1a8761a95

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 981.406 ; gain = 0.000
Phase 1.1.6.1 Place Init Design | Checksum: 165b1b79f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 981.406 ; gain = 0.000
Phase 1.1.6 Build Placer Netlist Model | Checksum: 165b1b79f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 981.406 ; gain = 0.000

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: 165b1b79f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 981.406 ; gain = 0.000
Phase 1.1.7 Constrain Clocks/Macros | Checksum: 165b1b79f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 981.406 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 165b1b79f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 981.406 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 165b1b79f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 981.406 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: f346b270

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 981.406 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f346b270

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 981.406 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2043b8569

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 981.406 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24524bae6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 981.406 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 286a679cc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 981.406 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: dfdcb4b2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 981.406 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: dfdcb4b2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 981.406 ; gain = 0.000
Phase 3 Detail Placement | Checksum: dfdcb4b2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 981.406 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 9c2617fd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 981.406 ; gain = 0.000

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.359. For the most accurate timing information please run report_timing.
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 10c8d8dc1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 981.406 ; gain = 0.000
Phase 4.2 Post Placement Optimization | Checksum: 10c8d8dc1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 981.406 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 10c8d8dc1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 981.406 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 10c8d8dc1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 981.406 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 10c8d8dc1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 981.406 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 11f5b23ef

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 981.406 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11f5b23ef

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 981.406 ; gain = 0.000
Ending Placer Task | Checksum: 60822f91

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 981.406 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 70 Warnings, 69 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 981.406 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.297 . Memory (MB): peak = 981.406 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 981.406 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9d80f031

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1096.996 ; gain = 115.590

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9d80f031

Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 1096.996 ; gain = 115.590
 Number of Nodes with overlaps = 0

Phase 2.2 Update Timing
Phase 2.2 Update Timing | Checksum: da11d93c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:30 . Memory (MB): peak = 1107.504 ; gain = 126.098
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.4   | TNS=0      | WHS=-0.195 | THS=-41.8  |

Phase 2 Router Initialization | Checksum: da11d93c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 1107.504 ; gain = 126.098

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 72045b36

Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 1107.504 ; gain = 126.098

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 195
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 16503c137

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1107.504 ; gain = 126.098
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.6   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1aaf58271

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1107.504 ; gain = 126.098

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: c8253fb0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1107.504 ; gain = 126.098
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.6   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: c8253fb0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1107.504 ; gain = 126.098
Phase 4 Rip-up And Reroute | Checksum: c8253fb0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1107.504 ; gain = 126.098

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: c8253fb0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1107.504 ; gain = 126.098
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.7   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: c8253fb0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1107.504 ; gain = 126.098

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: c8253fb0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1107.504 ; gain = 126.098

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: c8253fb0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1107.504 ; gain = 126.098
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.7   | TNS=0      | WHS=0.045  | THS=0      |

Phase 7 Post Hold Fix | Checksum: c8253fb0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1107.504 ; gain = 126.098

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.333594 %
  Global Horizontal Routing Utilization  = 0.487141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: c8253fb0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1107.504 ; gain = 126.098

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: c8253fb0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:32 . Memory (MB): peak = 1107.504 ; gain = 126.098

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 124b062f0

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1107.504 ; gain = 126.098

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.7   | TNS=0      | WHS=0.045  | THS=0      |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 124b062f0

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1107.504 ; gain = 126.098
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 124b062f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 1107.504 ; gain = 126.098

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 1107.504 ; gain = 126.098
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 70 Warnings, 69 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 1107.504 ; gain = 126.098
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.406 . Memory (MB): peak = 1107.504 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file T:/###Lucas/Lucassoaexercicios/uc_basico/uc_basico.runs/impl_1/microblazer_aula6_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Nov 23 21:00:01 2015...
