/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [27:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  reg [8:0] celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [24:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = celloutsig_0_3z[0] ? celloutsig_0_4z : celloutsig_0_10z[8];
  assign celloutsig_0_13z = ~(celloutsig_0_2z[4] | celloutsig_0_8z[3]);
  assign celloutsig_1_0z = ~(in_data[163] | in_data[165]);
  assign celloutsig_0_0z = ~((in_data[2] | in_data[77]) & in_data[77]);
  assign celloutsig_1_4z = ~((celloutsig_1_0z | celloutsig_1_1z[0]) & celloutsig_1_0z);
  assign celloutsig_1_6z = ~((celloutsig_1_0z | celloutsig_1_1z[1]) & celloutsig_1_1z[4]);
  assign celloutsig_1_15z = celloutsig_1_12z | celloutsig_1_4z;
  assign celloutsig_1_18z = in_data[101] | celloutsig_1_9z;
  assign celloutsig_1_19z = { in_data[173:172], celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_17z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_18z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_1z } / { 1'h1, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_18z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_18z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_13z };
  assign celloutsig_0_8z = { celloutsig_0_7z[4:2], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z } / { 1'h1, celloutsig_0_2z[6:3], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[84:74] / { 1'h1, celloutsig_0_1z[8:2], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_5z = celloutsig_0_2z[6:0] > celloutsig_0_1z[9:3];
  assign celloutsig_0_14z = celloutsig_0_1z[9:2] > { celloutsig_0_12z[5:1], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_17z = { celloutsig_0_7z[3:0], celloutsig_0_8z } > { celloutsig_0_1z[7:5], celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_1_5z = in_data[145:132] > in_data[152:139];
  assign celloutsig_1_9z = { in_data[120:117], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z } > { celloutsig_1_1z[5:1], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_1z[3:0], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_0z } && { celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_12z };
  assign celloutsig_0_4z = celloutsig_0_1z[5:1] && { in_data[17:16], celloutsig_0_3z };
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z } && in_data[150:141];
  assign celloutsig_1_16z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } < { in_data[119:118], celloutsig_1_14z };
  assign celloutsig_0_6z = { celloutsig_0_1z[11:8], celloutsig_0_2z } < { celloutsig_0_2z[7:5], celloutsig_0_1z[11:1], celloutsig_0_1z[1] };
  assign celloutsig_1_10z = { in_data[146:145], celloutsig_1_0z } < { celloutsig_1_1z[5], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_3z = in_data[3:1] | celloutsig_0_2z[6:4];
  assign celloutsig_1_12z = & { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_0z, in_data[144:142] };
  assign celloutsig_1_13z = ^ { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_17z = ^ { celloutsig_1_1z[6:2], celloutsig_1_6z };
  assign celloutsig_0_9z = ^ { celloutsig_0_7z[7:1], celloutsig_0_1z[11:1], celloutsig_0_1z[1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_7z = ^ { in_data[176:165], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_1z[10:3] >> celloutsig_0_2z[10:3];
  assign celloutsig_0_10z = celloutsig_0_2z[8:0] >> in_data[77:69];
  assign celloutsig_0_18z = { celloutsig_0_1z[7:1], celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_5z } <<< { celloutsig_0_7z[5], celloutsig_0_8z };
  assign celloutsig_1_1z = in_data[187:181] ^ { in_data[178:174], celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_19z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_19z = { celloutsig_0_10z[7:0], celloutsig_0_17z };
  assign celloutsig_0_1z[11:1] = { in_data[93:84], celloutsig_0_0z } | { in_data[26:18], celloutsig_0_0z, celloutsig_0_0z };
  assign { celloutsig_0_12z[8:1], celloutsig_0_12z[9], celloutsig_0_12z[27:10] } = { celloutsig_0_7z, celloutsig_0_6z, in_data[75:58] } ^ { celloutsig_0_10z[7:0], celloutsig_0_10z[8], celloutsig_0_7z[6:1], celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_12z[0] = 1'h0;
  assign celloutsig_0_1z[0] = celloutsig_0_1z[1];
  assign { out_data[128], out_data[120:96], out_data[41:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
