example-0: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


always @(posedge clk or posedge reset) begin
	if (reset) begin
		present_state <= IDLE;
		next_state <= IDLE;
	end
	else begin
		if (present_state == IDLE) begin
			if (x) begin
				present_state <= S1;
				next_state <= S1;
			end else begin
				present_state <= IDLE;
				next_state <= IDLE;
			end
		end else if (present_state == S1) begin
			if (x) begin
				present_state <= S10;
				next_state <= IDLE;
			end else begin
				present_state <= IDLE;
				next_state <= IDLE;
			end
		end else if (present_state == S10) begin
			if (x) begin
				present_state
================================================================
example-1: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


always @(posedge clk or posedge reset) begin
    if (reset)
        present_state <= IDLE;
    else if (x)
        present_state <= S1;
    else
        present_state <= IDLE;
end

always @(posedge clk or posedge reset) begin
    if (present_state != next_state)
        next_state <= present_state;
end

// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
================================================================
example-2: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


always @(posedge clk) begin
    if(reset) begin
        present_state <= IDLE;
        next_state <= IDLE;
    end else begin
        present_state <= IDLE;
        next_state <= IDLE;
    end
end

always @(posedge clk) begin
    if(present_state == IDLE) begin
        if(x == 1) begin
            present_state <= S1;
            next_state <= S1;
        end else begin
            present_state <= IDLE;
            next_state <= IDLE;
        end
    end else begin
        if(present_state == S1) begin
            if(x == 0) begin
                present_state <= S10;
                next_state <= S10;
            end else begin
                present_state <= IDLE;
                next
================================================================
example-3: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


always begin
    // present_state is assigned to IDLE if reset is high
    present_state <= IDLE;
    next_state <= IDLE;
    // present_state is assigned to S1 if x is 1
    if (x) begin
        present_state <= S1;
        next_state <= S1;
    end
    // present_state is assigned to S10 if x is 0
    else begin
        present_state <= S10;
        next_state <= S10;
    end
    // present_state is assigned to S101 if x is 1
    if (present_state == IDLE) begin
        present_state <= S101;
        next_state <= S101;
    end
end
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE

================================================================
example-4: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


always #(1) begin
	if (reset) begin
		present_state <= IDLE;
	end else begin
		present_state <= IDLE;
		if (x) begin
			present_state <= S1;
		end else begin
			present_state <= IDLE;
		end 
	end
end

always #(1) begin
	if (present_state == IDLE) begin
		next_state <= S1;
	end else begin
		if (present_state == S1) begin
			next_state <= S10;
		end else begin
			next_state <= IDLE;
		end 
	end
end

always #(1) begin
	if (present_state == S1) begin
		next_state <= S101;
	end else begin
		next_state <= IDLE;
	end
================================================================
example-5: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


always @(posedge clk) begin
    if(reset) begin
        present_state <= IDLE;
        next_state <= IDLE;
    end
    else begin
        present_state <= IDLE;
        if(present_state == IDLE) begin
            next_state <= x;
        end
    end
end

always @(posedge clk or posedge reset) begin
    if(posedge reset) begin
        present_state <= IDLE;
        next_state <= IDLE;
    end
    else begin
        if(present_state == IDLE) begin
            next_state <= x;
        end
    end
end

always @(posedge clk) begin
    z <= present_state == S101;
end
end

================================================================
example-6: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


always @(posedge clk) begin
  if (reset) begin
    present_state <= IDLE;
  end
  else begin
    if (x) begin
      present_state <= S101;
    end
    else begin
      present_state <= IDLE;
    end
  end
end

always @(posedge clk) begin
  if (present_state == IDLE) begin
    next_state <= S1;
  end
  else begin
    if (present_state == S1) begin
      next_state <= S10;
    end
    else begin
      next_state <= IDLE;
    end
  end
end

always @(posedge clk) begin
  z <= present_state;
end

================================================================
example-7: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


always @(posedge clk) begin
  if (reset) begin
    present_state <= IDLE;
  end
  else begin
    present_state <= IDLE;
    next_state <= IDLE;
    if (present_state == IDLE) begin
      if (x) begin
        next_state <= S1;
      end
    end
    else begin
      if (present_state == S1) begin
        if (x) begin
          next_state <= S10;
        end
      end
      else begin
        if (present_state == S10) begin
          if (x) begin
            next_state <= S101;
          end
        end
      end
    end
  end
end

always @(posedge clk) begin
  z <= present_state;
end
end
"""

================================================================
example-8: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


always @(posedge clk or posedge reset) begin
    if (reset) begin
        present_state <= IDLE;
    end
    else begin
        if (present_state == IDLE) begin
            if (x) begin
                present_state <= S1;
            end else begin
                present_state <= IDLE;
            end
        end else if (present_state == S1) begin
            if (x == 0) begin
                present_state <= S10;
            end else begin
                present_state <= IDLE;
            end
        end else if (present_state == S10) begin
            if (x == 1) begin
                present_state <= S101;
            end else begin
                present_state <= IDLE;
            end
        end else if (present_state == S101) begin
            present_state <=
================================================================
example-9: 
// This is a finite state machine that recognizes the sequence 101 on the input signal x. 
module adv_fsm(
input clk,
input reset,
input x,
output z ); 
reg [1:0] present_state, next_state;
parameter IDLE=0, S1=1, S10=2, S101=3;
// output signal z is asserted to 1 when present_state is S101 
// present_state is reset to IDLE when rset is high
// otherwise it is assigned next state
// if present_state is IDLE, next_state is assigned S1 if x is 1, otherwise next_state stays at IDLE
// if present_state is S1, next_state is assigned S10 if x is 0, otherwise next_state stays at IDLE 
// if present_state is S10, next_state is assigned S101 if x is 1, otherwise next_state stays at IDLE 
// if present_state is S101, next_state is assigned IDLE


always @(posedge clk) begin
	if (reset) present_state <= IDLE;
	else if (present_state == IDLE) begin
		if (x) present_state <= S1;
		else present_state <= IDLE;
	end
	else if (present_state == S1) begin
		if (x == 1) present_state <= S10;
		else present_state <= IDLE;
	end
	else if (present_state == S10) begin
		if (x == 1) present_state <= S101;
		else present_state <= IDLE;
	end
	else if (present_state == S101) begin
		present_state <= IDLE;
	end
end

always @(posedge clk) begin
	next_state <= present_state;
end

// output signal z
================================================================
