git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/BCD-to-7-Segment-using-SV-Day-072-.git f:/verilog_sva_gh_scraper/data/full_repos/656299871
git clone --depth 1 --no-tags https://github.com/UjvalMadhu/System-Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/656422189
git clone --depth 1 --no-tags https://github.com/Tahsin2020/LED-Dance-Cube.git f:/verilog_sva_gh_scraper/data/full_repos/657413761
git clone --depth 1 --no-tags https://github.com/twinter145/NoStallsMP3.git f:/verilog_sva_gh_scraper/data/full_repos/650286162
git clone --depth 1 --no-tags https://github.com/tsnlab/2023-nipa-opensource-hw.git f:/verilog_sva_gh_scraper/data/full_repos/650400116
git clone --depth 1 --no-tags https://github.com/AmirEfi/MultiCycle-Processor-of-RISC-V-in-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/650574225
git clone --depth 1 --no-tags https://github.com/nightlanding/dsc_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/655673373
git clone --depth 1 --no-tags https://github.com/zhengxuan-luan/ebi.git f:/verilog_sva_gh_scraper/data/full_repos/630437276
git clone --depth 1 --no-tags https://github.com/rafaelcollege123/lab4.git f:/verilog_sva_gh_scraper/data/full_repos/630675337
git clone --depth 1 --no-tags https://github.com/0TulipRose0/APS.git f:/verilog_sva_gh_scraper/data/full_repos/635322420
git clone --depth 1 --no-tags https://github.com/aribrin/140L_lab1.git f:/verilog_sva_gh_scraper/data/full_repos/635043413
git clone --depth 1 --no-tags https://github.com/VictorClements/Branch_Predictor_CPE404Project2.git f:/verilog_sva_gh_scraper/data/full_repos/634131671
git clone --depth 1 --no-tags https://github.com/Pranav1723/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/636706818
git clone --depth 1 --no-tags https://github.com/sid-anand98/Synchronous-FIFO-in-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/653998690
git clone --depth 1 --no-tags https://github.com/CharAznable97/cheriot_zcu102.git f:/verilog_sva_gh_scraper/data/full_repos/653064724
git clone --depth 1 --no-tags https://github.com/TDIE/BCD_UVM_Testbench.git f:/verilog_sva_gh_scraper/data/full_repos/647487684
git clone --depth 1 --no-tags https://github.com/ying-project/fpga-dsp.git f:/verilog_sva_gh_scraper/data/full_repos/647807548
git clone --depth 1 --no-tags https://github.com/hazemMondy/decoder.git f:/verilog_sva_gh_scraper/data/full_repos/654734614
git clone --depth 1 --no-tags https://github.com/EfrenML/MipsPipelineV2.git f:/verilog_sva_gh_scraper/data/full_repos/654279901
git clone --depth 1 --no-tags https://github.com/Parsifal22/Systolic-Array-Output-Stationary.git f:/verilog_sva_gh_scraper/data/full_repos/654120278
git clone --depth 1 --no-tags https://github.com/HACK-EVENT/hackatdac19.git f:/verilog_sva_gh_scraper/data/full_repos/652769279
git clone --depth 1 --no-tags https://github.com/dylanzflores/Resume-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/646029609
git clone --depth 1 --no-tags https://github.com/mrowaha/mips-pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/649082871
git clone --depth 1 --no-tags https://github.com/NP95/p.git f:/verilog_sva_gh_scraper/data/full_repos/634706718
git clone --depth 1 --no-tags https://github.com/dsa-shua/FPGA-Based-Arcade-Game.git f:/verilog_sva_gh_scraper/data/full_repos/654974265
git clone --depth 1 --no-tags https://github.com/CSCE689-SP23/project.git f:/verilog_sva_gh_scraper/data/full_repos/635187695
git clone --depth 1 --no-tags https://github.com/abbmir/alu.proj.git f:/verilog_sva_gh_scraper/data/full_repos/640724996
git clone --depth 1 --no-tags https://github.com/guilherme-ls/Dual-Slope-Analog-to-Digital-Converter.git f:/verilog_sva_gh_scraper/data/full_repos/655680601
git clone --depth 1 --no-tags https://github.com/KobiDekel/FPGA_Examples.git f:/verilog_sva_gh_scraper/data/full_repos/645265197
git clone --depth 1 --no-tags https://github.com/OYounis/sc-mips.git f:/verilog_sva_gh_scraper/data/full_repos/645388749
git clone --depth 1 --no-tags https://github.com/Nadav-Abramovich/RoadFighterVL.git f:/verilog_sva_gh_scraper/data/full_repos/645305364
git clone --depth 1 --no-tags https://github.com/rbrinson2/UVM_v1.git f:/verilog_sva_gh_scraper/data/full_repos/650146122
git clone --depth 1 --no-tags https://github.com/AidanDougherty/ECE111_FinalProj.git f:/verilog_sva_gh_scraper/data/full_repos/648789387
git clone --depth 1 --no-tags https://github.com/vadimfastos/VGA-APB.git f:/verilog_sva_gh_scraper/data/full_repos/649017556
git clone --depth 1 --no-tags https://github.com/cooper-union-ece-251-marano/ece-251-spring-2023-final-project-gigahurt.git f:/verilog_sva_gh_scraper/data/full_repos/638684070
git clone --depth 1 --no-tags https://github.com/Lauritabrenes/Proyecto_III_Multiplicador_secuencial.git f:/verilog_sva_gh_scraper/data/full_repos/641231438
git clone --depth 1 --no-tags https://github.com/EngMostafaKhaled/ATM---based-bank-system-Design-verification.git f:/verilog_sva_gh_scraper/data/full_repos/633905148
git clone --depth 1 --no-tags https://github.com/kibersport3000/repo.git f:/verilog_sva_gh_scraper/data/full_repos/639907445
git clone --depth 1 --no-tags https://github.com/zahrahojati19/Comparators.git f:/verilog_sva_gh_scraper/data/full_repos/642811146
git clone --depth 1 --no-tags https://github.com/shubhamsavita98/DV_HW8.git f:/verilog_sva_gh_scraper/data/full_repos/643373788
git clone --depth 1 --no-tags https://github.com/sara-totah/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/643500580
git clone --depth 1 --no-tags https://github.com/edenninary/CSMA_Project.git f:/verilog_sva_gh_scraper/data/full_repos/644375433
git clone --depth 1 --no-tags https://github.com/FiercestT/vga.sv.git f:/verilog_sva_gh_scraper/data/full_repos/638128478
git clone --depth 1 --no-tags https://github.com/hongkaiqin/UVM_ADD.git f:/verilog_sva_gh_scraper/data/full_repos/638560177
git clone --depth 1 --no-tags https://github.com/benjas909/Arqui-T3.git f:/verilog_sva_gh_scraper/data/full_repos/646692230
git clone --depth 1 --no-tags https://github.com/function47/Shuhai.git f:/verilog_sva_gh_scraper/data/full_repos/646636595
git clone --depth 1 --no-tags https://github.com/DevrathIyer/cva6-formal.git f:/verilog_sva_gh_scraper/data/full_repos/646204432
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/rtl-blocks-shift-register.git f:/verilog_sva_gh_scraper/data/full_repos/647865183
git clone --depth 1 --no-tags https://github.com/tonetooo/Archivos-_Lab_ELO212.git f:/verilog_sva_gh_scraper/data/full_repos/639105587
git clone --depth 1 --no-tags https://github.com/YongCastle/ICE2005_42.git f:/verilog_sva_gh_scraper/data/full_repos/641008617
git clone --depth 1 --no-tags https://github.com/J-Hutchinson-C/cpe521-FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/639686031
git clone --depth 1 --no-tags https://github.com/Mujahid135/exp7.git f:/verilog_sva_gh_scraper/data/full_repos/653531893
git clone --depth 1 --no-tags https://github.com/RAMVAITHI/system-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/636960118
git clone --depth 1 --no-tags https://github.com/jessief25/tapeout-traffic-light.git f:/verilog_sva_gh_scraper/data/full_repos/636881256
git clone --depth 1 --no-tags https://github.com/nikhil123123/Verification-of-serial-peripheral-interface.git f:/verilog_sva_gh_scraper/data/full_repos/629950208
git clone --depth 1 --no-tags https://github.com/Kush193/csce_714.git f:/verilog_sva_gh_scraper/data/full_repos/633674057
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/SPI_RAM_FIFO_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/633616560
git clone --depth 1 --no-tags https://github.com/nikhil123123/Verification-of-D-flip-flop.git f:/verilog_sva_gh_scraper/data/full_repos/629948950
git clone --depth 1 --no-tags https://github.com/LispEngineer/fpga-i2c.git f:/verilog_sva_gh_scraper/data/full_repos/634418455
git clone --depth 1 --no-tags https://github.com/masonJamesWheeler/Risc-V-Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/655516475
git clone --depth 1 --no-tags https://github.com/abdullahbiniftikhar/RTL_lib.git f:/verilog_sva_gh_scraper/data/full_repos/655285460
git clone --depth 1 --no-tags https://github.com/MohammadShaded/Digital2-Verilog-HW2.git f:/verilog_sva_gh_scraper/data/full_repos/655389467
git clone --depth 1 --no-tags https://github.com/NabilYasser/ATM_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/656740466
git clone --depth 1 --no-tags https://github.com/Danna112002/exe_unit-sVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/656781939
git clone --depth 1 --no-tags https://github.com/seanfan34/UMICH_EECS.git f:/verilog_sva_gh_scraper/data/full_repos/636414730
git clone --depth 1 --no-tags https://github.com/2019ee25unioni/Compressed_extention_for_risc_v.git f:/verilog_sva_gh_scraper/data/full_repos/650923701
git clone --depth 1 --no-tags https://github.com/NP95/v.git f:/verilog_sva_gh_scraper/data/full_repos/634706954
git clone --depth 1 --no-tags https://github.com/PoChuan994/Johnson_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/642920684
git clone --depth 1 --no-tags https://github.com/Yuxin-Yu/verilator_experiment.git f:/verilog_sva_gh_scraper/data/full_repos/646877702
git clone --depth 1 --no-tags https://github.com/craigc40/playground.git f:/verilog_sva_gh_scraper/data/full_repos/629760876
git clone --depth 1 --no-tags https://github.com/NChitty/HDL-Processor-X.git f:/verilog_sva_gh_scraper/data/full_repos/630274195
git clone --depth 1 --no-tags https://github.com/QuietRainto4/TinyTapeout_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/636881585
git clone --depth 1 --no-tags https://github.com/isaxito/unidad_p.git f:/verilog_sva_gh_scraper/data/full_repos/638612012
git clone --depth 1 --no-tags https://github.com/davemap/Custom-Accelerator-Project.git f:/verilog_sva_gh_scraper/data/full_repos/636658623
git clone --depth 1 --no-tags https://github.com/KnowAashish/chipdev.io.git f:/verilog_sva_gh_scraper/data/full_repos/637001018
git clone --depth 1 --no-tags https://github.com/fpgaudio/fpgaudio-main.git f:/verilog_sva_gh_scraper/data/full_repos/637976651
git clone --depth 1 --no-tags https://github.com/bushbecky/System-Verilog-bootcamp.git f:/verilog_sva_gh_scraper/data/full_repos/637987132
git clone --depth 1 --no-tags https://github.com/bushbecky/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/637988523
git clone --depth 1 --no-tags https://github.com/asmwriter/cmu_18624_ucpu_tiny_tapeout_submission.git f:/verilog_sva_gh_scraper/data/full_repos/633673651
git clone --depth 1 --no-tags https://github.com/jaeyoon0531/CONNECT.git f:/verilog_sva_gh_scraper/data/full_repos/636123311
git clone --depth 1 --no-tags https://github.com/Woods182/VISL_project.git f:/verilog_sva_gh_scraper/data/full_repos/636584565
git clone --depth 1 --no-tags https://github.com/foolfoolaa/rtl_test.git f:/verilog_sva_gh_scraper/data/full_repos/632478348
git clone --depth 1 --no-tags https://github.com/Cnh1116/Simple-Processor-.git f:/verilog_sva_gh_scraper/data/full_repos/632684557
git clone --depth 1 --no-tags https://github.com/TravisDvis/SHA256BitcoinHash.git f:/verilog_sva_gh_scraper/data/full_repos/630731505
git clone --depth 1 --no-tags https://github.com/alinparcalab/FreeList.git f:/verilog_sva_gh_scraper/data/full_repos/635267116
git clone --depth 1 --no-tags https://github.com/jhladik/chu_systemverilog_exercises.git f:/verilog_sva_gh_scraper/data/full_repos/643322959
git clone --depth 1 --no-tags https://github.com/fpgaudio/fpgaudio.git f:/verilog_sva_gh_scraper/data/full_repos/641727029
git clone --depth 1 --no-tags https://github.com/caio-a18/Logic-Design-and-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/640813481
git clone --depth 1 --no-tags https://github.com/mohamedmostaf21/Multi-mode-counter.git f:/verilog_sva_gh_scraper/data/full_repos/641071235
git clone --depth 1 --no-tags https://github.com/whoiskaiii/memory_control.git f:/verilog_sva_gh_scraper/data/full_repos/643091126
git clone --depth 1 --no-tags https://github.com/SiyamAcet/Simple_Data_Path.git f:/verilog_sva_gh_scraper/data/full_repos/651535558
git clone --depth 1 --no-tags https://github.com/ivanmgribeiro/ibex.git f:/verilog_sva_gh_scraper/data/full_repos/651560065
git clone --depth 1 --no-tags https://github.com/MuhammadHammad01/UART-Transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/649284602
git clone --depth 1 --no-tags https://github.com/kanade-k-1228/RK8.git f:/verilog_sva_gh_scraper/data/full_repos/653991271
git clone --depth 1 --no-tags https://github.com/evgenysns/unique_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/654052563
git clone --depth 1 --no-tags https://github.com/Liam-lyr/Multicycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/657064650
git clone --depth 1 --no-tags https://github.com/MrDarkhawk/System-Verilog-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/656521349
git clone --depth 1 --no-tags https://github.com/MoonLoone/calculator.git f:/verilog_sva_gh_scraper/data/full_repos/650265700
git clone --depth 1 --no-tags https://github.com/mingfeii/RTL_modules.git f:/verilog_sva_gh_scraper/data/full_repos/648288079
git clone --depth 1 --no-tags https://github.com/tom01h/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/646406979
