Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Sep 13 17:57:21 2016
| Host         : x230 running 64-bit Gentoo Base System release 2.2
| Command      : report_control_sets -verbose -file top_red_pseudogen_dds_control_sets_placed.rpt
| Design       : top_red_pseudogen_dds
| Device       : xc7z010
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |    98 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             165 |           53 |
| No           | No                    | Yes                    |               8 |            3 |
| No           | Yes                   | No                     |             156 |           47 |
| Yes          | No                    | No                     |             418 |           91 |
| Yes          | No                    | Yes                    |              96 |           27 |
| Yes          | Yes                   | No                     |              99 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                                                                                  Enable Signal                                                                                 |                                                                              Set/Reset Signal                                                                             | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                                           |                1 |              2 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                            |                2 |              4 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                  |                3 |              4 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                  |                3 |              4 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              4 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                2 |              4 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                  | redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |              6 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |              8 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]     |                                                                                                                                                                           |                3 |             12 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]     |                                                                                                                                                                           |                3 |             12 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                                           |                6 |             12 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                                           |                4 |             12 |
|  analog/adc_dac_clk/dac_clk_o                                   | gene/pseudoGenRealLogic/tick_s                                                                                                                                                 | redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                        |                4 |             13 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                                           |                4 |             13 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                                           |                2 |             14 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                                           |                2 |             14 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2      |                                                                                                                                                                           |                5 |             20 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                                           |                8 |             20 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                                           |                8 |             20 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                        |               12 |             28 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | gene/pseudoGenRealHandComm/E[0]                                                                                                                                                | redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                        |                6 |             32 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | gene/pseudoGenRealHandComm/readdata_s_reg[31][0]                                                                                                                               | redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                        |               11 |             32 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | nco/handle_comm/cpt_off_s_reg[31]_1[0]                                                                                                                                         | redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                        |                6 |             32 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | nco/handle_comm/E[0]                                                                                                                                                           | redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                        |                6 |             32 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | nco/handle_comm/read_en_s                                                                                                                                                      | redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                        |               10 |             32 |
|  analog/adc_dac_clk/dac_clk_o                                   |                                                                                                                                                                                | redpitaya_axi_wrapper00/cpt_s_reg[0]                                                                                                                                      |                8 |             32 |
|  analog/adc_dac_clk/dac_clk_o                                   |                                                                                                                                                                                | redpitaya_axi_wrapper00/u0/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                        |                9 |             33 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                                           |                9 |             34 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                                           |                7 |             47 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                                           |                8 |             47 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                                           |                9 |             52 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                                           |               11 |             52 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                                           |               11 |             52 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0] |                                                                                                                                                                           |                9 |             52 |
|  analog/adc_dac_clk/dac_clk_o                                   |                                                                                                                                                                                |                                                                                                                                                                           |               15 |             57 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                | redpitaya_axi_wrapper00/u0/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               13 |             59 |
|  redpitaya_axi_wrapper00/u0/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                |                                                                                                                                                                           |               39 |            109 |
+-----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


