#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 17 21:08:06 2021
# Process ID: 10844
# Current directory: D:/uart_loopback_win/test_uart_loopback_9600
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16120 D:\uart_loopback_win\test_uart_loopback_9600\test_uart_loopback_9600.xpr
# Log file: D:/uart_loopback_win/test_uart_loopback_9600/vivado.log
# Journal file: D:/uart_loopback_win/test_uart_loopback_9600\vivado.jou
#-----------------------------------------------------------
start_guioopen_project D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.xpr
INFO: [Project 1-313] Project file moved from 'D:/uart_loopback_win/uart_loopback_win/test_uart_loopback_9600' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'D:/../../../../opt/vivado-boards-master/new/board_files', nor could it be found using path 'D:/../../../opt/vivado-boards-master/new/board_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:10 . Memory (MB): peak = 1017.438 ; gain = 0.000uexit
ERROR: [Vivado 12-106] *** Exceptireset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jun 17 21:09:28 2021] Launched synth_1...
Run output will be captured here: D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/synth_1/runme.log
[Thu Jun 17 21:09:28 2021] Launched impl_1...
Run output will be captured here: D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/runme.log
open_bd_design {D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/design_1.bd>...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [Ip 78-89] Error in evaluating command source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]
 - 
    while executing
"source [rdi::utils::find_approot_file scripts/xguifrmwork/init.tcl]"
ERROR: [Ip 78-89] Error in evaluating command source init.tcl
 - 
    while executing
"source init.tcl"
1
ERROR: [IP_Flow 19-883] Failed to create TCL scope '::ipgui_xilinx_com_signal_param_clock_1_0' for IP GUI
ERROR: [IP_Flow 19-3428] Failed to create Customization object clock_temp
CRITICAL WARNING: [IP_Flow 19-5622] Failed to create IP instance 'clock_temp'. Failed to customize IP instance 'clock_temp'. Failed to load customization data
ERROR: [IP_Flow 19-883] Failed to create TCL scope '::ipgui_xilinx_com_signal_param_reset_1_0' for IP GUI
ERROR: [IP_Flow 19-3428] Failed to create Customization object reset_temp
CRITICAL WARNING: [IP_Flow 19-5622] Failed to create IP instance 'reset_temp'. Failed to customize IP instance 'reset_temp'. Failed to load customization data
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
ERROR: [BD 41-69] Error sourcing TCL script: 
    while executing
"source -notrace {c:/Xilinx/Vivado/2020.2/data/ip/xilinx/proc_sys_reset_v5_0/bd/bd.tcl} "
    (in namespace eval "::xilinx.com_ip_proc_sys_reset_5.0" script line 1)
    invoked from within
"namespace eval ::xilinx.com_ip_proc_sys_reset_5.0 { source -notrace {c:/Xilinx/Vivado/2020.2/data/ip/xilinx/proc_sys_reset_v5_0/bd/bd.tcl} }"
ERROR: [BD 41-69] Error sourcing TCL script: 
    while executing
"source -notrace {c:/Xilinx/Vivado/2020.2/data/ip/xilinx/proc_sys_reset_v5_0/bd/bd.tcl} "
    (in namespace eval "::xilinx.com_ip_proc_sys_reset_5.0" script line 1)
    invoked from within
"namespace eval ::xilinx.com_ip_proc_sys_reset_5.0 { source -notrace {c:/Xilinx/Vivado/2020.2/data/ip/xilinx/proc_sys_reset_v5_0/bd/bd.tcl} }"
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
ERROR: [BD 41-69] Error sourcing TCL script: 
    while executing
"source -notrace {c:/Xilinx/Vivado/2020.2/data/ip/xilinx/clk_wiz_v6_0/bd/bd.tcl} "
    (in namespace eval "::xilinx.com_ip_clk_wiz_6.0" script line 1)
    invoked from within
"namespace eval ::xilinx.com_ip_clk_wiz_6.0 { source -notrace {c:/Xilinx/Vivado/2020.2/data/ip/xilinx/clk_wiz_v6_0/bd/bd.tcl} }"
ERROR: [BD 41-69] Error sourcing TCL script: 
    while executing
"source -notrace {c:/Xilinx/Vivado/2020.2/data/ip/xilinx/clk_wiz_v6_0/bd/bd.tcl} "
    (in namespace eval "::xilinx.com_ip_clk_wiz_6.0" script line 1)
    invoked from within
"namespace eval ::xilinx.com_ip_clk_wiz_6.0 { source -notrace {c:/Xilinx/Vivado/2020.2/data/ip/xilinx/clk_wiz_v6_0/bd/bd.tcl} }"
Adding component instance block -- xilinx.com:module_ref:uart_loopback:1.0 - uart_loopback_0
INFO: [BD 41-1808] Open Block Design has been cancelled.
INFO: [Common 17-344] 'open_bd_design' was cancelled
update_module_reference design_1_uart_loopback_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:uart_loopback:1.0 - uart_loopback_0
Successfully read diagram <design_1> from block design file <D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_uart_loopback_0_0 from uart_loopback_v1_0 1.0 to uart_loopback_v1_0 1.0
Wrote  : <D:\uart_loopback_win\test_uart_loopback_9600\test_uart_loopback_9600.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.203 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1017.203 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <D:\uart_loopback_win\test_uart_loopback_9600\test_uart_loopback_9600.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_loopback_0 .
Exporting to file D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Jun 17 21:14:05 2021] Launched synth_1...
Run output will be captured here: D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/synth_1/runme.log
[Thu Jun 17 21:14:05 2021] Launched impl_1...
Run output will be captured here: D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.312 ; gain = 78.109
update_module_reference design_1_uart_loopback_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_uart_loopback_0_0 from uart_loopback_v1_0 1.0 to uart_loopback_v1_0 1.0
Wrote  : <D:\uart_loopback_win\test_uart_loopback_9600\test_uart_loopback_9600.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <D:\uart_loopback_win\test_uart_loopback_9600\test_uart_loopback_9600.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_loopback_0 .
Exporting to file D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Jun 17 21:20:44 2021] Launched synth_1...
Run output will be captured here: D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/synth_1/runme.log
[Thu Jun 17 21:20:44 2021] Launched impl_1...
Run output will be captured here: D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1236.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1910.035 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1910.035 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1910.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2041.773 ; gain = 929.812
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2121.820 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A28BE6A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3635.594 ; gain = 1513.773
set_property PROGRAM.FILE {D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jun 17 22:18:17 2021] Launched synth_1...
Run output will be captured here: D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/synth_1/runme.log
[Thu Jun 17 22:18:17 2021] Launched impl_1...
Run output will be captured here: D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLK_PER_HALF_BIT {434}] [get_bd_cells uart_loopback_0]
endgroup
update_module_reference design_1_uart_loopback_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_uart_loopback_0_0 from uart_loopback_v1_0 1.0 to uart_loopback_v1_0 1.0
Wrote  : <D:\uart_loopback_win\test_uart_loopback_9600\test_uart_loopback_9600.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <D:\uart_loopback_win\test_uart_loopback_9600\test_uart_loopback_9600.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_loopback_0 .
Exporting to file D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Jun 17 22:26:37 2021] Launched synth_1...
Run output will be captured here: D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/synth_1/runme.log
[Thu Jun 17 22:26:37 2021] Launched impl_1...
Run output will be captured here: D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210319A28BE6A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319A28BE6A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLK_PER_HALF_BIT {86}] [get_bd_cells uart_loopback_0]
endgroup
save_bd_design
Wrote  : <D:\uart_loopback_win\test_uart_loopback_9600\test_uart_loopback_9600.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <D:\uart_loopback_win\test_uart_loopback_9600\test_uart_loopback_9600.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_loopback_0 .
Exporting to file D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Jun 17 22:36:18 2021] Launched synth_1...
Run output will be captured here: D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/synth_1/runme.log
[Thu Jun 17 22:36:18 2021] Launched impl_1...
Run output will be captured here: D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3700.395 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Thu Jun 17 22:54:21 2021] Launched impl_1...
Run output will be captured here: D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CLK_PER_HALF_BIT {5208}] [get_bd_cells uart_loopback_0]
endgroup
save_bd_design
Wrote  : <D:\uart_loopback_win\test_uart_loopback_9600\test_uart_loopback_9600.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
Wrote  : <D:\uart_loopback_win\test_uart_loopback_9600\test_uart_loopback_9600.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block uart_loopback_0 .
Exporting to file D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Jun 17 23:15:32 2021] Launched synth_1...
Run output will be captured here: D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/synth_1/runme.log
[Thu Jun 17 23:15:32 2021] Launched impl_1...
Run output will be captured here: D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/uart_loopback_win/test_uart_loopback_9600/test_uart_loopback_9600.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 17 23:24:26 2021...
