From 902ceaa3de926db2474fbf5a8aa25f8f26313fe1 Mon Sep 17 00:00:00 2001
From: Yehuda Yitschak <yehuday@marvell.com>
Date: Sun, 9 Mar 2014 13:50:16 +0200
Subject: [PATCH 1480/1825] fix: iocc: a38x: clean ARMADA_IOCC_SYNC_BARRIER_WA
 option for a38x

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit f8b9e8f36410dd7b54367ce4a3afff25b02b83c2

	Even tough the IOCC walkaround is not needed for a38x, the Kconfig
	was still selecting the option. There is no influence on the actual
	code, only cosmetic.

Change-Id: Iad3d76ec83eea7658f0d76df87049caf0f8b5b53
Signed-off-by: Yehuda Yitschak <yehuday@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/6258
Tested-by: Star_Automation <star@marvell.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 arch/arm/mm/Kconfig |    2 +-
 1 files changed, 1 insertions(+), 1 deletions(-)

diff --git a/arch/arm/mm/Kconfig b/arch/arm/mm/Kconfig
index 05948d1..4772508 100644
--- a/arch/arm/mm/Kconfig
+++ b/arch/arm/mm/Kconfig
@@ -1220,7 +1220,7 @@ config AURORA_IO_CACHE_COHERENCY
 	  This option enables the hardware mechanism for I/O cache coherency.
 
 config IOCC_SYNC_BARRIER_WA
-	depends on (ARCH_AVANTA_LP || ARCH_ARMADA38X) && AURORA_IO_CACHE_COHERENCY
+	depends on (ARCH_AVANTA_LP) && AURORA_IO_CACHE_COHERENCY
 	bool "Enable IO Sync Barrier WA"
 	default y
 	help
-- 
1.7.5.4

