   1              		.cpu cortex-r4
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 4
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"hal_ddr.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.DDR_Update_TrainingValue,"ax",%progbits
  17              		.align	2
  19              	DDR_Update_TrainingValue:
  20              	.LFB5:
  21              		.file 1 "/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c"
   1:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** /*******************************************************************************
   2:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c ****  * Copyright (c) 2016, The LightCo
   3:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c ****  * All rights reserved.
   4:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c ****  * Redistribution and use in source and binary forms, with or without
   5:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c ****  * modification, are strictly prohibited without prior permission of
   6:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c ****  * The LightCo.
   7:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c ****  *
   8:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c ****  * @file	hal_ddr.c
   9:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c ****  * @author	The LightCo
  10:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c ****  * @version	V1.0.0
  11:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c ****  * @date	Jun-20-2016
  12:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c ****  * @brief
  13:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c ****  *
  14:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c ****  ******************************************************************************/
  15:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** /* Includes ------------------------------------------------------------------*/
  16:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #include "hal_ddr.h"
  17:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #include "std_type.h"
  18:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #include "cortex_r4.h"
  19:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #include "stdio.h"
  20:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
  21:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define GUC_SETTINGS
  22:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** // #define DDR_800
  23:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define _DEBUG
  24:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
  25:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** /* Privated define------------------------------------------------------------*/
  26:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef GUC_SETTINGS
  27:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define RIDR		0x00
  28:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define PIR			0x01*0x4
  29:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define PGCR		0x02*0x4
  30:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define PGSR		0x03*0x4
  31:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DLLGCR		0x04*0x4
  32:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define ACDLLCR		0x05*0x4
  33:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define PTR0		0x06*0x4
  34:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define PTR1		0x07*0x4
  35:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define PTR2		0x08*0x4
  36:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define ACIOCR		0x09*0x4
  37:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DXCCR		0x0A*0x4
  38:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DSGCR		0x0B*0x4
  39:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DCR			0x0C*0x4
  40:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DTPR0		0x0D*0x4
  41:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DTPR1		0x0E*0x4
  42:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DTPR2		0x0F*0x4
  43:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define MR0			0x10*0x4
  44:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define MR1			0x11*0x4
  45:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define MR2			0x12*0x4
  46:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define MR3			0x13*0x4
  47:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define ODTCR		0x14*0x4
  48:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DTAR		0x15*0x4
  49:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DTDR0		0x16*0x4
  50:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DTDR1		0x17*0x4
  51:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DCUAR		0x30*0x4
  52:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DCUDR		0x31*0x4
  53:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DCURR		0x32*0x4
  54:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DCULR		0x33*0x4
  55:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DCUGCR		0x34*0x4
  56:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DCUTPR		0x35*0x4
  57:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DCUSR0		0x36*0x4
  58:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DCUSR1		0x37*0x4
  59:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTRR		0x40*0x4
  60:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTMSKR0	0x41*0x4
  61:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTMSKR1	0x42*0x4
  62:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTWCR		0x43*0x4
  63:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTLSR		0x44*0x4
  64:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTAR0		0x45*0x4
  65:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTAR1		0x46*0x4
  66:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTAR2		0x47*0x4
  67:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTUDPR	0x48*0x4
  68:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTGSR		0x49*0x4
  69:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTWER		0x4a*0x4
  70:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTBER0	0x4b*0x4
  71:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTBER1	0x4c*0x4
  72:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTBER2	0x4d*0x4
  73:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTWCSR	0x4e*0x4
  74:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTFWR0	0x4f*0x4
  75:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTFWR1	0x50*0x4
  76:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define GPR0		0x5e*0x4
  77:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define GPR1		0x5f*0x4
  78:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define ZQ0CR0		0x60*0x4
  79:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define ZQ0CR1		0x61*0x4
  80:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define ZQ0SR0		0x62*0x4
  81:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define ZQ0SR1		0x63*0x4
  82:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define ZQ1CR0		0x64*0x4
  83:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define ZQ1CR1		0x65*0x4
  84:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define ZQ1SR0		0x66*0x4
  85:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define ZQ1SR1		0x67*0x4
  86:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define ZQ2CR0		0x68*0x4
  87:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define ZQ2CR1		0x69*0x4
  88:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define ZQ2SR0		0x6a*0x4
  89:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define ZQ2SR1		0x6b*0x4
  90:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define ZQ3CR0		0x6c*0x4
  91:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define ZQ3CR1		0x6d*0x4
  92:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define ZQ3SR0		0x6e*0x4
  93:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define ZQ3SR1		0x6f*0x4
  94:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX0GCR		0x70*0x4
  95:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX0GSR0		0x71*0x4
  96:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX0GSR1		0x72*0x4
  97:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX0DLLCR	0x73*0x4
  98:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX0DQTR		0x74*0x4
  99:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX0DQSTR	0x75*0x4
 100:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX1GCR		0x80*0x4
 101:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX1GSR0		0x81*0x4
 102:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define Dx1GSR1		0x82*0x4
 103:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX1DLLCR	0x83*0x4
 104:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX1DQTR		0x84*0x4
 105:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX1DQSTR	0x85*0x4
 106:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX2GCR		0x90*0x4
 107:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX2GSR0		0x91*0x4
 108:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define Dx2GSR1		0x92*0x4
 109:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX2DLLCR	0x93*0x4
 110:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX2DQTR		0x94*0x4
 111:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX2DQSTR	0x95*0x4
 112:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX3GCR		0xa0*0x4
 113:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX3GSR0		0xa1*0x4
 114:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define Dx3GSR1		0xa2*0x4
 115:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX3DLLCR	0xa3*0x4
 116:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX3DQTR		0xa4*0x4
 117:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX3DQSTR	0xa5*0x4
 118:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX4GCR		0xb0*0x4
 119:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX4GSR0		0xb1*0x4
 120:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define Dx4GSR1		0xb2*0x4
 121:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX4DLLCR	0xb3*0x4
 122:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX4DQTR		0xb4*0x4
 123:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX4DQSTR	0xb5*0x4
 124:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 125:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX5GCR		0xc0*0x4
 126:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX5GSR0		0xc1*0x4
 127:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define Dx5GSR1		0xc2*0x4
 128:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX5DLLCR	0xc3*0x4
 129:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX5DQTR		0xc4*0x4
 130:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX5DQSTR	0xc5*0x4
 131:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX6GCR		0xd0*0x4
 132:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX6GSR0		0xd1*0x4
 133:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define Dx6GSR1		0xd2*0x4
 134:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX6DLLCR	0xd3*0x4
 135:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX6DQTR		0xd4*0x4
 136:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX6DQSTR	0xd5*0x4
 137:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 138:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX7GCR		0xe0*0x4
 139:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX7GSR0		0xe1*0x4
 140:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define Dx7GSR1		0xe2*0x4
 141:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX7DLLCR	0xe3*0x4
 142:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX7DQTR		0xe4*0x4
 143:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX7DQSTR	0xe5*0x4
 144:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 145:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX8GCR		0xf0*0x4
 146:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX8GSR0		0xf1*0x4
 147:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define Dx8GSR1		0xf2*0x4
 148:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX8DLLCR	0xf3*0x4
 149:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX8DQTR		0xf4*0x4
 150:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX8DQSTR	0xf5*0x4
 151:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #else
 152:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DCR 0x0C*0x4
 153:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define MR0 0x10*0x4
 154:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define MR1 0x11*0x4
 155:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define MR2 0x12*0x4
 156:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define MR3 0x13*0x4
 157:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DTPR0 0x0D*0x4
 158:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DTPR1 0x0E*0x4
 159:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DTPR2 0x0F*0x4
 160:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define PIR 0x01*0x4
 161:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define PGCR 0x02*0x4
 162:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define PGSR 0x03*0x4
 163:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DXCCR 0x0A*0x4
 164:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DSGCR 0x0B*0x4
 165:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX0GCR 0x70*0x4
 166:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX1GCR 0x80*0x4
 167:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX2GCR 0x90*0x4
 168:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX3GCR 0xA0*0x4
 169:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX0DQSTR 0x75*0x4
 170:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX1DQSTR 0x85*0x4
 171:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX2DQSTR 0x95*0x4
 172:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DX3DQSTR 0xa5*0x4
 173:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define ACDLLCR 0x05*0x4
 174:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTRR		0x40*0x4
 175:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTMSKR0	0x41*0x4
 176:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTMSKR1	0x42*0x4
 177:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTWCR		0x43*0x4
 178:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTLSR		0x44*0x4
 179:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTAR0		0x45*0x4
 180:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTAR1		0x46*0x4
 181:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTAR2		0x47*0x4
 182:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTUDPR	0x48*0x4
 183:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTGSR		0x49*0x4
 184:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTWER		0x4A*0x4
 185:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTBER0	0x4B*0x4
 186:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTBER1	0x4C*0x4
 187:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTBER2	0x4D*0x4
 188:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTWCSR	0x4E*0x4
 189:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTFWR0	0x4F*0x4
 190:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BISTFWR1	0x50*0x4
 191:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 192:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BINST_NOP	0
 193:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BINST_RUN	1
 194:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BINST_STOP	2
 195:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define BINST_RESET	3
 196:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 197:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** /* Privated functions prototypes ---------------------------------------------*/
 198:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** /* Privated variables --------------------------------------------------------*/
 199:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef GUC_SETTINGS
 200:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define SETREG32(a, v)	writel(a,v)
 201:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define GETREG32(a)		readl(a)
 202:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** extern void udelay (unsigned int x);
 203:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 204:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** static void prvRead4W(uint32_t addr, uint32_t *pData)
 205:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** {
 206:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	asm volatile (
 207:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			"ldm %[addr], {r5-r8} \n\t"
 208:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			"stm %[data], {r5-r8} \n\t"
 209:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			:
 210:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			: [addr] "r" (addr), [data] "r" (pData)
 211:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			: "r5", "r6", "r7", "r8", "memory"
 212:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	);
 213:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
 214:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 215:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** static void prvWrite4W(uint32_t addr, const uint32_t *pData)
 216:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** {
 217:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	asm volatile (
 218:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			"ldm %[data], {r5-r8} \n\t"
 219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			"stm %[addr], {r5-r8} \n\t"
 220:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			:
 221:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			: [addr] "r" (addr), [data] "r" (pData)
 222:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			: "r5", "r6", "r7", "r8", "memory"
 223:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	);
 224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
 225:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 226:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** static void prvITM_SW_Reset(unsigned int base)
 227:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** {
 228:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	unsigned int v;
 229:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(base + PIR, 0x00000011);
 230:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c ****   	do {
 231:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v = GETREG32( base + PGSR ) & 1;
 232:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while(!v);
 233:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	udelay(15);
 234:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
 235:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 236:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef _DEBUG
 237:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** uint8_t ddr_rdata_for_training[2][4][6][4][4];
 238:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 239:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 240:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** int prvSW_DQS_GW_Training(unsigned int base)
 241:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** {
 242:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	int ret = 0;
 243:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	char res[4][6][4];
 244:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	unsigned int v;
 245:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	const uint32_t pattern[4] = {
 246:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		0x55555555,
 247:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		0xaaaaaaaa,
 248:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		0x33333333,
 249:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		0xcccccccc,
 250:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	};
 251:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	uint32_t rd_data[4] = {0};
 252:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	uint32_t test_addr;
 253:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef _DEBUG
 254:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	int idx=idx;
 255:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 256:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef CONFIG_CAL_PERF
 257:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	uint32_t ts, te, tav = 0;
 258:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	ts = timerN_get_count(FREERUN_TIMERn);
 259:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 260:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 261:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	if (base == DDRP0_BASE){
 262:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		test_addr = 0x04000000;
 263:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef _DEBUG
 264:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		idx = 0;
 265:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 266:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
 267:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	else {
 268:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		test_addr = 0x04000010;
 269:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef _DEBUG
 270:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		idx = 1;
 271:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 272:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}	
 273:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//Step 1
 274:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	v = GETREG32(base + PGCR);
 275:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//Disable DFTCMP
 276:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	v &= ~(1 << 2);
 277:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(base + PGCR, v);
 278:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 279:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//Step 3
 280:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	prvWrite4W(test_addr, pattern);
 281:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 282:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//Disable PDDISDX
 283:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	v = GETREG32(base + PGCR);
 284:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	v &= ~(1 << 24);
 285:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(base + PGCR, v);
 286:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 287:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//Step 5
 288:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	for (int i = 0; i < 4; i++) {
 289:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v = GETREG32(base + DX0GCR + 0x40 * i);
 290:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v &= ~0x1;
 291:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		SETREG32(base + DX0GCR + 0x40 * i, v);
 292:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
 293:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 294:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	for (int i = 0; i < 4; i++) {
 295:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v = GETREG32(base + DX0GCR + 0x40 * i);
 296:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v |= 0x1;
 297:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		SETREG32(base + DX0GCR + 0x40 * i, v);
 298:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v = GETREG32(base + DX0DQSTR + 0x40 * i);
 299:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v &= ~((7 << 0) | (3 << 12));
 300:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		for (int j = 0; j < 6; j ++) {
 301:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			for(int k = 0; k < 4; k++) {
 302:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				SETREG32(base + DX0DQSTR + 0x40 * i, v | j | (k << 12));
 303:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				prvRead4W(test_addr, rd_data);
 304:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				prvITM_SW_Reset(base);
 305:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef _DEBUG
 306:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				ddr_rdata_for_training[idx][i][j][k][0] = ((rd_data[0] >> (8 * i)) & 0xFF);
 307:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				ddr_rdata_for_training[idx][i][j][k][1] = ((rd_data[1] >> (8 * i)) & 0xFF);
 308:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				ddr_rdata_for_training[idx][i][j][k][2] = ((rd_data[2] >> (8 * i)) & 0xFF);
 309:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				ddr_rdata_for_training[idx][i][j][k][3] = ((rd_data[3] >> (8 * i)) & 0xFF);
 310:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 311:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				if (((rd_data[0] & (0xFF << (8 * i))) != (pattern[0] & (0xFF << (8 * i)))) ||
 312:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					((rd_data[1] & (0xFF << (8 * i))) != (pattern[1] & (0xFF << (8 * i)))) ||
 313:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					((rd_data[2] & (0xFF << (8 * i))) != (pattern[2] & (0xFF << (8 * i)))) ||
 314:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					((rd_data[3] & (0xFF << (8 * i))) != (pattern[3] & (0xFF << (8 * i))))) {
 315:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 						res[i][j][k] = 0;
 316:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				}
 317:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				else {
 318:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 						res[i][j][k] = 1;
 319:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				}
 320:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 321:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
 322:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v = GETREG32(base + DX0GCR + 0x40 * i);
 323:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v &= ~0x1;
 324:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		SETREG32(base + DX0GCR + 0x40 * i, v);
 325:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
 326:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef _DEBUG
 327:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	int final_setting[4] = {-1, -1, -1, -1};
 328:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 329:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	for (int i = 0; i < 4; i++) {
 330:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		int stp, enp;
 331:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		int good_val, good_len;
 332:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		char *t_res;
 333:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 334:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v = GETREG32(base + DX0GCR + 0x40 * i);
 335:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v |= 0x1;
 336:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		SETREG32(base + DX0GCR + 0x40 * i, v);
 337:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 338:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v = GETREG32(base + DX0DQSTR + 0x40 * i);
 339:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v &= ~((7 << 0) | (3 << 12));
 340:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		enp = stp = -1;
 341:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		good_len = -1;
 342:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		t_res = (char *)res[i];
 343:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		for (int j = 0; j < 24; j++) {
 344:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			if (t_res[j]) {
 345:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				if (stp < 0) {
 346:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					enp = stp = j;
 347:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				}
 348:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				else {
 349:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					enp = j;
 350:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				}
 351:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 352:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			else {
 353:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				if (stp >= 0) {
 354:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					if ((enp - stp) > good_len) {
 355:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 						good_len = enp - stp;
 356:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 						good_val = (stp + enp) >> 1;
 357:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					}
 358:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					enp = stp = -1;
 359:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				}
 360:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 361:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
 362:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		if (good_len >= 0) {
 363:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			v |= ((good_val&0x3) << 12) + (good_val>>2);
 364:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef _DEBUG
 365:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			final_setting[i] = good_val;
 366:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 367:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			ret |= 1 << i;
 368:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
 369:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		SETREG32(base + DX0DQSTR + 0x40 * i, v);
 370:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
 371:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//Enable PDDISDX
 372:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	v = GETREG32(base + PGCR);
 373:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	v |= (1 << 24);
 374:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(base + PGCR, v);
 375:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 376:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//DLLSRST + DLLLOCK + ZCAL + ITMSRST
 377:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(base+PIR, 0x00000011);
 378:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do
 379:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	{
 380:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v = GETREG32(base + PGSR) & 0x1;
 381:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while(v != 0x1);
 382:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//udelay(15);
 383:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 384:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef CONFIG_CAL_PERF
 385:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	te = timerN_get_count(FREERUN_TIMERn);
 386:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	if (te > ts) {
 387:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		tav += (0xFFFFFFFF - te) + ts;
 388:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
 389:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	else {
 390:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		tav += ts - te;
 391:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
 392:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	printf("%"PRIx32"\n", tav);
 393:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 394:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 395:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef _DEBUG
 396:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	if (ret == 0xF) {
 397:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		printf("DQS_GW:%#x\n", base);
 398:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		for (int i = 0; i < 4; i++) {
 399:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			printf("Byte %d:(GL=%d, GP=%d)\n", i, (final_setting[i]>>2), (final_setting[i]&0x3));
 400:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			for (int j = 0; j < 6; j++) {
 401:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				printf("\t Gating Latency %d:", j);
 402:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				for (int k = 0; k < 4; k++) {
 403:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					printf(" %c", (res[i][j][k])?'O':'X');
 404:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				}
 405:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				printf("\n");
 406:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 407:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
 408:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
 409:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	else {
 410:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		printf("DQS_GW(%#x): Training Fail.(%x)\n", base, ret);
 411:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
 412:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 413:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	return (ret == 0xF)?0:-1;
 414:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
 415:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 416:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** int prvSW_DQS_Training(unsigned int base)
 417:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** {
 418:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	int ret = 0;
 419:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	char res[4][2][8];
 420:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	unsigned int v;
 421:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	const uint32_t pattern[4] = {
 422:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		0x55555555,
 423:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		0xaaaaaaaa,
 424:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		0x33333333,
 425:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		0xcccccccc,
 426:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	};
 427:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	uint32_t rd_data[4] = {0};
 428:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	uint32_t test_addr;
 429:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef CONFIG_CAL_PERF
 430:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	uint32_t ts, te, tav = 0;
 431:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	ts = timerN_get_count(FREERUN_TIMERn);
 432:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 433:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 434:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	if (base == DDRP0_BASE){
 435:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		test_addr = 0x04000000;
 436:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
 437:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	else {
 438:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		test_addr = 0x04000010;
 439:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}	
 440:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 441:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//Step 3
 442:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	prvWrite4W(test_addr, pattern);
 443:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 444:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	for (int i = 0; i < 4; i++) {
 445:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v = GETREG32(base + DX0DQSTR + 0x40 * i);
 446:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v &= ~((7 << 20) | (7 << 23));
 447:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		for (int j = 0; j < 8; j ++) {
 448:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			SETREG32(base + DX0DQSTR + 0x40 * i, v | (j << 20) | (j << 23));
 449:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			prvRead4W(test_addr, rd_data);
 450:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			prvITM_SW_Reset(base);
 451:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			if (((rd_data[0] & (0xFF << (8 * i))) != (pattern[0] & (0xFF << (8 * i)))) ||
 452:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				((rd_data[2] & (0xFF << (8 * i))) != (pattern[2] & (0xFF << (8 * i))))) {
 453:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					res[i][0][j] = 0;
 454:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 455:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			else {
 456:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					res[i][0][j] = 1;
 457:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 458:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			if (((rd_data[1] & (0xFF << (8 * i))) != (pattern[1] & (0xFF << (8 * i)))) ||
 459:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				((rd_data[3] & (0xFF << (8 * i))) != (pattern[3] & (0xFF << (8 * i))))) {
 460:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					res[i][1][j] = 0;
 461:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 462:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			else {
 463:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					res[i][1][j] = 1;
 464:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 465:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
 466:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
 467:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 468:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef _DEBUG
 469:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	int final_setting[4][2];
 470:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 471:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	for (int i = 0; i < 4; i++) {
 472:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		int stp, enp, cnt;
 473:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		char *t_res;
 474:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 475:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v = GETREG32(base + DX0DQSTR + 0x40 * i);
 476:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v &= ~((7 << 20) | (7 << 23));
 477:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		cnt = 0;
 478:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		enp = stp = -1;
 479:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		t_res = (char *)res[i][0];
 480:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		do {
 481:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			if (t_res[cnt]) {
 482:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				if (stp < 0) {
 483:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					enp = stp = cnt;
 484:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				}
 485:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				else {
 486:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					enp = cnt;
 487:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				}
 488:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 489:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			else {
 490:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				if (stp >= 0) {
 491:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					break;
 492:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				}
 493:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 494:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		} while (++cnt < 8);
 495:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		if (stp >=0) {
 496:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			stp = (stp + enp) >> 1;
 497:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			v |= stp << 20;
 498:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef _DEBUG
 499:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			final_setting[i][0] = stp;
 500:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 501:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			ret |= 1 << (i * 2);
 502:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
 503:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		cnt = 0;
 504:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		enp = stp = -1;
 505:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		t_res = (char *)res[i][1];
 506:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		do {
 507:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			if (t_res[cnt]) {
 508:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				if (stp < 0) {
 509:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					enp = stp = cnt;
 510:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				}
 511:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				else {
 512:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					enp = cnt;
 513:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				}
 514:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 515:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			else {
 516:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				if (stp >= 0) {
 517:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					break;
 518:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				}
 519:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 520:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		} while (++cnt < 8);
 521:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		if (stp >=0) {
 522:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			stp = (stp + enp) >> 1;
 523:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			v |= stp << 23;
 524:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef _DEBUG
 525:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			final_setting[i][1] = stp;
 526:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 527:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			ret |= 2 << (i * 2);
 528:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
 529:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 530:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		SETREG32(base + DX0DQSTR + 0x40 * i, v);
 531:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
 532:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	prvITM_SW_Reset(base);
 533:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 534:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef CONFIG_CAL_PERF
 535:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	te = timerN_get_count(FREERUN_TIMERn);
 536:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	if (te > ts) {
 537:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		tav += (0xFFFFFFFF - te) + ts;
 538:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
 539:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	else {
 540:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		tav += ts - te;
 541:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
 542:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	printf("%"PRIx32"\n", tav);
 543:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 544:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 545:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef _DEBUG
 546:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	printf("DQS:%#x\n", base);
 547:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	for (int i = 0; i < 4; i++) {
 548:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		printf("Byte %d(DQS DL=%d, DQSN DL=%d):\n", i, final_setting[i][0], final_setting[i][1]);
 549:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		for (int j = 0; j < 2; j++) {
 550:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			printf("\t %s:", j?"DQSN":"DQS");
 551:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			for (int k = 0; k < 8; k++) {
 552:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				printf(" %c", (res[i][j][k])?'O':'X');
 553:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 554:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			printf("\n");
 555:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
 556:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
 557:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 558:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	return (ret == 0xFF)?0:-1;
 559:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
 560:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 561:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef DDR_800
 562:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** void DDR_MCTL_init (void)
 563:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** {
 564:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0304, 0x00000001);
 565:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0030, 0x00000001);
 566:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //GETREG32(DDRC_BASE+0x0004);
 567:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0000 ,0x03040000);
 568:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0000 ,0x03040008);
 569:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0000 ,0x03040008);
 570:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0000 ,0x03040008);
 571:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0000 ,0x03040008);
 572:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0000 ,0x03040008);
 573:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0000 ,0x03040008);
 574:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0010 ,0x00000030);
 575:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0010 ,0x00000030);
 576:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0010 ,0x00006030);
 577:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0010 ,0x00006030);
 578:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0014 ,0x0000f322);
 579:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0020 ,0x00000000);
 580:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0020 ,0x00000000);
 581:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0020 ,0x00000000);
 582:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0024 ,0xf15f7793);
 583:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0030 ,0x00000000);
 584:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0030 ,0x00000002);
 585:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0030 ,0x00000002);
 586:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0030 ,0x00000002);
 587:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0030 ,0x00000002);
 588:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0034 ,0x00402001);
 589:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0034 ,0x00400501);
 590:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0034 ,0x00170501);
 591:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0038 ,0x00000003);
 592:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0038 ,0x00000003);
 593:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0038 ,0x00e50003);
 594:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0050 ,0x00210000);
 595:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0050 ,0x00210050);
 596:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0050 ,0x00217050);
 597:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0050 ,0x00d17050);
 598:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0054 ,0x0000000c);
 599:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0054 ,0x000b000c);
 600:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0060 ,0x00000000);
 601:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0060 ,0x00000000);
 602:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0064 ,0x0062002a);
 603:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0064 ,0x0062002a);
 604:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0064 ,0x002a002a);
 605:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00c0 ,0x00000000);
 606:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00c0 ,0x00000000);
 607:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x00c0 ,0x00000000);
 608:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00d0 ,0x00020003);
 609:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00d0 ,0x00030003);
 610:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x00d0 ,0x40030003);
 611:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x00d4 ,0x00000007);
 612:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00d8 ,0x00000d06);
 613:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x00d8 ,0x00000806);
 614:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00dc ,0x00000044);
 615:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x00dc ,0x00830044);
 616:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00e0 ,0x00000000);
 617:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x00e0 ,0x00020000);
 618:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00e4 ,0x00100003);
 619:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x00e4 ,0x00080003);
 620:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00f0 ,0x00000000);
 621:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x00f0 ,0x00000000);
 622:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00f4 ,0x0000066e);
 623:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00f4 ,0x0000067e);
 624:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x00f4 ,0x0000037e);
 625:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0100 ,0x0f101b08);
 626:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0100 ,0x0f100c08);
 627:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0100 ,0x0f0a0c08);
 628:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0100 ,0x070a0608);
 629:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0104 ,0x0008040d);
 630:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0104 ,0x0008020d);
 631:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0104 ,0x0002020d);
 632:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0108 ,0x03050606);
 633:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0108 ,0x03050606);
 634:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0108 ,0x03030606);
 635:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRC_BASE+0x0108 ,0x02030606);
 636:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0108 ,0x02030806);
 637:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x010c ,0x00505000);
 638:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x010c ,0x00505000);
 639:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0110 ,0x05040405);
 640:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0110 ,0x05040205);
 641:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0110 ,0x05020205);
 642:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0110 ,0x04020205);
 643:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0114 ,0x05050403);
 644:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0114 ,0x05050303);
 645:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0114 ,0x050d0303);
 646:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0114 ,0x0c0d0303);
 647:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0118 ,0x02020004);
 648:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0118 ,0x020f0004);
 649:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0118 ,0x020f0004);
 650:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x011c ,0x00000209);
 651:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x011c ,0x00000209);
 652:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// // SETREG32(DDRC_BASE+0x0120 ,0x00004401);
 653:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0120 ,0x00002801);
 654:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0138 ,0x0000002c);
 655:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0180 ,0x02000012);
 656:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0180 ,0x00480012);
 657:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0180 ,0x00480012);
 658:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0180 ,0x40480012);
 659:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0180 ,0x40480012);
 660:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0184 ,0x02000070);
 661:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0184 ,0x00a00070);
 662:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0188 ,0x00000000);
 663:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0190 ,0x07020001);
 664:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0190 ,0x07020101);
 665:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0190 ,0x07020101);
 666:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0190 ,0x07030101);
 667:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0190 ,0x07030101);
 668:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0190 ,0x02020001);
 669:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0194 ,0x00000402);
 670:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0194 ,0x00000202);
 671:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0194 ,0x00030202);
 672:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0198 ,0x07000000);
 673:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0198 ,0x07000020);
 674:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0198 ,0x07000020);
 675:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0198 ,0x0700b020);
 676:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0198 ,0x0701b020);
 677:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0198 ,0x0701b020);
 678:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0198 ,0x0701b020);
 679:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x01a0 ,0x00400005);
 680:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x01a0 ,0x00400005);
 681:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x01a0 ,0x20400005);
 682:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x01a0 ,0x60400005);
 683:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x01a0 ,0x60400005);
 684:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x01a4 ,0x0001007c);
 685:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x01a4 ,0x001b007c);
 686:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x01a8 ,0x80000000);
 687:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x01b0 ,0x00000001);
 688:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x01b0 ,0x00000001);
 689:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x01b0 ,0x00000001);
 690:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x01b0 ,0x00000001);
 691:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0200 ,0x00000010);
 692:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0204 ,0x00000017);
 693:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0204 ,0x00000017);
 694:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0204 ,0x00000017);
 695:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0208 ,0x00000000);
 696:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0208 ,0x00000500);
 697:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0208 ,0x00060500);
 698:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0208 ,0x00060500);
 699:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x020c ,0x00000000);
 700:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x020c ,0x00000000);
 701:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x020c ,0x00030000);
 702:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x020c ,0x04030000);
 703:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0210 ,0x0000000f);
 704:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0210 ,0x00000f0f);
 705:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0214 ,0x0000000b);
 706:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0214 ,0x0000020b);
 707:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0214 ,0x000f020b);
 708:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0214 ,0x0a0f020b);
 709:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0218 ,0x0000000a);
 710:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0218 ,0x0000040a);
 711:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0218 ,0x0006040a);
 712:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0218 ,0x0f06040a);
 713:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0218 ,0x8f06040a);
 714:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0224 ,0x00000006);
 715:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0224 ,0x00000a06);
 716:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0224 ,0x00060a06);
 717:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0224 ,0x09060a06);
 718:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0228 ,0x00000000);
 719:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0228 ,0x00000500);
 720:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0228 ,0x00010500);
 721:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0228 ,0x06010500);
 722:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x022c ,0x00000008);
 723:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//cs 0   : 0x200[4:0]    6	22 16
 724:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//cs 1   : 0x200[12:8]   7	22 16
 725:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//bank 0 : 0x204 [4:0]   2	23 17	25
 726:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//bank 1 : 0x204 [12:8]  3	23 17	26
 727:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//bank 2 : 0x204 [20:16] 4	23 17	27
 728:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//col 2  : 0x208 [3:0]   2	0	2
 729:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//col 3  : 0x208 [11:8]  3	0	3
 730:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//col 4  : 0x208 [19:16] 4	0	4
 731:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//col 5  : 0x208 [27:24] 5	0	5
 732:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//col 6  : 0x20c [3:0]   6	0	6
 733:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//col 7  : 0x20c [11:8]  7	0	7
 734:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//col 8  : 0x20c [19:16] 8	0	8
 735:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//col 9  : 0x20c [27:24] 9	0	9
 736:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//col 10 : 0x210 [3:0]   10	f
 737:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//col 11 : 0x210 [11:8]  11	f
 738:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 0  : 0x214 [3:0]   6	4	10
 739:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 1  : 0x214 [11:8]  7	4	11
 740:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 2  : 0x214 [19:16] 8
 741:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 11 : 0x214 [27:24] 17	4	21
 742:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 12 : 0x218 [3:0]   18	4	22
 743:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 13 : 0x218 [11:8]  19	4	23
 744:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 14 : 0x218 [19:16] 20	4	24
 745:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 15 : 0x218 [27:24] 21	f
 746:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 747:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 2  : 0x224 [3:0]   8	4	12
 748:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 3  : 0x224 [11:8]  9	4	13
 749:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 4  : 0x224 [19:16] 10	4	14
 750:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 5  : 0x224 [27:24] 11	4	15
 751:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 6  : 0x228 [3:0]   12	4	16
 752:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 7  : 0x228 [11:8]  13	4	17
 753:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 8  : 0x228 [19:16] 14	4	18
 754:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 9  : 0x228 [27:24] 15	4	19
 755:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 756:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0200, 0x00000016);//cs
 757:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0204, 0x00080808);//bank 2 1 0
 758:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0208, 0x00000000);//col 5 4 3 2
 759:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x020c, 0x00000000);//col 9 8 7 6
 760:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0210, 0x00000f0f);//col 11 10
 761:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0214, 0x07070707);//row 11 10 1  0
 762:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0218, 0x0f070707);//row 15 14 13 12
 763:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0224, 0x07070707);//row 5  4  3  2
 764:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0228, 0x07070707);//row 9  8  7  6
 765:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//======================================================================
 766:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0240 ,0x04000458);
 767:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0240 ,0x04000e58);
 768:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0240 ,0x041b0e58);
 769:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0240 ,0x041b0e58);
 770:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0244 ,0x00002210);
 771:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0244 ,0x00002230);
 772:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0244 ,0x00002130);
 773:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0244 ,0x00002130);
 774:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0250 ,0x00001c05);
 775:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0250 ,0x00001c05);
 776:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0250 ,0x00001c01);
 777:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0250 ,0x00001c01);
 778:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0250 ,0x005c1c01);
 779:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0250 ,0x795c1c01);
 780:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0254 ,0x0000001d);
 781:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x025c ,0x0f00ac4f);
 782:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x025c ,0x4400ac4f);
 783:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0264 ,0x0f00e165);
 784:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0264 ,0x3200e165);
 785:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x026c ,0x0f0037e7);
 786:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x026c ,0x7f0037e7);
 787:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0300 ,0x00000000);
 788:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0300 ,0x00000010);
 789:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0304 ,0x00000000);
 790:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0304 ,0x00000000);
 791:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x030c ,0x00000000);
 792:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x030c ,0x00000000);
 793:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x030c ,0x00000000);
 794:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x030c ,0x00000000);
 795:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0320 ,0x00000001);
 796:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x036c ,0x00110011);
 797:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x036c ,0x00110011);
 798:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x036c ,0x00110011);
 799:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x036c ,0x00100011);
 800:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x036c ,0x00100011);
 801:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x036c ,0x00100011);
 802:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2020 ,0x00000000);
 803:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2020 ,0x00000000);
 804:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2020 ,0x00000000);
 805:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2024 ,0xf15f7793);
 806:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2050 ,0x00210000);
 807:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2050 ,0x00210050);
 808:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2050 ,0x00217050);
 809:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2050 ,0x00d17050);
 810:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2064 ,0x0062002a);
 811:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2064 ,0x0062002a);
 812:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2064 ,0x002a002a);
 813:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x20dc ,0x00000044);
 814:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x20dc ,0x00830044);
 815:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x20e0 ,0x00000000);
 816:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x20e0 ,0x00020000);
 817:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2100 ,0x0f101b08);
 818:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2100 ,0x0f100c08);
 819:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2100 ,0x0f0a0c08);
 820:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2100 ,0x070a0608);
 821:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2104 ,0x0008040d);
 822:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2104 ,0x0008020d);
 823:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2104 ,0x0002020d);
 824:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2108 ,0x03050606);
 825:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2108 ,0x03050606);
 826:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2108 ,0x03030606);
 827:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2108 ,0x02030606);
 828:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x210c ,0x00505000);
 829:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x210c ,0x00505000);
 830:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2110 ,0x05040405);
 831:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2110 ,0x05040205);
 832:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2110 ,0x05020205);
 833:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2110 ,0x04020205);
 834:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2114 ,0x05050403);
 835:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2114 ,0x05050303);
 836:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2114 ,0x050d0303);
 837:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2114 ,0x0c0d0303);
 838:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2118 ,0x02020004);
 839:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2118 ,0x020f0004);
 840:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2118 ,0x020f0004);
 841:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x211c ,0x00000209);
 842:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x211c ,0x00000209);
 843:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2120 ,0x00004401);
 844:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2120 ,0x00002801);
 845:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2138 ,0x0000002c);
 846:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2180 ,0x02000012);
 847:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2180 ,0x00480012);
 848:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2180 ,0x00480012);
 849:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2180 ,0x40480012);
 850:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2180 ,0x40480012);
 851:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2190 ,0x07020001);
 852:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2190 ,0x07020101);
 853:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2190 ,0x07020101);
 854:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2190 ,0x07030101);
 855:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2190 ,0x07030101);
 856:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2190 ,0x02030101);
 857:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2194 ,0x00000402);
 858:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2194 ,0x00000202);
 859:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2194 ,0x00030202);
 860:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2240 ,0x04000458);
 861:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2240 ,0x04000e58);
 862:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2240 ,0x041b0e58);
 863:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2240 ,0x041b0e58);
 864:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0400 ,0x00000010);
 865:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0404 ,0x00005086);
 866:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0408 ,0x00004336);
 867:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0490 ,0x00000001);
 868:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0494 ,0x0021000a);
 869:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0498 ,0x0390019d);
 870:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x049c ,0x00000001);
 871:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x04a0 ,0x000002a0);
 872:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x04b4 ,0x000061de);
 873:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x04b8 ,0x00004293);
 874:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0544 ,0x00210000);
 875:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0548 ,0x009b01b9);
 876:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x054c ,0x0011000a);
 877:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0550 ,0x000004f7);
 878:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0564 ,0x0000008c);
 879:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0568 ,0x0000735e);
 880:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x05f4 ,0x00210006);
 881:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x05f8 ,0x05e003ae);
 882:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x05fc ,0x00000006);
 883:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0600 ,0x000003a2);
 884:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0614 ,0x00004268);
 885:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0618 ,0x0000238b);
 886:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x06a0 ,0x00000001);
 887:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x06a4 ,0x00110001);
 888:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x06a8 ,0x001c0026);
 889:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x06ac ,0x00010003);
 890:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x06b0 ,0x00000035);
 891:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x06c4 ,0x000042bf);
 892:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x06c8 ,0x0000225b);
 893:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0750 ,0x00000001);
 894:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0754 ,0x00210002);
 895:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0758 ,0x004b0576);
 896:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x075c ,0x0000000a);
 897:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0760 ,0x00000570);
 898:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0490 ,0x00000001);
 899:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0540 ,0x00000001);
 900:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x05f0 ,0x00000001);
 901:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x06a0 ,0x00000001);
 902:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0750 ,0x00000001);
 903:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	GETREG32(DDRC_BASE+0x0060);
 904:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
 905:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 906:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** void DDR_MCTL_init_2 (void)
 907:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** {
 908:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0304, 0x00000000);
 909:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //GETREG32(DDRC_BASE+0x0030);
 910:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0030, 0x00000002);
 911:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //GETREG32(DDRC_BASE+0x0030);
 912:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//Debug--------------------------------
 913:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0030, 0x00000000);
 914:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-----------------------------------
 915:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0320, 0x00000000);
 916:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x01b0, 0x00000000);
 917:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
 918:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 919:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** void DDR_MCTL_init_3 (void)
 920:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** {
 921:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	unsigned int get_value,pgsr_ok;
 922:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 923:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	////
 924:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x01b0, 0x00000001);
 925:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0320, 0x00000001);
 926:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do {
 927:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32(DDRC_BASE + 0x0324 );
 928:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value   & 0x1;
 929:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( pgsr_ok != 0x1 );
 930:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 931:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do {
 932:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32(DDRC_BASE + 0x0004 );
 933:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value   & 0x1;
 934:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( pgsr_ok != 0x1 );
 935:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 936:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0030, 0x00000000);
 937:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0030, 0x00000002);
 938:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0030, 0x00000002);
 939:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0030, 0x00000000);
 940:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	GETREG32(DDRC_BASE+0x0308);
 941:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	GETREG32(DDRC_BASE+0x0308);
 942:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
 943:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 944:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** void DDRPHY_init0 (void)
 945:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** {
 946:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	unsigned int get_value,pgsr_ok;
 947:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 948:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DCR,0x0000000d);
 949:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+MR0,0x00000852);
 950:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+MR1,0x00000083);
 951:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+MR2,0x00000004);
 952:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 953:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRP0_BASE+MR3,0x00000002);
 954:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//Disable DDR ODT
 955:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+MR3,0x00000000);
 956:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 957:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DTPR0,0x46918892);
 958:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DTPR1,0x19341088);
 959:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DTPR2,0x0647a0c8);
 960:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+PGCR,0x018c2e02);
 961:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DXCCR, 0x00000c40);
 962:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 963:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRP0_BASE+DSGCR ,0xfa00025f);
 964:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//For HDR mode
 965:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DSGCR ,0xfa001a5f);
 966:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 967:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value = GETREG32(DDRP0_BASE + DX0GCR);
 968:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value &= ~(3 << 9);
 969:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE + DX0GCR, get_value);
 970:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value = GETREG32(DDRP0_BASE + DX1GCR);
 971:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value &= ~(3 << 9);
 972:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE + DX1GCR, get_value);
 973:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value = GETREG32(DDRP0_BASE + DX2GCR);
 974:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value &= ~(3 << 9);
 975:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE + DX2GCR, get_value);
 976:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value = GETREG32(DDRP0_BASE + DX3GCR);
 977:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value &= ~(3 << 9);
 978:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE + DX3GCR,  get_value);
 979:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 980:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DX0DQSTR ,0x3db0f000);
 981:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DX1DQSTR ,0x3db0f000);
 982:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DX2DQSTR ,0x3db0f000);
 983:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DX3DQSTR ,0x3db0f000);
 984:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 1103.000 ns: [BENCH] Polling register at address 0x3 on bits [0:0] for value 1 ...
 985:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 986:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do {
 987:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP0_BASE + PGSR );
 988:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value   & 0x1;
 989:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( pgsr_ok != 0x1 );
 990:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 991:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value = 0;
 992:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	pgsr_ok = 0;
 993:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #if 0
 994:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 1893.000 ns: [BENCH] PHY initialization done...
 995:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 1892.812 ns: [CFG] Data out: Q = 00000007
 996:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//
 997:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+PIR, 0x000000c1);
 998:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRP0_BASE+PIR, 0x00040001);
 999:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 1910.000 ns: [BENCH] Polling register at address 0x3 on bits [3:0] for value 15 ...
1000:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do {
1001:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP0_BASE + PGSR );
1002:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value   & 0x1f;
1003:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( pgsr_ok != 0x1f );
1004:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #else
1005:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+PTR0, 0x003FFFFF);
1006:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+PTR1, 0x07FFFFFF);
1007:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//DLLSRST + DLLLOCK + ZCAL + ITMSRST
1008:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+PIR, 0x0000001F);
1009:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do {
1010:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP0_BASE + PGSR );
1011:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value & 0x7;
1012:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( pgsr_ok != 0x7 );
1013:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1014:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//DRAMINIT
1015:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+PIR, 0x00000041);
1016:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do {
1017:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP0_BASE + PGSR );
1018:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value & 0x1;
1019:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( !pgsr_ok );
1020:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1021:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #  if 0
1022:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//QSTRN
1023:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+PIR, 0x00000081);
1024:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do {
1025:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP0_BASE + PGSR );
1026:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value & 0x1;
1027:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( !pgsr_ok );
1028:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//RVTRN
1029:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+PIR, 0x00000101);
1030:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do {
1031:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP0_BASE + PGSR );
1032:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value & 0x1;
1033:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( !pgsr_ok );
1034:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #  endif
1035:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
1036:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+PIR, 0x00000011);
1037:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do {
1038:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP0_BASE + PGSR );
1039:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value   & 0x1;
1040:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( !pgsr_ok );
1041:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	udelay(15);
1042:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1043:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 5849.000 ns: [BENCH] PUB initialization done...
1044:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 5849.062 ns: [CFG] Data out: Q = 0000001f
1045:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 5860.312 ns: [SYS] END OF INITIALIZATION
1046:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
1047:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1048:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** void DDRPHY_init1 (void)
1049:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** {
1050:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	unsigned int get_value,pgsr_ok;
1051:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1052:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DCR,0x0000000d);
1053:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+MR0,0x00000852);
1054:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+MR1,0x00000083);
1055:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+MR2,0x00000004);
1056:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1057:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRP1_BASE+MR3,0x00000002);
1058:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//Disable DDR ODT
1059:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+MR3,0x00000000);
1060:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1061:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DTPR0,0x46918892);
1062:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DTPR1,0x19341088);
1063:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DTPR2,0x0647a0c8);
1064:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+PGCR,0x018c2e02);
1065:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DXCCR, 0x00000c40);
1066:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1067:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRP1_BASE+DSGCR ,0xfa00025f);
1068:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//For HDR mode
1069:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DSGCR ,0xfa001a5f);
1070:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1071:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value = GETREG32(DDRP1_BASE + DX0GCR);
1072:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value &= ~(3 << 9);
1073:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE + DX0GCR,  get_value);
1074:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value = GETREG32(DDRP1_BASE + DX1GCR);
1075:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value &= ~(3 << 9);
1076:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE + DX1GCR,  get_value);
1077:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value = GETREG32(DDRP1_BASE + DX2GCR);
1078:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value &= ~(3 << 9);
1079:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE + DX2GCR,  get_value);
1080:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value = GETREG32(DDRP1_BASE + DX3GCR);
1081:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value &= ~(3 << 9);
1082:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE + DX3GCR,  get_value);
1083:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1084:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DX0DQSTR ,0x3db0f000);
1085:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DX1DQSTR ,0x3db0f000);
1086:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DX2DQSTR ,0x3db0f000);
1087:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DX3DQSTR ,0x3db0f000);
1088:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 1103.000 ns: [BENCH] Polling register at address 0x3 on bits [0:0] for value 1 ...
1089:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1090:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do {
1091:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		  get_value = GETREG32( DDRP1_BASE + PGSR );
1092:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		  pgsr_ok =  get_value   & 0x1;
1093:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( pgsr_ok != 0x1 );
1094:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1095:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	 get_value = 0;
1096:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	 pgsr_ok = 0;
1097:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1098:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #if 0
1099:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 1893.000 ns: [BENCH] PHY initialization done...
1100:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 1892.812 ns: [CFG] Data out: Q = 00000007
1101:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//
1102:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+PIR, 0x000000c1);
1103:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRP1_BASE+PIR, 0x00040001);
1104:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 1910.000 ns: [BENCH] Polling register at address 0x3 on bits [3:0] for value 15 ...
1105:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do {
1106:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP1_BASE + PGSR );
1107:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value   & 0x1f;
1108:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( pgsr_ok != 0x1f );
1109:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #else
1110:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+PTR0, 0x003FFFFF);
1111:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+PTR1, 0x07FFFFFF);
1112:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//DLLSRST + DLLLOCK + ZCAL + ITMSRST
1113:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+PIR, 0x0000001F);
1114:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do {
1115:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP1_BASE + PGSR );
1116:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value   & 0x7;
1117:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( pgsr_ok != 0x7 );
1118:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1119:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//DRAMINIT
1120:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+PIR, 0x00000041);
1121:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do {
1122:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP1_BASE + PGSR );
1123:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value   & 0x1;
1124:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( !pgsr_ok );
1125:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1126:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #  if 0
1127:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//QSTRN
1128:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+PIR, 0x00000081);
1129:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do {
1130:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP1_BASE + PGSR );
1131:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value   & 0x1;
1132:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( !pgsr_ok );
1133:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//RVTRN
1134:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+PIR, 0x00000101);
1135:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do {
1136:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP1_BASE + PGSR );
1137:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value   & 0x1;
1138:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( pgsr_ok != 0x1 );
1139:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #  endif
1140:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
1141:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+PIR, 0x00000011);
1142:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do {
1143:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP1_BASE + PGSR );
1144:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value & 0x1;
1145:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( !pgsr_ok );
1146:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	udelay(15);
1147:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 5849.000 ns: [BENCH] PUB initialization done...
1148:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 5849.062 ns: [CFG] Data out: Q = 0000001f
1149:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 5860.312 ns: [SYS] END OF INITIALIZATION
1150:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
1151:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifndef LPDDR_TRAINING
1152:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define LPDDR_TRAINING 1
1153:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
1154:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** int DDR_Init (int bp0p1)
1155:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** {
1156:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** //DDR CTRL INIT
1157:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(SCU_BASE + 0x3c, 0x00007f00);
1158:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(SCU_BASE + 0x44, 0x000c0000);
1159:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//deassert DDRPHY core reset and DDRPHY APB reset
1160:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(SCU_BASE + 0x44, 0x00000000);
1161:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(SCU_BASE + 0x3c, 0x00007d00);
1162:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	udelay(20);
1163:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	DDR_MCTL_init();
1164:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(SCU_BASE + 0x3c, 0x00000000);
1165:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	DDR_MCTL_init_2();
1166:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1167:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	if (bp0p1) {
1168:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//DDR PHY INIT
1169:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//SETREG32(SCU_BASE + 0x44, 0x00080000);
1170:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//wait_cycles(10);
1171:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//udelay(12);
1172:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		DDRPHY_init0();
1173:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1174:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//SETREG32(SCU_BASE + 0x44, 0x00000000);
1175:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//wait_cycles(10);
1176:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//udelay(12);
1177:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		DDRPHY_init1();
1178:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
1179:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	else {
1180:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//DDR PHY INIT
1181:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//SETREG32(SCU_BASE + 0x44, 0x00040000);
1182:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//wait_cycles(10);
1183:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//udelay(12);
1184:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		DDRPHY_init1();
1185:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1186:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//SETREG32(SCU_BASE + 0x44, 0x00000000);
1187:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//wait_cycles(10);
1188:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//udelay(12);
1189:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		DDRPHY_init0();
1190:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
1191:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	DDR_MCTL_init_3();
1192:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1193:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #if (LPDDR_TRAINING == 1)
1194:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	if (prvSW_DQS_GW_Training(DDRP0_BASE))
1195:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		return -1;
1196:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	if (prvSW_DQS_GW_Training(DDRP1_BASE))
1197:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		return -1;
1198:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	if (prvSW_DQS_Training(DDRP0_BASE))
1199:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		return -1;
1200:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	if (prvSW_DQS_Training(DDRP1_BASE))
1201:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		return -1;
1202:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
1203:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1204:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	return 0;
1205:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
1206:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1207:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #else
1208:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1209:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DDRPHYPIR(v)					\
1210:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** ({							\
1211:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	uint32_t val;					\
1212:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE + PIR, (v));		\
1213:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE + PIR, (v));		\
1214:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do {						\
1215:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		val = GETREG32( DDRP0_BASE + PGSR );	\
1216:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( !(val & 0x1) );			\
1217:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do {						\
1218:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		val = GETREG32( DDRP1_BASE + PGSR );	\
1219:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( !(val & 0x1) );			\
1220:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c ****  })
1221:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1222:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #define DDRPHYMASKWRITE(r, v, m)			\
1223:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** ({							\
1224:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	uint32_t val;					\
1225:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	val = GETREG32(DDRP0_BASE + r);			\
1226:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	val &= ~(m);					\
1227:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	val |= (v);					\
1228:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE + r, val);			\
1229:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	val = GETREG32(DDRP1_BASE + r);			\
1230:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	val &= ~(m);					\
1231:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	val |= (v);					\
1232:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE + r, val);			\
1233:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c ****  })
1234:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** static uint32_t DXDQSTR[2][4] = {
1235:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	{0x3db00001, 0x3db00001, 0x3db00001, 0x3db00001},
1236:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	{0x3db00001, 0x3db00001, 0x3db00001, 0x3db00001},
1237:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** };
1238:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** static void DDR_Update_TrainingValue(void)
1239:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** {
  22              		.loc 1 1239 0
  23              		.cfi_startproc
  24              		@ args = 0, pretend = 0, frame = 0
  25              		@ frame_needed = 0, uses_anonymous_args = 0
  26              		@ link register save eliminated.
  27              	.LVL0:
  28              	.LBB35:
  29              	.LBB36:
1240:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	for(int i = 0; i < 2; i++) {
1241:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		for(int j = 0; j < 4; j++) {
1242:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			DXDQSTR[i][j] = GETREG32(DDRP0_BASE + i * 0x1000 + DX0DQSTR + 0x40 * j);
  30              		.loc 1 1242 0
  31 0000 48209FE5 		ldr	r2, .L2
  32 0004 48309FE5 		ldr	r3, .L2+4
  33 0008 D41192E5 		ldr	r1, [r2, #468]
  34 000c 001083E5 		str	r1, [r3]
  35              	.LVL1:
  36 0010 141292E5 		ldr	r1, [r2, #532]
  37 0014 041083E5 		str	r1, [r3, #4]
  38              	.LVL2:
  39 0018 541292E5 		ldr	r1, [r2, #596]
  40 001c 942292E5 		ldr	r2, [r2, #660]
  41 0020 0C2083E5 		str	r2, [r3, #12]
  42 0024 2C209FE5 		ldr	r2, .L2+8
  43 0028 081083E5 		str	r1, [r3, #8]
  44              	.LVL3:
  45 002c D41192E5 		ldr	r1, [r2, #468]
  46 0030 101083E5 		str	r1, [r3, #16]
  47              	.LVL4:
  48 0034 141292E5 		ldr	r1, [r2, #532]
  49 0038 141083E5 		str	r1, [r3, #20]
  50              	.LVL5:
  51 003c 541292E5 		ldr	r1, [r2, #596]
  52 0040 942292E5 		ldr	r2, [r2, #660]
  53 0044 181083E5 		str	r1, [r3, #24]
  54              	.LVL6:
  55 0048 1C2083E5 		str	r2, [r3, #28]
  56              	.LVL7:
  57 004c 1EFF2FE1 		bx	lr
  58              	.L3:
  59              		.align	2
  60              	.L2:
  61 0050 00600302 		.word	33775616
  62 0054 00000000 		.word	.LANCHOR0
  63 0058 00700302 		.word	33779712
  64              	.LBE36:
  65              	.LBE35:
  66              		.cfi_endproc
  67              	.LFE5:
  69              		.section	.text.prvITM_SW_Reset,"ax",%progbits
  70              		.align	2
  72              	prvITM_SW_Reset:
  73              	.LFB2:
 227:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	unsigned int v;
  74              		.loc 1 227 0
  75              		.cfi_startproc
  76              		@ args = 0, pretend = 0, frame = 0
  77              		@ frame_needed = 0, uses_anonymous_args = 0
  78              		@ link register save eliminated.
  79              	.LVL8:
 229:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c ****   	do {
  80              		.loc 1 229 0
  81 0000 1130A0E3 		mov	r3, #17
  82 0004 043080E5 		str	r3, [r0, #4]
  83              	.L5:
 231:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while(!v);
  84              		.loc 1 231 0 discriminator 1
  85 0008 0C3090E5 		ldr	r3, [r0, #12]
  86              	.LVL9:
 232:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	udelay(15);
  87              		.loc 1 232 0 discriminator 1
  88 000c 010013E3 		tst	r3, #1
  89 0010 FCFFFF0A 		beq	.L5
 233:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
  90              		.loc 1 233 0
  91 0014 0F00A0E3 		mov	r0, #15
  92              	.LVL10:
  93 0018 FEFFFFEA 		b	udelay
  94              	.LVL11:
  95              		.cfi_endproc
  96              	.LFE2:
  98              		.section	.text.prvSW_DQS_GW_Training,"ax",%progbits
  99              		.align	2
 100              		.global	prvSW_DQS_GW_Training
 102              	prvSW_DQS_GW_Training:
 103              	.LFB3:
 241:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	int ret = 0;
 104              		.loc 1 241 0
 105              		.cfi_startproc
 106              		@ args = 0, pretend = 0, frame = 192
 107              		@ frame_needed = 0, uses_anonymous_args = 0
 108              	.LVL12:
 245:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		0x55555555,
 109              		.loc 1 245 0
 110 0000 D4339FE5 		ldr	r3, .L49
 241:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	int ret = 0;
 111              		.loc 1 241 0
 112 0004 F04F2DE9 		stmfd	sp!, {r4, r5, r6, r7, r8, r9, r10, fp, lr}
 113              	.LCFI0:
 114              		.cfi_def_cfa_offset 36
 115              		.cfi_offset 4, -36
 116              		.cfi_offset 5, -32
 117              		.cfi_offset 6, -28
 118              		.cfi_offset 7, -24
 119              		.cfi_offset 8, -20
 120              		.cfi_offset 9, -16
 121              		.cfi_offset 10, -12
 122              		.cfi_offset 11, -8
 123              		.cfi_offset 14, -4
 124 0008 C4D04DE2 		sub	sp, sp, #196
 125              	.LCFI1:
 126              		.cfi_def_cfa_offset 232
 241:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	int ret = 0;
 127              		.loc 1 241 0
 128 000c 0040A0E1 		mov	r4, r0
 245:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		0x55555555,
 129              		.loc 1 245 0
 130 0010 30908DE2 		add	r9, sp, #48
 131 0014 0F0093E8 		ldmia	r3, {r0, r1, r2, r3}
 132              	.LVL13:
 133 0018 0F0089E8 		stmia	r9, {r0, r1, r2, r3}
 251:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	uint32_t test_addr;
 134              		.loc 1 251 0
 135 001c 0010A0E3 		mov	r1, #0
 136 0020 40008DE2 		add	r0, sp, #64
 137 0024 1020A0E3 		mov	r2, #16
 138 0028 FEFFFFEB 		bl	memset
 139              	.LVL14:
 261:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		test_addr = 0x04000000;
 140              		.loc 1 261 0
 141 002c AC339FE5 		ldr	r3, .L49+4
 270:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 142              		.loc 1 270 0
 143 0030 030054E1 		cmp	r4, r3
 144 0034 A8339FE5 		ldr	r3, .L49+8
 145 0038 0133A003 		moveq	r3, #67108864
 146 003c 0110A013 		movne	r1, #1
 147 0040 0010A003 		moveq	r1, #0
 148 0044 1C308DE5 		str	r3, [sp, #28]
 149              	.LVL15:
 274:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//Disable DFTCMP
 150              		.loc 1 274 0
 151 0048 083094E5 		ldr	r3, [r4, #8]
 152              	.LVL16:
 276:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(base + PGCR, v);
 153              		.loc 1 276 0
 154 004c 0430C3E3 		bic	r3, r3, #4
 155              	.LVL17:
 277:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 156              		.loc 1 277 0
 157 0050 083084E5 		str	r3, [r4, #8]
 158              	.LVL18:
 159              	.LBB37:
 160              	.LBB38:
 217:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			"ldm %[data], {r5-r8} \n\t"
 161              		.loc 1 217 0
 162 0054 1C309DE5 		ldr	r3, [sp, #28]
 163              	.LVL19:
 164              	@ 217 "/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c" 1
 165 0058 E00199E8 		ldm r9, {r5-r8} 
 166 005c E00183E8 		stm r3, {r5-r8} 
 167              		
 168              	@ 0 "" 2
 169              	.LBE38:
 170              	.LBE37:
 283:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	v &= ~(1 << 24);
 171              		.loc 1 283 0
 172 0060 083094E5 		ldr	r3, [r4, #8]
 173              	.LVL20:
 174 0064 07AD84E2 		add	r10, r4, #448
 175 0068 0B0D84E2 		add	r0, r4, #704
 284:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(base + PGCR, v);
 176              		.loc 1 284 0
 177 006c 0134C3E3 		bic	r3, r3, #16777216
 178              	.LVL21:
 285:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 179              		.loc 1 285 0
 180 0070 083084E5 		str	r3, [r4, #8]
 181              	.LVL22:
 182 0074 0A30A0E1 		mov	r3, r10
 183              	.LVL23:
 184              	.L11:
 185              	.LBB39:
 289:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v &= ~0x1;
 186              		.loc 1 289 0 discriminator 3
 187 0078 002093E5 		ldr	r2, [r3]
 188              	.LVL24:
 290:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		SETREG32(base + DX0GCR + 0x40 * i, v);
 189              		.loc 1 290 0 discriminator 3
 190 007c 0120C2E3 		bic	r2, r2, #1
 191              	.LVL25:
 291:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
 192              		.loc 1 291 0 discriminator 3
 193 0080 402083E4 		str	r2, [r3], #64
 288:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v = GETREG32(base + DX0GCR + 0x40 * i);
 194              		.loc 1 288 0 discriminator 3
 195 0084 000053E1 		cmp	r3, r0
 196 0088 FAFFFF1A 		bne	.L11
 197 008c 54339FE5 		ldr	r3, .L49+12
 198 0090 062DA0E3 		mov	r2, #384
 199              	.LVL26:
 288:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v = GETREG32(base + DX0GCR + 0x40 * i);
 200              		.loc 1 288 0 is_stmt 0
 201 0094 0AB0A0E1 		mov	fp, r10
 202 0098 0090A0E3 		mov	r9, #0
 203              	.LVL27:
 204 009c 923123E0 		mla	r3, r2, r1, r3
 205 00a0 10308DE5 		str	r3, [sp, #16]
 206              	.LVL28:
 207              	.L18:
 208              	.LBE39:
 209              	.LBB40:
 295:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v |= 0x1;
 210              		.loc 1 295 0 is_stmt 1
 211 00a4 00309BE5 		ldr	r3, [fp]
 212              	.LVL29:
 297:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v = GETREG32(base + DX0DQSTR + 0x40 * i);
 213              		.loc 1 297 0
 214 00a8 0B20A0E1 		mov	r2, fp
 215 00ac 891089E0 		add	r1, r9, r9, asl #1
 296:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		SETREG32(base + DX0GCR + 0x40 * i, v);
 216              		.loc 1 296 0
 217 00b0 013083E3 		orr	r3, r3, #1
 218              	.LVL30:
 219              	.LBB41:
 300:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			for(int k = 0; k < 4; k++) {
 220              		.loc 1 300 0
 221 00b4 00C0A0E3 		mov	ip, #0
 222              	.LBE41:
 297:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v = GETREG32(base + DX0DQSTR + 0x40 * i);
 223              		.loc 1 297 0
 224 00b8 143082E4 		str	r3, [r2], #20
 298:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v &= ~((7 << 0) | (3 << 12));
 225              		.loc 1 298 0
 226 00bc 14309BE5 		ldr	r3, [fp, #20]
 227              	.LVL31:
 297:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v = GETREG32(base + DX0DQSTR + 0x40 * i);
 228              		.loc 1 297 0
 229 00c0 18208DE5 		str	r2, [sp, #24]
 299:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		for (int j = 0; j < 6; j ++) {
 230              		.loc 1 299 0
 231 00c4 033AC3E3 		bic	r3, r3, #12288
 232              	.LVL32:
 233 00c8 0730C3E3 		bic	r3, r3, #7
 234 00cc 0C308DE5 		str	r3, [sp, #12]
 235              	.LVL33:
 236              	.LBB48:
 237              	.LBB42:
 311:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					((rd_data[1] & (0xFF << (8 * i))) != (pattern[1] & (0xFF << (8 * i)))) ||
 238              		.loc 1 311 0
 239 00d0 FF30A0E3 		mov	r3, #255
 240              	.LVL34:
 241 00d4 1339A0E1 		mov	r3, r3, asl r9
 242 00d8 04308DE5 		str	r3, [sp, #4]
 243 00dc 60308DE2 		add	r3, sp, #96
 244 00e0 011083E0 		add	r1, r3, r1
 245 00e4 10309DE5 		ldr	r3, [sp, #16]
 246 00e8 14308DE5 		str	r3, [sp, #20]
 247              	.LVL35:
 248              	.L12:
 249              	.LBE42:
 250              	.LBE48:
 251              	.LBE40:
 252              	.LBB50:
 288:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v = GETREG32(base + DX0GCR + 0x40 * i);
 253              		.loc 1 288 0
 254 00ec 14209DE5 		ldr	r2, [sp, #20]
 255 00f0 0030A0E3 		mov	r3, #0
 256              	.LVL36:
 257              	.L16:
 258 00f4 28208DE5 		str	r2, [sp, #40]
 259              	.LVL37:
 260              	.LBE50:
 261              	.LBB51:
 262              	.LBB49:
 263              	.LBB47:
 302:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				prvRead4W(test_addr, rd_data);
 264              		.loc 1 302 0
 265 00f8 0C209DE5 		ldr	r2, [sp, #12]
 266 00fc 20308DE5 		str	r3, [sp, #32]
 267 0100 02008CE1 		orr	r0, ip, r2
 268 0104 030680E1 		orr	r0, r0, r3, asl #12
 269 0108 18309DE5 		ldr	r3, [sp, #24]
 270              	.LVL38:
 271 010c 000083E5 		str	r0, [r3]
 272              	.LVL39:
 273              	.LBB43:
 274              	.LBB44:
 206:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			"ldm %[addr], {r5-r8} \n\t"
 275              		.loc 1 206 0
 276 0110 40008DE2 		add	r0, sp, #64
 277              	.LVL40:
 278 0114 2C108DE5 		str	r1, [sp, #44]
 279              	.LBE44:
 280              	.LBE43:
 302:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				prvRead4W(test_addr, rd_data);
 281              		.loc 1 302 0
 282 0118 24C08DE5 		str	ip, [sp, #36]
 283              	.LBB46:
 284              	.LBB45:
 206:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			"ldm %[addr], {r5-r8} \n\t"
 285              		.loc 1 206 0
 286 011c 1C309DE5 		ldr	r3, [sp, #28]
 287              	@ 206 "/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c" 1
 288 0120 E00193E8 		ldm r3, {r5-r8} 
 289 0124 E00180E8 		stm r0, {r5-r8} 
 290              		
 291              	@ 0 "" 2
 292              	.LBE45:
 293              	.LBE46:
 304:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef _DEBUG
 294              		.loc 1 304 0
 295 0128 0400A0E1 		mov	r0, r4
 296              	.LVL41:
 297 012c FEFFFFEB 		bl	prvITM_SW_Reset
 298              	.LVL42:
 306:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				ddr_rdata_for_training[idx][i][j][k][1] = ((rd_data[1] >> (8 * i)) & 0xFF);
 299              		.loc 1 306 0
 300 0130 40509DE5 		ldr	r5, [sp, #64]
 307:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				ddr_rdata_for_training[idx][i][j][k][2] = ((rd_data[2] >> (8 * i)) & 0xFF);
 301              		.loc 1 307 0
 302 0134 44E09DE5 		ldr	lr, [sp, #68]
 306:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				ddr_rdata_for_training[idx][i][j][k][1] = ((rd_data[1] >> (8 * i)) & 0xFF);
 303              		.loc 1 306 0
 304 0138 28209DE5 		ldr	r2, [sp, #40]
 305 013c 3509A0E1 		mov	r0, r5, lsr r9
 308:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				ddr_rdata_for_training[idx][i][j][k][3] = ((rd_data[3] >> (8 * i)) & 0xFF);
 306              		.loc 1 308 0
 307 0140 48709DE5 		ldr	r7, [sp, #72]
 306:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				ddr_rdata_for_training[idx][i][j][k][1] = ((rd_data[1] >> (8 * i)) & 0xFF);
 308              		.loc 1 306 0
 309 0144 010042E5 		strb	r0, [r2, #-1]
 307:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				ddr_rdata_for_training[idx][i][j][k][2] = ((rd_data[2] >> (8 * i)) & 0xFF);
 310              		.loc 1 307 0
 311 0148 3E09A0E1 		mov	r0, lr, lsr r9
 309:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 312              		.loc 1 309 0
 313 014c 4C609DE5 		ldr	r6, [sp, #76]
 307:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				ddr_rdata_for_training[idx][i][j][k][2] = ((rd_data[2] >> (8 * i)) & 0xFF);
 314              		.loc 1 307 0
 315 0150 0000C2E5 		strb	r0, [r2]
 308:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				ddr_rdata_for_training[idx][i][j][k][3] = ((rd_data[3] >> (8 * i)) & 0xFF);
 316              		.loc 1 308 0
 317 0154 3709A0E1 		mov	r0, r7, lsr r9
 311:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					((rd_data[1] & (0xFF << (8 * i))) != (pattern[1] & (0xFF << (8 * i)))) ||
 318              		.loc 1 311 0
 319 0158 04309DE5 		ldr	r3, [sp, #4]
 308:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				ddr_rdata_for_training[idx][i][j][k][3] = ((rd_data[3] >> (8 * i)) & 0xFF);
 320              		.loc 1 308 0
 321 015c 0100C2E5 		strb	r0, [r2, #1]
 309:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 322              		.loc 1 309 0
 323 0160 3609A0E1 		mov	r0, r6, lsr r9
 311:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					((rd_data[1] & (0xFF << (8 * i))) != (pattern[1] & (0xFF << (8 * i)))) ||
 324              		.loc 1 311 0
 325 0164 24C09DE5 		ldr	ip, [sp, #36]
 309:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 326              		.loc 1 309 0
 327 0168 0200C2E5 		strb	r0, [r2, #2]
 311:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					((rd_data[1] & (0xFF << (8 * i))) != (pattern[1] & (0xFF << (8 * i)))) ||
 328              		.loc 1 311 0
 329 016c 30009DE5 		ldr	r0, [sp, #48]
 330 0170 2C109DE5 		ldr	r1, [sp, #44]
 331 0174 050020E0 		eor	r0, r0, r5
 332 0178 000013E1 		tst	r3, r0
 333 017c 20309DE5 		ldr	r3, [sp, #32]
 334 0180 0E00001A 		bne	.L13
 312:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					((rd_data[2] & (0xFF << (8 * i))) != (pattern[2] & (0xFF << (8 * i)))) ||
 335              		.loc 1 312 0 discriminator 1
 336 0184 34509DE5 		ldr	r5, [sp, #52]
 311:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					((rd_data[1] & (0xFF << (8 * i))) != (pattern[1] & (0xFF << (8 * i)))) ||
 337              		.loc 1 311 0 discriminator 1
 338 0188 04009DE5 		ldr	r0, [sp, #4]
 312:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					((rd_data[2] & (0xFF << (8 * i))) != (pattern[2] & (0xFF << (8 * i)))) ||
 339              		.loc 1 312 0 discriminator 1
 340 018c 0E5025E0 		eor	r5, r5, lr
 311:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					((rd_data[1] & (0xFF << (8 * i))) != (pattern[1] & (0xFF << (8 * i)))) ||
 341              		.loc 1 311 0 discriminator 1
 342 0190 050010E1 		tst	r0, r5
 343 0194 0900001A 		bne	.L13
 313:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					((rd_data[3] & (0xFF << (8 * i))) != (pattern[3] & (0xFF << (8 * i))))) {
 344              		.loc 1 313 0
 345 0198 38E09DE5 		ldr	lr, [sp, #56]
 346 019c 07E02EE0 		eor	lr, lr, r7
 312:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					((rd_data[2] & (0xFF << (8 * i))) != (pattern[2] & (0xFF << (8 * i)))) ||
 347              		.loc 1 312 0
 348 01a0 0E0010E1 		tst	r0, lr
 349 01a4 0500001A 		bne	.L13
 314:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 						res[i][j][k] = 0;
 350              		.loc 1 314 0
 351 01a8 3C009DE5 		ldr	r0, [sp, #60]
 313:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					((rd_data[3] & (0xFF << (8 * i))) != (pattern[3] & (0xFF << (8 * i))))) {
 352              		.loc 1 313 0
 353 01ac 04E09DE5 		ldr	lr, [sp, #4]
 314:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 						res[i][j][k] = 0;
 354              		.loc 1 314 0
 355 01b0 060020E0 		eor	r0, r0, r6
 313:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					((rd_data[3] & (0xFF << (8 * i))) != (pattern[3] & (0xFF << (8 * i))))) {
 356              		.loc 1 313 0
 357 01b4 00001EE1 		tst	lr, r0
 318:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				}
 358              		.loc 1 318 0
 359 01b8 0100A003 		moveq	r0, #1
 313:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					((rd_data[3] & (0xFF << (8 * i))) != (pattern[3] & (0xFF << (8 * i))))) {
 360              		.loc 1 313 0
 361 01bc 0000000A 		beq	.L48
 362              	.L13:
 315:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				}
 363              		.loc 1 315 0
 364 01c0 0000A0E3 		mov	r0, #0
 365              	.L48:
 318:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				}
 366              		.loc 1 318 0
 367 01c4 0300C1E7 		strb	r0, [r1, r3]
 368              	.LVL43:
 301:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				SETREG32(base + DX0DQSTR + 0x40 * i, v | j | (k << 12));
 369              		.loc 1 301 0
 370 01c8 013083E2 		add	r3, r3, #1
 371              	.LVL44:
 372 01cc 040053E3 		cmp	r3, #4
 373 01d0 042082E2 		add	r2, r2, #4
 374 01d4 C6FFFF1A 		bne	.L16
 375 01d8 14309DE5 		ldr	r3, [sp, #20]
 376              	.LVL45:
 377              	.LBE47:
 300:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			for(int k = 0; k < 4; k++) {
 378              		.loc 1 300 0 discriminator 2
 379 01dc 01C08CE2 		add	ip, ip, #1
 380              	.LVL46:
 381 01e0 06005CE3 		cmp	ip, #6
 382 01e4 103083E2 		add	r3, r3, #16
 383 01e8 041081E2 		add	r1, r1, #4
 384 01ec 14308DE5 		str	r3, [sp, #20]
 385 01f0 BDFFFF1A 		bne	.L12
 386              	.LBE49:
 322:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v &= ~0x1;
 387              		.loc 1 322 0 discriminator 2
 388 01f4 00309BE5 		ldr	r3, [fp]
 389              	.LVL47:
 390 01f8 089089E2 		add	r9, r9, #8
 294:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v = GETREG32(base + DX0GCR + 0x40 * i);
 391              		.loc 1 294 0 discriminator 2
 392 01fc 200059E3 		cmp	r9, #32
 323:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		SETREG32(base + DX0GCR + 0x40 * i, v);
 393              		.loc 1 323 0 discriminator 2
 394 0200 0130C3E3 		bic	r3, r3, #1
 395              	.LVL48:
 324:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
 396              		.loc 1 324 0 discriminator 2
 397 0204 40308BE4 		str	r3, [fp], #64
 398              	.LVL49:
 399 0208 10309DE5 		ldr	r3, [sp, #16]
 400              	.LVL50:
 401 020c 603083E2 		add	r3, r3, #96
 402 0210 10308DE5 		str	r3, [sp, #16]
 294:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v = GETREG32(base + DX0GCR + 0x40 * i);
 403              		.loc 1 294 0 discriminator 2
 404 0214 A2FFFF1A 		bne	.L18
 405              	.LBE51:
 327:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 406              		.loc 1 327 0
 407 0218 CC319FE5 		ldr	r3, .L49+16
 408 021c 50508DE2 		add	r5, sp, #80
 409 0220 0F0093E8 		ldmia	r3, {r0, r1, r2, r3}
 410 0224 0F0085E8 		stmia	r5, {r0, r1, r2, r3}
 411              	.LVL51:
 412              	.LBB52:
 329:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		int stp, enp;
 413              		.loc 1 329 0
 414 0228 0010A0E3 		mov	r1, #0
 415              	.LBE52:
 242:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	char res[4][6][4];
 416              		.loc 1 242 0
 417 022c 0120A0E1 		mov	r2, r1
 418              	.LVL52:
 419              	.L23:
 420              	.LBB57:
 421              	.LBB53:
 334:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v |= 0x1;
 422              		.loc 1 334 0
 423 0230 00309AE5 		ldr	r3, [r10]
 424              	.LVL53:
 336:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 425              		.loc 1 336 0
 426 0234 0AE0A0E1 		mov	lr, r10
 427 0238 1870A0E3 		mov	r7, #24
 341:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		t_res = (char *)res[i];
 428              		.loc 1 341 0
 429 023c 00C0E0E3 		mvn	ip, #0
 335:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		SETREG32(base + DX0GCR + 0x40 * i, v);
 430              		.loc 1 335 0
 431 0240 013083E3 		orr	r3, r3, #1
 432              	.LVL54:
 433              	.LBB54:
 343:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			if (t_res[j]) {
 434              		.loc 1 343 0
 435 0244 0060A0E3 		mov	r6, #0
 436              	.LBE54:
 340:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		good_len = -1;
 437              		.loc 1 340 0
 438 0248 0C90A0E1 		mov	r9, ip
 336:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 439              		.loc 1 336 0
 440 024c 14308EE4 		str	r3, [lr], #20
 441 0250 60308DE2 		add	r3, sp, #96
 442              	.LVL55:
 338:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v &= ~((7 << 0) | (3 << 12));
 443              		.loc 1 338 0
 444 0254 14009AE5 		ldr	r0, [r10, #20]
 445              	.LVL56:
 446 0258 973127E0 		mla	r7, r7, r1, r3
 339:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		enp = stp = -1;
 447              		.loc 1 339 0
 448 025c 030AC0E3 		bic	r0, r0, #12288
 449              	.LVL57:
 450 0260 0700C0E3 		bic	r0, r0, #7
 451              	.LVL58:
 340:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		good_len = -1;
 452              		.loc 1 340 0
 453 0264 0C30A0E1 		mov	r3, ip
 454              	.LVL59:
 455              	.L21:
 456              	.LBB55:
 344:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				if (stp < 0) {
 457              		.loc 1 344 0
 458 0268 0680D7E7 		ldrb	r8, [r7, r6]	@ zero_extendqisi2
 459 026c 000058E3 		cmp	r8, #0
 460 0270 0300000A 		beq	.L19
 345:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					enp = stp = j;
 461              		.loc 1 345 0
 462 0274 010073E3 		cmn	r3, #1
 463 0278 0690A0E1 		mov	r9, r6
 464              	.LVL60:
 465 027c 0630A001 		moveq	r3, r6
 466              	.LVL61:
 467 0280 090000EA 		b	.L20
 468              	.LVL62:
 469              	.L19:
 353:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					if ((enp - stp) > good_len) {
 470              		.loc 1 353 0
 471 0284 010073E3 		cmn	r3, #1
 472 0288 0700000A 		beq	.L20
 354:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 						good_len = enp - stp;
 473              		.loc 1 354 0
 474 028c 098063E0 		rsb	r8, r3, r9
 475 0290 0C0058E1 		cmp	r8, ip
 476              	.LVL63:
 356:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					}
 477              		.loc 1 356 0
 478 0294 093083C0 		addgt	r3, r3, r9
 479              	.LVL64:
 358:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				}
 480              		.loc 1 358 0
 481 0298 0090E0E3 		mvn	r9, #0
 482              	.LVL65:
 356:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					}
 483              		.loc 1 356 0
 484 029c C330A0C1 		movgt	r3, r3, asr #1
 485 02a0 08C0A0C1 		movgt	ip, r8
 486 02a4 08308DC5 		strgt	r3, [sp, #8]
 487              	.LVL66:
 358:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				}
 488              		.loc 1 358 0
 489 02a8 0930A0E1 		mov	r3, r9
 490              	.LVL67:
 491              	.L20:
 343:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			if (t_res[j]) {
 492              		.loc 1 343 0 discriminator 2
 493 02ac 016086E2 		add	r6, r6, #1
 494              	.LVL68:
 495 02b0 180056E3 		cmp	r6, #24
 496 02b4 EBFFFF1A 		bne	.L21
 497              	.LBE55:
 362:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			v |= ((good_val&0x3) << 12) + (good_val>>2);
 498              		.loc 1 362 0
 499 02b8 00005CE3 		cmp	ip, #0
 500 02bc 090000BA 		blt	.L22
 363:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef _DEBUG
 501              		.loc 1 363 0
 502 02c0 08309DE5 		ldr	r3, [sp, #8]
 503              	.LVL69:
 504 02c4 08C09DE5 		ldr	ip, [sp, #8]
 505              	.LVL70:
 506 02c8 033003E2 		and	r3, r3, #3
 507 02cc 4CC1A0E1 		mov	ip, ip, asr #2
 508 02d0 03368CE0 		add	r3, ip, r3, asl #12
 509 02d4 030080E1 		orr	r0, r0, r3
 510              	.LVL71:
 365:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 511              		.loc 1 365 0
 512 02d8 08309DE5 		ldr	r3, [sp, #8]
 513 02dc 013185E7 		str	r3, [r5, r1, asl #2]
 367:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
 514              		.loc 1 367 0
 515 02e0 0130A0E3 		mov	r3, #1
 516 02e4 132182E1 		orr	r2, r2, r3, asl r1
 517              	.LVL72:
 518              	.L22:
 519              	.LBE53:
 329:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		int stp, enp;
 520              		.loc 1 329 0 discriminator 2
 521 02e8 011081E2 		add	r1, r1, #1
 522              	.LVL73:
 523 02ec 040051E3 		cmp	r1, #4
 524              	.LBB56:
 369:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
 525              		.loc 1 369 0 discriminator 2
 526 02f0 00008EE5 		str	r0, [lr]
 527 02f4 40A08AE2 		add	r10, r10, #64
 528              	.LBE56:
 329:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		int stp, enp;
 529              		.loc 1 329 0 discriminator 2
 530 02f8 CCFFFF1A 		bne	.L23
 531              	.LBE57:
 372:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	v |= (1 << 24);
 532              		.loc 1 372 0
 533 02fc 083094E5 		ldr	r3, [r4, #8]
 534              	.LVL74:
 373:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(base + PGCR, v);
 535              		.loc 1 373 0
 536 0300 013483E3 		orr	r3, r3, #16777216
 537              	.LVL75:
 374:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 538              		.loc 1 374 0
 539 0304 083084E5 		str	r3, [r4, #8]
 377:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do
 540              		.loc 1 377 0
 541 0308 1130A0E3 		mov	r3, #17
 542              	.LVL76:
 543 030c 043084E5 		str	r3, [r4, #4]
 544              	.LVL77:
 545              	.L24:
 380:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while(v != 0x1);
 546              		.loc 1 380 0 discriminator 1
 547 0310 0C3094E5 		ldr	r3, [r4, #12]
 548              	.LVL78:
 381:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//udelay(15);
 549              		.loc 1 381 0 discriminator 1
 550 0314 010013E3 		tst	r3, #1
 551 0318 FCFFFF0A 		beq	.L24
 396:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		printf("DQS_GW:%#x\n", base);
 552              		.loc 1 396 0
 553 031c 0F0052E3 		cmp	r2, #15
 554 0320 2700001A 		bne	.L25
 397:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		for (int i = 0; i < 4; i++) {
 555              		.loc 1 397 0
 556 0324 C4009FE5 		ldr	r0, .L49+20
 557 0328 0410A0E1 		mov	r1, r4
 558              	.LVL79:
 559 032c FEFFFFEB 		bl	printf
 560              	.LVL80:
 561              	.LBB58:
 398:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			printf("Byte %d:(GL=%d, GP=%d)\n", i, (final_setting[i]>>2), (final_setting[i]&0x3));
 562              		.loc 1 398 0
 563 0330 0060A0E3 		mov	r6, #0
 564              	.LVL81:
 565              	.L29:
 399:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			for (int j = 0; j < 6; j++) {
 566              		.loc 1 399 0
 567 0334 063195E7 		ldr	r3, [r5, r6, asl #2]
 568 0338 0610A0E1 		mov	r1, r6
 569 033c B0009FE5 		ldr	r0, .L49+24
 570 0340 1840A0E3 		mov	r4, #24
 571              	.LBB59:
 400:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				printf("\t Gating Latency %d:", j);
 572              		.loc 1 400 0
 573 0344 0070A0E3 		mov	r7, #0
 574              	.LBE59:
 399:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			for (int j = 0; j < 6; j++) {
 575              		.loc 1 399 0
 576 0348 4321A0E1 		mov	r2, r3, asr #2
 577 034c 033003E2 		and	r3, r3, #3
 578 0350 FEFFFFEB 		bl	printf
 579              	.LVL82:
 580 0354 60308DE2 		add	r3, sp, #96
 581 0358 943624E0 		mla	r4, r4, r6, r3
 582 035c 014044E2 		sub	r4, r4, #1
 583              	.LVL83:
 584              	.L28:
 585              	.LBB61:
 401:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				for (int k = 0; k < 4; k++) {
 586              		.loc 1 401 0
 587 0360 90009FE5 		ldr	r0, .L49+28
 588 0364 0710A0E1 		mov	r1, r7
 589 0368 FEFFFFEB 		bl	printf
 590              	.LVL84:
 591 036c 0490A0E1 		mov	r9, r4
 592              	.LBB60:
 402:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					printf(" %c", (res[i][j][k])?'O':'X');
 593              		.loc 1 402 0
 594 0370 0080A0E3 		mov	r8, #0
 595              	.LVL85:
 596              	.L27:
 403:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				}
 597              		.loc 1 403 0
 598 0374 0130F9E5 		ldrb	r3, [r9, #1]!	@ zero_extendqisi2
 599 0378 000053E3 		cmp	r3, #0
 600 037c 4F10A013 		movne	r1, #79
 601 0380 5810A003 		moveq	r1, #88
 602 0384 70009FE5 		ldr	r0, .L49+32
 402:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					printf(" %c", (res[i][j][k])?'O':'X');
 603              		.loc 1 402 0
 604 0388 018088E2 		add	r8, r8, #1
 605              	.LVL86:
 403:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				}
 606              		.loc 1 403 0
 607 038c FEFFFFEB 		bl	printf
 608              	.LVL87:
 402:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					printf(" %c", (res[i][j][k])?'O':'X');
 609              		.loc 1 402 0
 610 0390 040058E3 		cmp	r8, #4
 611 0394 F6FFFF1A 		bne	.L27
 612              	.LBE60:
 405:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 613              		.loc 1 405 0 discriminator 2
 614 0398 0A00A0E3 		mov	r0, #10
 400:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				printf("\t Gating Latency %d:", j);
 615              		.loc 1 400 0 discriminator 2
 616 039c 017087E2 		add	r7, r7, #1
 617              	.LVL88:
 405:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 618              		.loc 1 405 0 discriminator 2
 619 03a0 FEFFFFEB 		bl	putchar
 620              	.LVL89:
 400:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				printf("\t Gating Latency %d:", j);
 621              		.loc 1 400 0 discriminator 2
 622 03a4 060057E3 		cmp	r7, #6
 623 03a8 044084E2 		add	r4, r4, #4
 624 03ac EBFFFF1A 		bne	.L28
 625              	.LBE61:
 398:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			printf("Byte %d:(GL=%d, GP=%d)\n", i, (final_setting[i]>>2), (final_setting[i]&0x3));
 626              		.loc 1 398 0 discriminator 2
 627 03b0 016086E2 		add	r6, r6, #1
 628              	.LVL90:
 629 03b4 040056E3 		cmp	r6, #4
 630 03b8 DDFFFF1A 		bne	.L29
 631              	.LBE58:
 413:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
 632              		.loc 1 413 0
 633 03bc 0000A0E3 		mov	r0, #0
 634 03c0 030000EA 		b	.L30
 635              	.LVL91:
 636              	.L25:
 410:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
 637              		.loc 1 410 0
 638 03c4 34009FE5 		ldr	r0, .L49+36
 639 03c8 0410A0E1 		mov	r1, r4
 640              	.LVL92:
 641 03cc FEFFFFEB 		bl	printf
 642              	.LVL93:
 413:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
 643              		.loc 1 413 0
 644 03d0 0000E0E3 		mvn	r0, #0
 645              	.LVL94:
 646              	.L30:
 414:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 647              		.loc 1 414 0 discriminator 4
 648 03d4 C4D08DE2 		add	sp, sp, #196
 649              	.LCFI2:
 650              		.cfi_def_cfa_offset 36
 651              		@ sp needed
 652 03d8 F08FBDE8 		ldmfd	sp!, {r4, r5, r6, r7, r8, r9, r10, fp, pc}
 653              	.L50:
 654              		.align	2
 655              	.L49:
 656 03dc 00000000 		.word	.LANCHOR1
 657 03e0 00600302 		.word	33775616
 658 03e4 10000004 		.word	67108880
 659 03e8 01000000 		.word	ddr_rdata_for_training+1
 660 03ec 10000000 		.word	.LANCHOR1+16
 661 03f0 00000000 		.word	.LC3
 662 03f4 0C000000 		.word	.LC4
 663 03f8 24000000 		.word	.LC5
 664 03fc 39000000 		.word	.LC6
 665 0400 3D000000 		.word	.LC7
 666              		.cfi_endproc
 667              	.LFE3:
 669              		.section	.text.prvSW_DQS_Training,"ax",%progbits
 670              		.align	2
 671              		.global	prvSW_DQS_Training
 673              	prvSW_DQS_Training:
 674              	.LFB4:
 417:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	int ret = 0;
 675              		.loc 1 417 0
 676              		.cfi_startproc
 677              		@ args = 0, pretend = 0, frame = 152
 678              		@ frame_needed = 0, uses_anonymous_args = 0
 679              	.LVL95:
 421:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		0x55555555,
 680              		.loc 1 421 0
 681 0000 08339FE5 		ldr	r3, .L99
 417:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	int ret = 0;
 682              		.loc 1 417 0
 683 0004 F04F2DE9 		stmfd	sp!, {r4, r5, r6, r7, r8, r9, r10, fp, lr}
 684              	.LCFI3:
 685              		.cfi_def_cfa_offset 36
 686              		.cfi_offset 4, -36
 687              		.cfi_offset 5, -32
 688              		.cfi_offset 6, -28
 689              		.cfi_offset 7, -24
 690              		.cfi_offset 8, -20
 691              		.cfi_offset 9, -16
 692              		.cfi_offset 10, -12
 693              		.cfi_offset 11, -8
 694              		.cfi_offset 14, -4
 695 0008 9CD04DE2 		sub	sp, sp, #156
 696              	.LCFI4:
 697              		.cfi_def_cfa_offset 192
 417:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	int ret = 0;
 698              		.loc 1 417 0
 699 000c 00A0A0E1 		mov	r10, r0
 421:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		0x55555555,
 700              		.loc 1 421 0
 701 0010 18408DE2 		add	r4, sp, #24
 702 0014 0F0093E8 		ldmia	r3, {r0, r1, r2, r3}
 703              	.LVL96:
 427:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	uint32_t test_addr;
 704              		.loc 1 427 0
 705 0018 28B08DE2 		add	fp, sp, #40
 421:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		0x55555555,
 706              		.loc 1 421 0
 707 001c 0F0084E8 		stmia	r4, {r0, r1, r2, r3}
 427:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	uint32_t test_addr;
 708              		.loc 1 427 0
 709 0020 0B00A0E1 		mov	r0, fp
 710 0024 0010A0E3 		mov	r1, #0
 711 0028 1020A0E3 		mov	r2, #16
 712 002c FEFFFFEB 		bl	memset
 713              	.LVL97:
 438:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}	
 714              		.loc 1 438 0
 715 0030 DC229FE5 		ldr	r2, .L99+4
 716 0034 DC329FE5 		ldr	r3, .L99+8
 717 0038 02005AE1 		cmp	r10, r2
 718 003c 0133A003 		moveq	r3, #67108864
 719 0040 00308DE5 		str	r3, [sp]
 720              	.LVL98:
 721              	.LBB62:
 722              	.LBB63:
 217:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			"ldm %[data], {r5-r8} \n\t"
 723              		.loc 1 217 0
 724              	@ 217 "/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c" 1
 725 0044 E00194E8 		ldm r4, {r5-r8} 
 726 0048 E00183E8 		stm r3, {r5-r8} 
 727              		
 728              	@ 0 "" 2
 729              	.LVL99:
 730 004c 751F8AE2 		add	r1, r10, #468
 731 0050 01C0A0E1 		mov	ip, r1
 732 0054 0030A0E3 		mov	r3, #0
 733              	.LVL100:
 734              	.L60:
 735              	.LBE63:
 736              	.LBE62:
 737              	.LBB64:
 445:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v &= ~((7 << 20) | (7 << 23));
 738              		.loc 1 445 0
 739 0058 00209CE5 		ldr	r2, [ip]
 740              	.LVL101:
 741              	.LBB65:
 451:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				((rd_data[2] & (0xFF << (8 * i))) != (pattern[2] & (0xFF << (8 * i))))) {
 742              		.loc 1 451 0
 743 005c FF90A0E3 		mov	r9, #255
 744 0060 044083E2 		add	r4, r3, #4
 745              	.LBE65:
 446:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		for (int j = 0; j < 8; j ++) {
 746              		.loc 1 446 0
 747 0064 3F26C2E3 		bic	r2, r2, #66060288
 748              	.LVL102:
 749              	.LBB68:
 451:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				((rd_data[2] & (0xFF << (8 * i))) != (pattern[2] & (0xFF << (8 * i))))) {
 750              		.loc 1 451 0
 751 0068 1993A0E1 		mov	r9, r9, asl r3
 752              	.LBE68:
 446:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		for (int j = 0; j < 8; j ++) {
 753              		.loc 1 446 0
 754 006c 04208DE5 		str	r2, [sp, #4]
 755              	.LVL103:
 756 0070 58208DE2 		add	r2, sp, #88
 757              	.LVL104:
 758 0074 844082E0 		add	r4, r2, r4, asl #1
 759              	.LBB69:
 447:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			SETREG32(base + DX0DQSTR + 0x40 * i, v | (j << 20) | (j << 23));
 760              		.loc 1 447 0
 761 0078 0020A0E3 		mov	r2, #0
 762              	.LVL105:
 763              	.L59:
 764 007c 10308DE5 		str	r3, [sp, #16]
 765              	.LVL106:
 448:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			prvRead4W(test_addr, rd_data);
 766              		.loc 1 448 0
 767 0080 820BA0E1 		mov	r0, r2, asl #23
 768 0084 04309DE5 		ldr	r3, [sp, #4]
 769 0088 020A80E1 		orr	r0, r0, r2, asl #20
 770 008c 14108DE5 		str	r1, [sp, #20]
 771 0090 030080E1 		orr	r0, r0, r3
 772 0094 0C208DE5 		str	r2, [sp, #12]
 773 0098 00008CE5 		str	r0, [ip]
 774 009c 08C08DE5 		str	ip, [sp, #8]
 775              	.LVL107:
 776              	.LBB66:
 777              	.LBB67:
 206:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			"ldm %[addr], {r5-r8} \n\t"
 778              		.loc 1 206 0
 779 00a0 00309DE5 		ldr	r3, [sp]
 780              	@ 206 "/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c" 1
 781 00a4 E00193E8 		ldm r3, {r5-r8} 
 782 00a8 E0018BE8 		stm fp, {r5-r8} 
 783              		
 784              	@ 0 "" 2
 785              	.LBE67:
 786              	.LBE66:
 450:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			if (((rd_data[0] & (0xFF << (8 * i))) != (pattern[0] & (0xFF << (8 * i)))) ||
 787              		.loc 1 450 0
 788 00ac 0A00A0E1 		mov	r0, r10
 789 00b0 FEFFFFEB 		bl	prvITM_SW_Reset
 790              	.LVL108:
 451:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				((rd_data[2] & (0xFF << (8 * i))) != (pattern[2] & (0xFF << (8 * i))))) {
 791              		.loc 1 451 0
 792 00b4 28009DE5 		ldr	r0, [sp, #40]
 793 00b8 18E09DE5 		ldr	lr, [sp, #24]
 794 00bc 08C09DE5 		ldr	ip, [sp, #8]
 795 00c0 0E0020E0 		eor	r0, r0, lr
 796 00c4 000019E1 		tst	r9, r0
 797 00c8 0C209DE5 		ldr	r2, [sp, #12]
 798 00cc 10309DE5 		ldr	r3, [sp, #16]
 799 00d0 14109DE5 		ldr	r1, [sp, #20]
 800 00d4 0500001A 		bne	.L53
 452:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					res[i][0][j] = 0;
 801              		.loc 1 452 0 discriminator 1
 802 00d8 30009DE5 		ldr	r0, [sp, #48]
 803 00dc 20E09DE5 		ldr	lr, [sp, #32]
 804 00e0 0E0020E0 		eor	r0, r0, lr
 451:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				((rd_data[2] & (0xFF << (8 * i))) != (pattern[2] & (0xFF << (8 * i))))) {
 805              		.loc 1 451 0 discriminator 1
 806 00e4 000019E1 		tst	r9, r0
 456:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 807              		.loc 1 456 0 discriminator 1
 808 00e8 0100A003 		moveq	r0, #1
 451:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				((rd_data[2] & (0xFF << (8 * i))) != (pattern[2] & (0xFF << (8 * i))))) {
 809              		.loc 1 451 0 discriminator 1
 810 00ec 0000000A 		beq	.L97
 811              	.L53:
 453:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 812              		.loc 1 453 0
 813 00f0 0000A0E3 		mov	r0, #0
 814              	.L97:
 456:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 815              		.loc 1 456 0
 816 00f4 080044E5 		strb	r0, [r4, #-8]
 817              	.LVL109:
 458:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				((rd_data[3] & (0xFF << (8 * i))) != (pattern[3] & (0xFF << (8 * i))))) {
 818              		.loc 1 458 0
 819 00f8 2C009DE5 		ldr	r0, [sp, #44]
 820 00fc 1CE09DE5 		ldr	lr, [sp, #28]
 821 0100 0E0020E0 		eor	r0, r0, lr
 822 0104 000019E1 		tst	r9, r0
 823 0108 0500001A 		bne	.L56
 459:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					res[i][1][j] = 0;
 824              		.loc 1 459 0 discriminator 1
 825 010c 34009DE5 		ldr	r0, [sp, #52]
 826 0110 24E09DE5 		ldr	lr, [sp, #36]
 827 0114 0E0020E0 		eor	r0, r0, lr
 458:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				((rd_data[3] & (0xFF << (8 * i))) != (pattern[3] & (0xFF << (8 * i))))) {
 828              		.loc 1 458 0 discriminator 1
 829 0118 000019E1 		tst	r9, r0
 463:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 830              		.loc 1 463 0 discriminator 1
 831 011c 0100A003 		moveq	r0, #1
 458:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				((rd_data[3] & (0xFF << (8 * i))) != (pattern[3] & (0xFF << (8 * i))))) {
 832              		.loc 1 458 0 discriminator 1
 833 0120 0000000A 		beq	.L98
 834              	.L56:
 460:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 835              		.loc 1 460 0
 836 0124 0000A0E3 		mov	r0, #0
 837              	.L98:
 447:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			SETREG32(base + DX0DQSTR + 0x40 * i, v | (j << 20) | (j << 23));
 838              		.loc 1 447 0
 839 0128 012082E2 		add	r2, r2, #1
 840              	.LVL110:
 841 012c 080052E3 		cmp	r2, #8
 463:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 842              		.loc 1 463 0
 843 0130 0000C4E5 		strb	r0, [r4]
 844 0134 014084E2 		add	r4, r4, #1
 447:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			SETREG32(base + DX0DQSTR + 0x40 * i, v | (j << 20) | (j << 23));
 845              		.loc 1 447 0
 846 0138 CFFFFF1A 		bne	.L59
 847 013c 083083E2 		add	r3, r3, #8
 848              	.LBE69:
 444:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v = GETREG32(base + DX0DQSTR + 0x40 * i);
 849              		.loc 1 444 0 discriminator 2
 850 0140 200053E3 		cmp	r3, #32
 851 0144 40C08CE2 		add	ip, ip, #64
 852 0148 C2FFFF1A 		bne	.L60
 444:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v = GETREG32(base + DX0DQSTR + 0x40 * i);
 853              		.loc 1 444 0 is_stmt 0
 854 014c 0020A0E3 		mov	r2, #0
 855              	.LVL111:
 856 0150 60E08DE2 		add	lr, sp, #96
 857 0154 0240A0E1 		mov	r4, r2
 858              	.LVL112:
 859              	.L71:
 860              	.LBE64:
 861              	.LBB70:
 862              	.LBB71:
 475:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v &= ~((7 << 20) | (7 << 23));
 863              		.loc 1 475 0 is_stmt 1
 864 0158 000091E5 		ldr	r0, [r1]
 865              	.LVL113:
 478:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		t_res = (char *)res[i][0];
 866              		.loc 1 478 0
 867 015c 0050E0E3 		mvn	r5, #0
 868 0160 08604EE2 		sub	r6, lr, #8
 476:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		cnt = 0;
 869              		.loc 1 476 0
 870 0164 3F06C0E3 		bic	r0, r0, #66060288
 871              	.LVL114:
 477:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		enp = stp = -1;
 872              		.loc 1 477 0
 873 0168 00C0A0E3 		mov	ip, #0
 478:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		t_res = (char *)res[i][0];
 874              		.loc 1 478 0
 875 016c 0530A0E1 		mov	r3, r5
 876              	.LVL115:
 877              	.L64:
 481:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				if (stp < 0) {
 878              		.loc 1 481 0
 879 0170 0C70D6E7 		ldrb	r7, [r6, ip]	@ zero_extendqisi2
 880 0174 000057E3 		cmp	r7, #0
 881 0178 0300000A 		beq	.L61
 482:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					enp = stp = cnt;
 882              		.loc 1 482 0
 883 017c 010073E3 		cmn	r3, #1
 483:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				}
 884              		.loc 1 483 0
 885 0180 0C50A0E1 		mov	r5, ip
 886 0184 0C30A001 		moveq	r3, ip
 887              	.LVL116:
 888 0188 010000EA 		b	.L62
 889              	.LVL117:
 890              	.L61:
 490:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					break;
 891              		.loc 1 490 0
 892 018c 010073E3 		cmn	r3, #1
 893 0190 0400001A 		bne	.L63
 894              	.LVL118:
 895              	.L62:
 494:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		if (stp >=0) {
 896              		.loc 1 494 0
 897 0194 01C08CE2 		add	ip, ip, #1
 898              	.LVL119:
 899 0198 08005CE3 		cmp	ip, #8
 900 019c F3FFFF1A 		bne	.L64
 901              	.LVL120:
 495:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			stp = (stp + enp) >> 1;
 902              		.loc 1 495 0
 903 01a0 010073E3 		cmn	r3, #1
 904 01a4 0600000A 		beq	.L65
 905              	.LVL121:
 906              	.L63:
 496:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			v |= stp << 20;
 907              		.loc 1 496 0
 908 01a8 053083E0 		add	r3, r3, r5
 909              	.LVL122:
 499:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 910              		.loc 1 499 0
 911 01ac 38C08DE2 		add	ip, sp, #56
 912              	.LVL123:
 496:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			v |= stp << 20;
 913              		.loc 1 496 0
 914 01b0 C330A0E1 		mov	r3, r3, asr #1
 915              	.LVL124:
 497:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef _DEBUG
 916              		.loc 1 497 0
 917 01b4 030A80E1 		orr	r0, r0, r3, asl #20
 918              	.LVL125:
 499:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 919              		.loc 1 499 0
 920 01b8 02318CE7 		str	r3, [ip, r2, asl #2]
 501:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
 921              		.loc 1 501 0
 922 01bc 0130A0E3 		mov	r3, #1
 923              	.LVL126:
 924 01c0 134284E1 		orr	r4, r4, r3, asl r2
 925              	.LVL127:
 926              	.L65:
 504:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		t_res = (char *)res[i][1];
 927              		.loc 1 504 0
 928 01c4 0050E0E3 		mvn	r5, #0
 503:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		enp = stp = -1;
 929              		.loc 1 503 0
 930 01c8 00C0A0E3 		mov	ip, #0
 504:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		t_res = (char *)res[i][1];
 931              		.loc 1 504 0
 932 01cc 0530A0E1 		mov	r3, r5
 933              	.LVL128:
 934              	.L69:
 507:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				if (stp < 0) {
 935              		.loc 1 507 0
 936 01d0 0C60DEE7 		ldrb	r6, [lr, ip]	@ zero_extendqisi2
 937 01d4 000056E3 		cmp	r6, #0
 938 01d8 0300000A 		beq	.L66
 508:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					enp = stp = cnt;
 939              		.loc 1 508 0
 940 01dc 010073E3 		cmn	r3, #1
 509:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				}
 941              		.loc 1 509 0
 942 01e0 0C50A0E1 		mov	r5, ip
 943 01e4 0C30A001 		moveq	r3, ip
 944              	.LVL129:
 945 01e8 010000EA 		b	.L67
 946              	.LVL130:
 947              	.L66:
 516:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 					break;
 948              		.loc 1 516 0
 949 01ec 010073E3 		cmn	r3, #1
 950 01f0 0400001A 		bne	.L68
 951              	.LVL131:
 952              	.L67:
 520:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		if (stp >=0) {
 953              		.loc 1 520 0
 954 01f4 01C08CE2 		add	ip, ip, #1
 955              	.LVL132:
 956 01f8 08005CE3 		cmp	ip, #8
 957 01fc F3FFFF1A 		bne	.L69
 958              	.LVL133:
 521:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			stp = (stp + enp) >> 1;
 959              		.loc 1 521 0
 960 0200 010073E3 		cmn	r3, #1
 961 0204 0700000A 		beq	.L70
 962              	.LVL134:
 963              	.L68:
 522:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			v |= stp << 23;
 964              		.loc 1 522 0
 965 0208 053083E0 		add	r3, r3, r5
 966              	.LVL135:
 967 020c 98C08DE2 		add	ip, sp, #152
 968              	.LVL136:
 969 0210 C330A0E1 		mov	r3, r3, asr #1
 970              	.LVL137:
 971 0214 02C18CE0 		add	ip, ip, r2, asl #2
 523:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef _DEBUG
 972              		.loc 1 523 0
 973 0218 830B80E1 		orr	r0, r0, r3, asl #23
 974              	.LVL138:
 525:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
 975              		.loc 1 525 0
 976 021c 5C300CE5 		str	r3, [ip, #-92]
 527:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
 977              		.loc 1 527 0
 978 0220 0230A0E3 		mov	r3, #2
 979              	.LVL139:
 980 0224 134284E1 		orr	r4, r4, r3, asl r2
 981              	.LVL140:
 982              	.L70:
 983 0228 022082E2 		add	r2, r2, #2
 984              	.LBE71:
 471:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		int stp, enp, cnt;
 985              		.loc 1 471 0 discriminator 2
 986 022c 080052E3 		cmp	r2, #8
 987              	.LBB72:
 530:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
 988              		.loc 1 530 0 discriminator 2
 989 0230 400081E4 		str	r0, [r1], #64
 990              	.LVL141:
 991 0234 10E08EE2 		add	lr, lr, #16
 992              	.LVL142:
 993              	.LBE72:
 471:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		int stp, enp, cnt;
 994              		.loc 1 471 0 discriminator 2
 995 0238 C6FFFF1A 		bne	.L71
 996              	.LBE70:
 532:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 997              		.loc 1 532 0
 998 023c 0A00A0E1 		mov	r0, r10
 999              	.LVL143:
 1000 0240 58508DE2 		add	r5, sp, #88
 1001              	.LVL144:
 1002 0244 FEFFFFEB 		bl	prvITM_SW_Reset
 1003              	.LVL145:
 546:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	for (int i = 0; i < 4; i++) {
 1004              		.loc 1 546 0
 1005 0248 CC009FE5 		ldr	r0, .L99+12
 1006 024c 0A10A0E1 		mov	r1, r10
 1007              	.LBB73:
 547:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		printf("Byte %d(DQS DL=%d, DQSN DL=%d):\n", i, final_setting[i][0], final_setting[i][1]);
 1008              		.loc 1 547 0
 1009 0250 0060A0E3 		mov	r6, #0
 1010              	.LBE73:
 546:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	for (int i = 0; i < 4; i++) {
 1011              		.loc 1 546 0
 1012 0254 FEFFFFEB 		bl	printf
 1013              	.LVL146:
 1014              	.L76:
 1015              	.LBB81:
 548:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		for (int j = 0; j < 2; j++) {
 1016              		.loc 1 548 0
 1017 0258 38308DE2 		add	r3, sp, #56
 1018 025c 86C183E0 		add	ip, r3, r6, asl #3
 1019 0260 0610A0E1 		mov	r1, r6
 1020              	.LBB74:
 1021              	.LBB75:
 551:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				printf(" %c", (res[i][j][k])?'O':'X');
 1022              		.loc 1 551 0
 1023 0264 0070A0E3 		mov	r7, #0
 1024              	.LBE75:
 1025              	.LBE74:
 548:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		for (int j = 0; j < 2; j++) {
 1026              		.loc 1 548 0
 1027 0268 862193E7 		ldr	r2, [r3, r6, asl #3]
 1028 026c AC009FE5 		ldr	r0, .L99+16
 1029 0270 04309CE5 		ldr	r3, [ip, #4]
 1030 0274 FEFFFFEB 		bl	printf
 1031              	.LVL147:
 1032              	.LBB79:
 550:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			for (int k = 0; k < 8; k++) {
 1033              		.loc 1 550 0
 1034 0278 A4009FE5 		ldr	r0, .L99+20
 1035 027c A4109FE5 		ldr	r1, .L99+24
 1036 0280 FEFFFFEB 		bl	printf
 1037              	.LVL148:
 1038              	.L73:
 1039              	.LBB76:
 552:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 1040              		.loc 1 552 0
 1041 0284 0730D5E7 		ldrb	r3, [r5, r7]	@ zero_extendqisi2
 1042 0288 000053E3 		cmp	r3, #0
 1043 028c 4F10A013 		movne	r1, #79
 1044 0290 5810A003 		moveq	r1, #88
 1045 0294 90009FE5 		ldr	r0, .L99+28
 551:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				printf(" %c", (res[i][j][k])?'O':'X');
 1046              		.loc 1 551 0
 1047 0298 017087E2 		add	r7, r7, #1
 1048              	.LVL149:
 552:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 1049              		.loc 1 552 0
 1050 029c FEFFFFEB 		bl	printf
 1051              	.LVL150:
 551:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				printf(" %c", (res[i][j][k])?'O':'X');
 1052              		.loc 1 551 0
 1053 02a0 080057E3 		cmp	r7, #8
 1054 02a4 F6FFFF1A 		bne	.L73
 1055              	.LBE76:
 554:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
 1056              		.loc 1 554 0
 1057 02a8 0A00A0E3 		mov	r0, #10
 1058              	.LBB77:
 551:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				printf(" %c", (res[i][j][k])?'O':'X');
 1059              		.loc 1 551 0
 1060 02ac 0070A0E3 		mov	r7, #0
 1061              	.LVL151:
 1062              	.LBE77:
 554:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
 1063              		.loc 1 554 0
 1064 02b0 FEFFFFEB 		bl	putchar
 1065              	.LVL152:
 550:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			for (int k = 0; k < 8; k++) {
 1066              		.loc 1 550 0
 1067 02b4 68009FE5 		ldr	r0, .L99+20
 1068 02b8 70109FE5 		ldr	r1, .L99+32
 1069 02bc FEFFFFEB 		bl	printf
 1070              	.LVL153:
 1071              	.L75:
 1072 02c0 073085E0 		add	r3, r5, r7
 1073              	.LBB78:
 552:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 1074              		.loc 1 552 0
 1075 02c4 0830D3E5 		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 1076 02c8 000053E3 		cmp	r3, #0
 1077 02cc 4F10A013 		movne	r1, #79
 1078 02d0 5810A003 		moveq	r1, #88
 1079 02d4 50009FE5 		ldr	r0, .L99+28
 551:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				printf(" %c", (res[i][j][k])?'O':'X');
 1080              		.loc 1 551 0
 1081 02d8 017087E2 		add	r7, r7, #1
 1082              	.LVL154:
 552:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
 1083              		.loc 1 552 0
 1084 02dc FEFFFFEB 		bl	printf
 1085              	.LVL155:
 551:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				printf(" %c", (res[i][j][k])?'O':'X');
 1086              		.loc 1 551 0
 1087 02e0 080057E3 		cmp	r7, #8
 1088 02e4 F5FFFF1A 		bne	.L75
 1089              	.LBE78:
 554:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
 1090              		.loc 1 554 0 discriminator 2
 1091 02e8 0A00A0E3 		mov	r0, #10
 1092              	.LBE79:
 547:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		printf("Byte %d(DQS DL=%d, DQSN DL=%d):\n", i, final_setting[i][0], final_setting[i][1]);
 1093              		.loc 1 547 0 discriminator 2
 1094 02ec 016086E2 		add	r6, r6, #1
 1095              	.LVL156:
 1096              	.LBB80:
 554:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
 1097              		.loc 1 554 0 discriminator 2
 1098 02f0 FEFFFFEB 		bl	putchar
 1099              	.LVL157:
 1100              	.LBE80:
 547:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		printf("Byte %d(DQS DL=%d, DQSN DL=%d):\n", i, final_setting[i][0], final_setting[i][1]);
 1101              		.loc 1 547 0 discriminator 2
 1102 02f4 040056E3 		cmp	r6, #4
 1103 02f8 105085E2 		add	r5, r5, #16
 1104 02fc D5FFFF1A 		bne	.L76
 1105              	.LBE81:
 559:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 1106              		.loc 1 559 0
 1107 0300 FF0054E2 		subs	r0, r4, #255
 1108 0304 0000E013 		mvnne	r0, #0
 1109 0308 9CD08DE2 		add	sp, sp, #156
 1110              	.LCFI5:
 1111              		.cfi_def_cfa_offset 36
 1112              		@ sp needed
 1113 030c F08FBDE8 		ldmfd	sp!, {r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1114              	.LVL158:
 1115              	.L100:
 1116              		.align	2
 1117              	.L99:
 1118 0310 00000000 		.word	.LANCHOR1
 1119 0314 00600302 		.word	33775616
 1120 0318 10000004 		.word	67108880
 1121 031c 5E000000 		.word	.LC8
 1122 0320 67000000 		.word	.LC9
 1123 0324 88000000 		.word	.LC10
 1124 0328 8E000000 		.word	.LC11
 1125 032c 39000000 		.word	.LC6
 1126 0330 92000000 		.word	.LC12
 1127              		.cfi_endproc
 1128              	.LFE4:
 1130              		.section	.text.DDR_TEST,"ax",%progbits
 1131              		.align	2
 1132              		.global	DDR_TEST
 1134              	DDR_TEST:
 1135              	.LFB6:
1243:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
1244:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
1245:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
1246:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** int DDR_TEST(void)
1247:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** {
 1136              		.loc 1 1247 0
 1137              		.cfi_startproc
 1138              		@ args = 0, pretend = 0, frame = 32
 1139              		@ frame_needed = 0, uses_anonymous_args = 0
1248:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	const uint32_t pattern[4] = {
 1140              		.loc 1 1248 0
 1141 0000 94309FE5 		ldr	r3, .L110
1247:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	const uint32_t pattern[4] = {
 1142              		.loc 1 1247 0
 1143 0004 E0412DE9 		stmfd	sp!, {r5, r6, r7, r8, lr}
 1144              	.LCFI6:
 1145              		.cfi_def_cfa_offset 20
 1146              		.cfi_offset 5, -20
 1147              		.cfi_offset 6, -16
 1148              		.cfi_offset 7, -12
 1149              		.cfi_offset 8, -8
 1150              		.cfi_offset 14, -4
 1151              		.loc 1 1248 0
 1152 0008 0F0093E8 		ldmia	r3, {r0, r1, r2, r3}
1247:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	const uint32_t pattern[4] = {
 1153              		.loc 1 1247 0
 1154 000c 24D04DE2 		sub	sp, sp, #36
 1155              	.LCFI7:
 1156              		.cfi_def_cfa_offset 56
 1157              		.loc 1 1248 0
 1158 0010 0DC0A0E1 		mov	ip, sp
 1159 0014 0F008DE8 		stmia	sp, {r0, r1, r2, r3}
 1160              	.LVL159:
 1161              	.LBB82:
 1162              	.LBB83:
 217:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			"ldm %[data], {r5-r8} \n\t"
 1163              		.loc 1 217 0
 1164 0018 0133A0E3 		mov	r3, #67108864
 1165              	@ 217 "/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c" 1
 1166 001c E0019CE8 		ldm ip, {r5-r8} 
 1167 0020 E00183E8 		stm r3, {r5-r8} 
 1168              		
 1169              	@ 0 "" 2
 1170              	.LVL160:
 1171              	.LBE83:
 1172              	.LBE82:
 1173              	.LBB84:
 1174              	.LBB85:
 1175 0024 74209FE5 		ldr	r2, .L110+4
 1176              	@ 217 "/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c" 1
 1177 0028 E0019CE8 		ldm ip, {r5-r8} 
 1178 002c E00182E8 		stm r2, {r5-r8} 
 1179              		
 1180              	@ 0 "" 2
 1181              	.LVL161:
 1182              	.LBE85:
 1183              	.LBE84:
 1184              	.LBB86:
 1185              	.LBB87:
 1186              	.LBB88:
 206:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			"ldm %[addr], {r5-r8} \n\t"
 1187              		.loc 1 206 0
 1188 0030 10208DE2 		add	r2, sp, #16
 1189              	.LVL162:
 1190              	@ 206 "/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c" 1
 1191 0034 E00193E8 		ldm r3, {r5-r8} 
 1192 0038 E00182E8 		stm r2, {r5-r8} 
 1193              		
 1194              	@ 0 "" 2
 1195              	.LVL163:
 1196              	.LBE88:
 1197              	.LBE87:
 1198              	.LBB90:
1249:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		0x55555555,
1250:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		0xaaaaaaaa,
1251:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		0x22222222,
1252:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		0xcccccccc,
1253:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	};
1254:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	uint32_t rd_data[4];
1255:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1256:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	prvWrite4W(0x04000000, pattern);
1257:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	prvWrite4W(0x04000010, pattern);
1258:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1259:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	for (int i = 0; i < 2; i++) {
1260:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		prvRead4W(0x04000000 + 0x10 * i, rd_data);
1261:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		for (int j = 0; j < 4; j++) {
 1199              		.loc 1 1261 0
 1200 003c 0030A0E3 		mov	r3, #0
 1201              	.LVL164:
 1202              	.L104:
1262:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			if (rd_data[j] != pattern[j])
 1203              		.loc 1 1262 0
 1204 0040 030192E7 		ldr	r0, [r2, r3, asl #2]
 1205 0044 03119CE7 		ldr	r1, [ip, r3, asl #2]
 1206 0048 010050E1 		cmp	r0, r1
 1207 004c 0100000A 		beq	.L102
 1208              	.LVL165:
 1209              	.L105:
1263:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				return -1;
 1210              		.loc 1 1263 0
 1211 0050 0000E0E3 		mvn	r0, #0
 1212 0054 0E0000EA 		b	.L103
 1213              	.LVL166:
 1214              	.L102:
1261:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			if (rd_data[j] != pattern[j])
 1215              		.loc 1 1261 0
 1216 0058 013083E2 		add	r3, r3, #1
 1217              	.LVL167:
 1218 005c 040053E3 		cmp	r3, #4
 1219 0060 F6FFFF1A 		bne	.L104
 1220              	.LVL168:
 1221              	.LBE90:
 1222              	.LBB91:
 1223              	.LBB89:
 206:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			"ldm %[addr], {r5-r8} \n\t"
 1224              		.loc 1 206 0
 1225 0064 34309FE5 		ldr	r3, .L110+4
 1226              	.LVL169:
 1227              	@ 206 "/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c" 1
 1228 0068 E00193E8 		ldm r3, {r5-r8} 
 1229 006c E00182E8 		stm r2, {r5-r8} 
 1230              		
 1231              	@ 0 "" 2
 1232              	.LVL170:
 1233              	.LBE89:
 1234              	.LBE91:
 1235              	.LBB92:
1261:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			if (rd_data[j] != pattern[j])
 1236              		.loc 1 1261 0
 1237 0070 0030A0E3 		mov	r3, #0
 1238              	.LVL171:
 1239              	.L106:
1262:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				return -1;
 1240              		.loc 1 1262 0
 1241 0074 030192E7 		ldr	r0, [r2, r3, asl #2]
 1242 0078 03119CE7 		ldr	r1, [ip, r3, asl #2]
 1243 007c 010050E1 		cmp	r0, r1
 1244 0080 F2FFFF1A 		bne	.L105
1261:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			if (rd_data[j] != pattern[j])
 1245              		.loc 1 1261 0
 1246 0084 013083E2 		add	r3, r3, #1
 1247              	.LVL172:
 1248 0088 040053E3 		cmp	r3, #4
 1249 008c F8FFFF1A 		bne	.L106
 1250              	.LBE92:
 1251              	.LBE86:
1264:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
1265:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
1266:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	return 0;
 1252              		.loc 1 1266 0
 1253 0090 0000A0E3 		mov	r0, #0
 1254              	.LVL173:
 1255              	.L103:
1267:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
 1256              		.loc 1 1267 0
 1257 0094 24D08DE2 		add	sp, sp, #36
 1258              	.LCFI8:
 1259              		.cfi_def_cfa_offset 20
 1260              		@ sp needed
 1261 0098 E081BDE8 		ldmfd	sp!, {r5, r6, r7, r8, pc}
 1262              	.L111:
 1263              		.align	2
 1264              	.L110:
 1265 009c 20000000 		.word	.LANCHOR1+32
 1266 00a0 10000004 		.word	67108880
 1267              		.cfi_endproc
 1268              	.LFE6:
 1270              		.section	.text.DDR_MCTL_init,"ax",%progbits
 1271              		.align	2
 1272              		.global	DDR_MCTL_init
 1274              	DDR_MCTL_init:
 1275              	.LFB7:
1268:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1269:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** void DDR_MCTL_init (void)
1270:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** {
 1276              		.loc 1 1270 0
 1277              		.cfi_startproc
 1278              		@ args = 0, pretend = 0, frame = 16
 1279              		@ frame_needed = 0, uses_anonymous_args = 0
 1280 0000 F04F2DE9 		stmfd	sp!, {r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1281              	.LCFI9:
 1282              		.cfi_def_cfa_offset 36
 1283              		.cfi_offset 4, -36
 1284              		.cfi_offset 5, -32
 1285              		.cfi_offset 6, -28
 1286              		.cfi_offset 7, -24
 1287              		.cfi_offset 8, -20
 1288              		.cfi_offset 9, -16
 1289              		.cfi_offset 10, -12
 1290              		.cfi_offset 11, -8
 1291              		.cfi_offset 14, -4
1271:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0304, 0x00000001);
 1292              		.loc 1 1271 0
 1293 0004 3746A0E3 		mov	r4, #57671680
 1294 0008 0160A0E3 		mov	r6, #1
1272:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0030, 0x00000001);
1273:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //GETREG32(DDRC_BASE+0x0004);
1274:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0000, 0x03040000);
1275:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0000, 0x03040008);
1276:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0000, 0x03040008);
1277:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0000, 0x03040008);
1278:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0000, 0x03040008);
1279:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0000, 0x03040008);
1280:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0000, 0x03040008);
 1295              		.loc 1 1280 0
 1296 000c 88339FE5 		ldr	r3, .L114
1270:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0304, 0x00000001);
 1297              		.loc 1 1270 0
 1298 0010 14D04DE2 		sub	sp, sp, #20
 1299              	.LCFI10:
 1300              		.cfi_def_cfa_offset 56
1271:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0304, 0x00000001);
 1301              		.loc 1 1271 0
 1302 0014 046384E5 		str	r6, [r4, #772]
1281:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0010, 0x00000030);
1282:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0010, 0x00000030);
1283:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0010, 0x00003030);
1284:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0010, 0x00003030);
1285:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0014, 0x0000a630);
1286:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0020, 0x00000001);
1287:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0020, 0x00000001);
1288:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0020, 0x00000041);
 1303              		.loc 1 1288 0
 1304 0018 4110A0E3 		mov	r1, #65
1272:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //GETREG32(DDRC_BASE+0x0004);
 1305              		.loc 1 1272 0
 1306 001c 306084E5 		str	r6, [r4, #48]
1289:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0024, 0x49af1c53);
1290:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0030, 0x00000000);
1291:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0030, 0x00000000);
1292:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0030, 0x00000000);
1293:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0030, 0x00000008);
1294:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0030, 0x00000008);
1295:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0034, 0x00402000);
1296:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0034, 0x00404900);
1297:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0034, 0x000d4900);
1298:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0038, 0x00000002);
1299:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0038, 0x00000000);
1300:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0038, 0x00a70000);
1301:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0050, 0x00210000);
1302:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0050, 0x00210070);
1303:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0050, 0x0021f070);
1304:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0050, 0x0071f070);
1305:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0060, 0x00000000);
1306:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0060, 0x00000000);
 1307              		.loc 1 1306 0
 1308 0020 0050A0E3 		mov	r5, #0
1280:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0010, 0x00000030);
 1309              		.loc 1 1280 0
 1310 0024 003084E5 		str	r3, [r4]
1284:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0014, 0x0000a630);
 1311              		.loc 1 1284 0
 1312 0028 303003E3 		movw	r3, #12336
1289:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0024, 0x49af1c53);
 1313              		.loc 1 1289 0
 1314 002c 6C239FE5 		ldr	r2, .L114+4
1307:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0064, 0x00620038);
1308:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0064, 0x00620038);
1309:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0064, 0x00200023);
1310:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRC_BASE+0x0064, 0x0006000B);
1311:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00c0, 0x00000000);
1312:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00c0, 0x00000000);
1313:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x00c0, 0x00000000);
1314:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00d0, 0x00020003);
1315:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00d0, 0x00030003);
1316:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x00d0, 0x00030003);
1317:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x00d4, 0x0000000f);
1318:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00d8, 0x00000d06);
1319:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x00d8, 0x00000a06);
1320:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00dc, 0x00000046);
1321:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x00dc, 0x00c30046);
1322:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00e0, 0x00000000);
1323:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x00e0, 0x00020000);
1324:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00e4, 0x00100004);
1325:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x00e4, 0x000a0004);
1326:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00f0, 0x00000000);
1327:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x00f0, 0x00000000);
1328:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00f4, 0x0000066e);
1329:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00f4, 0x0000068e);
1330:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x00f4, 0x0000098e);
1331:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0100, 0x0f101b0b);
1332:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0100, 0x0f10110b);
1333:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0100, 0x0f0e110b);
1334:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0100, 0x080e060b);
1335:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0104, 0x00080413);
1336:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0104, 0x00080213);
1337:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0104, 0x00020213);
1338:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0108, 0x03050607);
1339:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0108, 0x03050607);
1340:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0108, 0x03040607);
1341:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0108, 0x02040607);
1342:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x010c, 0x00505000);
1343:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x010c, 0x00505000);
1344:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0110, 0x05040407);
1345:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0110, 0x05040307);
1346:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0110, 0x05020307);
1347:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0110, 0x07020307);
1348:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0114, 0x05050404);
1349:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0114, 0x05050404);
1350:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0114, 0x05070404);
1351:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0114, 0x08070404);
1352:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0118, 0x02020006);
1353:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0118, 0x020a0006);
1354:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0118, 0x0a0a0006);
1355:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x011c, 0x0000020e);
1356:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x011c, 0x0000070e);
1357:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0120, 0x00004401);
1358:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0120, 0x00002901);
 1315              		.loc 1 1358 0
 1316 0030 01A902E3 		movw	r10, #10497
1284:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0014, 0x0000a630);
 1317              		.loc 1 1284 0
 1318 0034 103084E5 		str	r3, [r4, #16]
1285:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0020, 0x00000001);
 1319              		.loc 1 1285 0
 1320 0038 30360AE3 		movw	r3, #42544
1309:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRC_BASE+0x0064, 0x0006000B);
 1321              		.loc 1 1309 0
 1322 003c 60039FE5 		ldr	r0, .L114+8
1359:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0138, 0x0000003b);
 1323              		.loc 1 1359 0
 1324 0040 3B90A0E3 		mov	r9, #59
1285:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0020, 0x00000001);
 1325              		.loc 1 1285 0
 1326 0044 143084E5 		str	r3, [r4, #20]
1294:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0034, 0x00402000);
 1327              		.loc 1 1294 0
 1328 0048 0830A0E3 		mov	r3, #8
1288:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0024, 0x49af1c53);
 1329              		.loc 1 1288 0
 1330 004c 201084E5 		str	r1, [r4, #32]
1360:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0180, 0x02000018);
1361:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0180, 0x00600018);
1362:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0180, 0x00600018);
1363:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0180, 0x40600018);
1364:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0180, 0x40600018);
1365:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0184, 0x02000070);
1366:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0184, 0x00e00070);
1367:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0188, 0x00000000);
1368:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0190, 0x07020002);
1369:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0190, 0x07020102);
1370:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0190, 0x07020102);
1371:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0190, 0x07040102);
1372:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0190, 0x07040102);
1373:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRC_BASE+0x0190, 0x02040102);
1374:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRC_BASE+0x0190, 0x02040002);
1375:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0190, 0x02030002);
1376:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0194, 0x00000402);
1377:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0194, 0x00000202);
1378:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0194, 0x00030202);
1379:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0198, 0x07000000);
1380:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0198, 0x07000001);
1381:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0198, 0x07000001);
1382:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0198, 0x07000001);
1383:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0198, 0x07009001);
1384:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0198, 0x07719001);
1385:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0198, 0x07719001);
1386:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x01a0, 0x00400005);
1387:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x01a0, 0x00400005);
1388:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x01a0, 0x20400005);
1389:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x01a0, 0x60400005);
1390:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x01a0, 0x60400005);
1391:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x01a4, 0x000100d8);
1392:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x01a4, 0x003000d8);
1393:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x01a8, 0x00000000);
1394:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x01b0, 0x00000001);
1395:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x01b0, 0x00000001);
1396:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x01b0, 0x00000001);
1397:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x01b0, 0x00000001);
1398:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0200, 0x00000000);
1399:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0204, 0x00000003);
1400:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0204, 0x00000b03);
1401:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0204, 0x00070b14);
1402:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0208, 0x00000000);
1403:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0208, 0x00000600);
1404:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0208, 0x00040600);
1405:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0208, 0x07040600);
1406:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x020c, 0x00000001);
1407:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x020c, 0x00000701);
1408:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x020c, 0x00050701);
1409:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x020c, 0x02050701);
1410:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0210, 0x0000000f);
1411:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0210, 0x00000f0f);
 1331              		.loc 1 1411 0
 1332 0050 0FCF00E3 		movw	ip, #3855
1288:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0024, 0x49af1c53);
 1333              		.loc 1 1288 0
 1334 0054 0C108DE5 		str	r1, [sp, #12]
1289:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0030, 0x00000000);
 1335              		.loc 1 1289 0
 1336 0058 242084E5 		str	r2, [r4, #36]
 1337 005c 08208DE5 		str	r2, [sp, #8]
1294:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0034, 0x00402000);
 1338              		.loc 1 1294 0
 1339 0060 303084E5 		str	r3, [r4, #48]
1297:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0038, 0x00000002);
 1340              		.loc 1 1297 0
 1341 0064 3C339FE5 		ldr	r3, .L114+12
 1342 0068 343084E5 		str	r3, [r4, #52]
1300:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0050, 0x00210000);
 1343              		.loc 1 1300 0
 1344 006c A738A0E3 		mov	r3, #10944512
1321:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00e0, 0x00000000);
 1345              		.loc 1 1321 0
 1346 0070 34B39FE5 		ldr	fp, .L114+16
1300:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0050, 0x00210000);
 1347              		.loc 1 1300 0
 1348 0074 383084E5 		str	r3, [r4, #56]
1304:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0060, 0x00000000);
 1349              		.loc 1 1304 0
 1350 0078 30339FE5 		ldr	r3, .L114+20
 1351 007c 503084E5 		str	r3, [r4, #80]
 1352 0080 04308DE5 		str	r3, [sp, #4]
1323:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00e4, 0x00100004);
 1353              		.loc 1 1323 0
 1354 0084 0238A0E3 		mov	r3, #131072
1306:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0064, 0x00620038);
 1355              		.loc 1 1306 0
 1356 0088 605084E5 		str	r5, [r4, #96]
1309:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRC_BASE+0x0064, 0x0006000B);
 1357              		.loc 1 1309 0
 1358 008c 640084E5 		str	r0, [r4, #100]
1316:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x00d4, 0x0000000f);
 1359              		.loc 1 1316 0
 1360 0090 1C039FE5 		ldr	r0, .L114+24
1313:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00d0, 0x00020003);
 1361              		.loc 1 1313 0
 1362 0094 C05084E5 		str	r5, [r4, #192]
1316:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x00d4, 0x0000000f);
 1363              		.loc 1 1316 0
 1364 0098 D00084E5 		str	r0, [r4, #208]
1317:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00d8, 0x00000d06);
 1365              		.loc 1 1317 0
 1366 009c 0F00A0E3 		mov	r0, #15
1364:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0184, 0x02000070);
 1367              		.loc 1 1364 0
 1368 00a0 10839FE5 		ldr	r8, .L114+28
1317:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00d8, 0x00000d06);
 1369              		.loc 1 1317 0
 1370 00a4 D40084E5 		str	r0, [r4, #212]
1319:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00dc, 0x00000046);
 1371              		.loc 1 1319 0
 1372 00a8 060A00E3 		movw	r0, #2566
1378:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0198, 0x07000000);
 1373              		.loc 1 1378 0
 1374 00ac 08739FE5 		ldr	r7, .L114+32
1319:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00dc, 0x00000046);
 1375              		.loc 1 1319 0
 1376 00b0 D80084E5 		str	r0, [r4, #216]
1325:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00f0, 0x00000000);
 1377              		.loc 1 1325 0
 1378 00b4 04039FE5 		ldr	r0, .L114+36
1321:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00e0, 0x00000000);
 1379              		.loc 1 1321 0
 1380 00b8 DCB084E5 		str	fp, [r4, #220]
1323:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00e4, 0x00100004);
 1381              		.loc 1 1323 0
 1382 00bc E03084E5 		str	r3, [r4, #224]
1325:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00f0, 0x00000000);
 1383              		.loc 1 1325 0
 1384 00c0 E40084E5 		str	r0, [r4, #228]
1330:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0100, 0x0f101b0b);
 1385              		.loc 1 1330 0
 1386 00c4 8E0900E3 		movw	r0, #2446
1334:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0104, 0x00080413);
 1387              		.loc 1 1334 0
 1388 00c8 F4329FE5 		ldr	r3, .L114+40
1327:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x00f4, 0x0000066e);
 1389              		.loc 1 1327 0
 1390 00cc F05084E5 		str	r5, [r4, #240]
1330:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0100, 0x0f101b0b);
 1391              		.loc 1 1330 0
 1392 00d0 F40084E5 		str	r0, [r4, #244]
1334:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0104, 0x00080413);
 1393              		.loc 1 1334 0
 1394 00d4 003184E5 		str	r3, [r4, #256]
1337:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0108, 0x03050607);
 1395              		.loc 1 1337 0
 1396 00d8 E8329FE5 		ldr	r3, .L114+44
 1397 00dc 043184E5 		str	r3, [r4, #260]
1341:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x010c, 0x00505000);
 1398              		.loc 1 1341 0
 1399 00e0 E4329FE5 		ldr	r3, .L114+48
 1400 00e4 083184E5 		str	r3, [r4, #264]
1343:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0110, 0x05040407);
 1401              		.loc 1 1343 0
 1402 00e8 E0329FE5 		ldr	r3, .L114+52
 1403 00ec 0C3184E5 		str	r3, [r4, #268]
1347:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0114, 0x05050404);
 1404              		.loc 1 1347 0
 1405 00f0 DC329FE5 		ldr	r3, .L114+56
 1406 00f4 103184E5 		str	r3, [r4, #272]
1351:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0118, 0x02020006);
 1407              		.loc 1 1351 0
 1408 00f8 413783E2 		add	r3, r3, #17039360
 1409 00fc 013883E2 		add	r3, r3, #65536
 1410 0100 FD3083E2 		add	r3, r3, #253
1366:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0188, 0x00000000);
 1411              		.loc 1 1366 0
 1412 0104 CC029FE5 		ldr	r0, .L114+60
1351:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0118, 0x02020006);
 1413              		.loc 1 1351 0
 1414 0108 143184E5 		str	r3, [r4, #276]
1354:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x011c, 0x0000020e);
 1415              		.loc 1 1354 0
 1416 010c C8329FE5 		ldr	r3, .L114+64
 1417 0110 183184E5 		str	r3, [r4, #280]
1356:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0120, 0x00004401);
 1418              		.loc 1 1356 0
 1419 0114 0E3700E3 		movw	r3, #1806
 1420 0118 1C3184E5 		str	r3, [r4, #284]
1358:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0138, 0x0000003b);
 1421              		.loc 1 1358 0
 1422 011c 20A184E5 		str	r10, [r4, #288]
1359:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0180, 0x02000018);
 1423              		.loc 1 1359 0
 1424 0120 389184E5 		str	r9, [r4, #312]
1364:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0184, 0x02000070);
 1425              		.loc 1 1364 0
 1426 0124 808184E5 		str	r8, [r4, #384]
1366:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0188, 0x00000000);
 1427              		.loc 1 1366 0
 1428 0128 840184E5 		str	r0, [r4, #388]
1375:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0194, 0x00000402);
 1429              		.loc 1 1375 0
 1430 012c AC029FE5 		ldr	r0, .L114+68
1367:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0190, 0x07020002);
 1431              		.loc 1 1367 0
 1432 0130 885184E5 		str	r5, [r4, #392]
1375:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0194, 0x00000402);
 1433              		.loc 1 1375 0
 1434 0134 900184E5 		str	r0, [r4, #400]
1385:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x01a0, 0x00400005);
 1435              		.loc 1 1385 0
 1436 0138 A4029FE5 		ldr	r0, .L114+72
1378:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0198, 0x07000000);
 1437              		.loc 1 1378 0
 1438 013c 947184E5 		str	r7, [r4, #404]
1385:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x01a0, 0x00400005);
 1439              		.loc 1 1385 0
 1440 0140 980184E5 		str	r0, [r4, #408]
1390:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x01a4, 0x000100d8);
 1441              		.loc 1 1390 0
 1442 0144 9C029FE5 		ldr	r0, .L114+76
 1443 0148 A00184E5 		str	r0, [r4, #416]
1392:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x01a8, 0x00000000);
 1444              		.loc 1 1392 0
 1445 014c 98029FE5 		ldr	r0, .L114+80
 1446 0150 A40184E5 		str	r0, [r4, #420]
1401:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0208, 0x00000000);
 1447              		.loc 1 1401 0
 1448 0154 94029FE5 		ldr	r0, .L114+84
1393:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x01b0, 0x00000001);
 1449              		.loc 1 1393 0
 1450 0158 A85184E5 		str	r5, [r4, #424]
1397:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0200, 0x00000000);
 1451              		.loc 1 1397 0
 1452 015c B06184E5 		str	r6, [r4, #432]
1398:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0204, 0x00000003);
 1453              		.loc 1 1398 0
 1454 0160 005284E5 		str	r5, [r4, #512]
1401:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0208, 0x00000000);
 1455              		.loc 1 1401 0
 1456 0164 040284E5 		str	r0, [r4, #516]
1405:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x020c, 0x00000001);
 1457              		.loc 1 1405 0
 1458 0168 84029FE5 		ldr	r0, .L114+88
 1459 016c 080284E5 		str	r0, [r4, #520]
1409:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0210, 0x0000000f);
 1460              		.loc 1 1409 0
 1461 0170 80029FE5 		ldr	r0, .L114+92
 1462 0174 0C0284E5 		str	r0, [r4, #524]
1412:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0214, 0x00000009);
1413:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0214, 0x00000309);
1414:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0214, 0x00080309);
1415:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0214, 0x0b080309);
 1463              		.loc 1 1415 0
 1464 0178 7C029FE5 		ldr	r0, .L114+96
1411:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0214, 0x00000009);
 1465              		.loc 1 1411 0
 1466 017c 10C284E5 		str	ip, [r4, #528]
 1467 0180 00C08DE5 		str	ip, [sp]
 1468              		.loc 1 1415 0
 1469 0184 140284E5 		str	r0, [r4, #532]
1416:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0218, 0x00000009);
1417:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0218, 0x00000709);
1418:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0218, 0x00050709);
1419:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0218, 0x0f050709);
1420:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0218, 0x0f050709);
 1470              		.loc 1 1420 0
 1471 0188 FF0780E2 		add	r0, r0, #66846720
 1472 018c 410B80E2 		add	r0, r0, #66560
 1473 0190 180284E5 		str	r0, [r4, #536]
1421:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0224, 0x00000007);
1422:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0224, 0x00000a07);
1423:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0224, 0x00080a07);
1424:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0224, 0x00080a07);
 1474              		.loc 1 1424 0
 1475 0194 64029FE5 		ldr	r0, .L114+100
 1476 0198 240284E5 		str	r0, [r4, #548]
1425:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0228, 0x00000004);
1426:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0228, 0x00000104);
1427:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0228, 0x00080104);
1428:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0228, 0x05080104);
 1477              		.loc 1 1428 0
 1478 019c 60029FE5 		ldr	r0, .L114+104
 1479 01a0 280284E5 		str	r0, [r4, #552]
1429:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x022c, 0x00000000);
 1480              		.loc 1 1429 0
 1481 01a4 2C5284E5 		str	r5, [r4, #556]
1430:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1431:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//cs 0   : 0x200[4:0]    6 22 16
1432:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//cs 1   : 0x200[12:8]   7 22 16
1433:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//bank 0 : 0x204 [4:0]   2 23 17 25
1434:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//bank 1 : 0x204 [12:8]  3 23 17 26
1435:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//bank 2 : 0x204 [20:16] 4 23 17 27
1436:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//col 2  : 0x208 [3:0]   2 0 2
1437:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//col 3  : 0x208 [11:8]  3 0 3
1438:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//col 4  : 0x208 [19:16] 4 0 4
1439:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//col 5  : 0x208 [27:24] 5 0 5
1440:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//col 6  : 0x20c [3:0]   6 0 6
1441:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//col 7  : 0x20c [11:8]  7 0 7
1442:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//col 8  : 0x20c [19:16] 8 0 8
1443:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//col 9  : 0x20c [27:24] 9 0 9
1444:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//col 10 : 0x210 [3:0]   10  f
1445:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//col 11 : 0x210 [11:8]  11  f
1446:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 0  : 0x214 [3:0]   6 4 10
1447:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 1  : 0x214 [11:8]  7 4 11
1448:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 2  : 0x214 [19:16] 8
1449:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 11 : 0x214 [27:24] 17  4 21
1450:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 12 : 0x218 [3:0]   18  4 22
1451:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 13 : 0x218 [11:8]  19  4 23
1452:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 14 : 0x218 [19:16] 20  4 24
1453:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 15 : 0x218 [27:24] 21  f
1454:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1455:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 2  : 0x224 [3:0]   8 4 12
1456:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 3  : 0x224 [11:8]  9 4 13
1457:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 4  : 0x224 [19:16] 10  4 14
1458:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 5  : 0x224 [27:24] 11  4 15
1459:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 6  : 0x228 [3:0]   12  4 16
1460:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 7  : 0x228 [11:8]  13  4 17
1461:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 8  : 0x228 [19:16] 14  4 18
1462:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//row 9  : 0x228 [27:24] 15  4 19
1463:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #if 0
1464:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0200, 0x00000016);//cs
1465:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #  ifdef CONFIG_FPGA
1466:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0204, 0x00090909);//bank 2 1 0
1467:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #  else
1468:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0204, 0x00171717);//bank 2 1 0
1469:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #  endif
1470:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0208, 0x00000000);//col 5 4 3 2
1471:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x020c, 0x00000000);//col 9 8 7 6
1472:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #  ifdef CONFIG_FPGA
1473:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0210, 0x00000f00);//col 11 10
1474:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0214, 0x08080808);//row 11 10 1  0
1475:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0218, 0x0f0f0808);//row 15 14 13 12
1476:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRC_BASE+0x0224, 0x04040404);//row 5  4  3  2
1477:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRC_BASE+0x0228, 0x04040404);//row 9  8  7  6
1478:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #  else
1479:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0210, 0x00000f0f);//col 11 10
1480:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0214, 0x04040404);//row 11 10 1  0
1481:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0218, 0x0f040404);//row 15 14 13 12
1482:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0224, 0x04040404);//row 5  4  3  2
1483:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0228, 0x04040404);//row 9  8  7  6
1484:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #  endif
1485:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
1486:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1487:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #if 0
1488:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0200, 0x00000016);//cs
1489:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0204, 0x00080808);//bank 2 1 0
1490:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0208, 0x00000000);//col 5 4 3 2
1491:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x020c, 0x00000000);//col 9 8 7 6
1492:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0210, 0x00000f0f);//col 11 10
1493:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0214, 0x07070707);//row 11 10 1  0
1494:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0218, 0x0f070707);//row 15 14 13 12
1495:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0224, 0x07070707);//row 5  4  3  2
1496:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0228, 0x07070707);//row 9  8  7  6
1497:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
1498:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1499:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	printf("\r\n Setting DDR banking size to 16MB \r\n");
 1482              		.loc 1 1499 0
 1483 01a8 58029FE5 		ldr	r0, .L114+108
 1484 01ac FEFFFFEB 		bl	puts
 1485              	.LVL174:
1500:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0200, 0x00000016);//cs
 1486              		.loc 1 1500 0
 1487 01b0 1600A0E3 		mov	r0, #22
1501:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0204, 0x00131313);//bank 2 1 0
1502:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0208, 0x00000000);//col 5 4 3 2
1503:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x020c, 0x00000000);//col 9 8 7 6
1504:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0210, 0x00000f0f);//col 11 10
 1488              		.loc 1 1504 0
 1489 01b4 00C09DE5 		ldr	ip, [sp]
1500:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0200, 0x00000016);//cs
 1490              		.loc 1 1500 0
 1491 01b8 000284E5 		str	r0, [r4, #512]
1501:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0204, 0x00131313);//bank 2 1 0
 1492              		.loc 1 1501 0
 1493 01bc 48029FE5 		ldr	r0, .L114+112
 1494 01c0 040284E5 		str	r0, [r4, #516]
1505:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0214, 0x07040404);//row 11 10 1  0
 1495              		.loc 1 1505 0
 1496 01c4 6F0680E2 		add	r0, r0, #116391936
 1497 01c8 0F0A80E2 		add	r0, r0, #61440
 1498 01cc F10080E2 		add	r0, r0, #241
1502:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x020c, 0x00000000);//col 9 8 7 6
 1499              		.loc 1 1502 0
 1500 01d0 085284E5 		str	r5, [r4, #520]
1503:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0210, 0x00000f0f);//col 11 10
 1501              		.loc 1 1503 0
 1502 01d4 0C5284E5 		str	r5, [r4, #524]
1504:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0214, 0x07040404);//row 11 10 1  0
 1503              		.loc 1 1504 0
 1504 01d8 10C284E5 		str	ip, [r4, #528]
 1505              		.loc 1 1505 0
 1506 01dc 140284E5 		str	r0, [r4, #532]
1506:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0218, 0x0f0f0707);//row 15 14 13 12
 1507              		.loc 1 1506 0
 1508 01e0 C20380E2 		add	r0, r0, #134217731
 1509 01e4 0B0880E2 		add	r0, r0, #720896
 1510 01e8 030C80E2 		add	r0, r0, #768
1507:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0224, 0x04040404);//row 5  4  3  2
1508:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0228, 0x04040404);//row 9  8  7  6
1509:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1510:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0240, 0x04000440);
1511:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0240, 0x04000c40);
1512:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0240, 0x04120c40);
1513:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0240, 0x0c120c40);
 1511              		.loc 1 1513 0
 1512 01ec 1CC29FE5 		ldr	ip, .L114+116
1506:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0218, 0x0f0f0707);//row 15 14 13 12
 1513              		.loc 1 1506 0
 1514 01f0 180284E5 		str	r0, [r4, #536]
1507:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0224, 0x04040404);//row 5  4  3  2
 1515              		.loc 1 1507 0
 1516 01f4 18029FE5 		ldr	r0, .L114+120
 1517 01f8 240284E5 		str	r0, [r4, #548]
1508:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 1518              		.loc 1 1508 0
 1519 01fc 280284E5 		str	r0, [r4, #552]
1514:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0244, 0x00002212);
1515:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0244, 0x00002232);
1516:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0244, 0x00002132);
1517:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0244, 0x00000132);
 1520              		.loc 1 1517 0
 1521 0200 320100E3 		movw	r0, #306
1513:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0244, 0x00002212);
 1522              		.loc 1 1513 0
 1523 0204 40C284E5 		str	ip, [r4, #576]
 1524              		.loc 1 1517 0
 1525 0208 440284E5 		str	r0, [r4, #580]
1518:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0250, 0x00000905);
1519:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0250, 0x00000905);
1520:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0250, 0x00000905);
1521:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0250, 0x00000905);
1522:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0250, 0x00f20905);
1523:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0250, 0x07f20905);
 1526              		.loc 1 1523 0
 1527 020c 04029FE5 		ldr	r0, .L114+124
 1528 0210 500284E5 		str	r0, [r4, #592]
1524:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0254, 0x0000001e);
 1529              		.loc 1 1524 0
 1530 0214 1E00A0E3 		mov	r0, #30
1525:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x025c, 0x0f00d6a1);
1526:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x025c, 0x1300d6a1);
1527:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0264, 0x0f00cfbe);
1528:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0264, 0xd000cfbe);
1529:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x026c, 0x0f00e287);
1530:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x026c, 0x1600e287);
1531:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0300, 0x00000001);
1532:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0300, 0x00000011);
1533:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0304, 0x00000000);
1534:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0304, 0x00000000);
1535:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x030c, 0x00000000);
1536:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x030c, 0x00000000);
1537:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x030c, 0x00000000);
1538:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0320, 0x00000001);
1539:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x036c, 0x00110010);
1540:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x036c, 0x00110000);
1541:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x036c, 0x00110000);
1542:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x036c, 0x00100000);
1543:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x036c, 0x00000000);
1544:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x036c, 0x00000000);
1545:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1546:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2020, 0x00000001);
1547:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2020, 0x00000001);
1548:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2020, 0x00000041);
 1531              		.loc 1 1548 0
 1532 0218 0C109DE5 		ldr	r1, [sp, #12]
1524:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0254, 0x0000001e);
 1533              		.loc 1 1524 0
 1534 021c 540284E5 		str	r0, [r4, #596]
1526:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0264, 0x0f00cfbe);
 1535              		.loc 1 1526 0
 1536 0220 F4019FE5 		ldr	r0, .L114+128
 1537 0224 5C0284E5 		str	r0, [r4, #604]
1528:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x026c, 0x0f00e287);
 1538              		.loc 1 1528 0
 1539 0228 F0019FE5 		ldr	r0, .L114+132
 1540 022c 640284E5 		str	r0, [r4, #612]
1530:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0300, 0x00000001);
 1541              		.loc 1 1530 0
 1542 0230 EC019FE5 		ldr	r0, .L114+136
 1543 0234 6C0284E5 		str	r0, [r4, #620]
1532:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0304, 0x00000000);
 1544              		.loc 1 1532 0
 1545 0238 1100A0E3 		mov	r0, #17
1549:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2024, 0x49af1c53);
 1546              		.loc 1 1549 0
 1547 023c 08209DE5 		ldr	r2, [sp, #8]
1532:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0304, 0x00000000);
 1548              		.loc 1 1532 0
 1549 0240 000384E5 		str	r0, [r4, #768]
1550:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2050, 0x00210070);
1551:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2050, 0x00210070);
1552:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2050, 0x0021f070);
1553:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2050, 0x0071f070);
 1550              		.loc 1 1553 0
 1551 0244 04309DE5 		ldr	r3, [sp, #4]
1548:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2024, 0x49af1c53);
 1552              		.loc 1 1548 0
 1553 0248 D8019FE5 		ldr	r0, .L114+140
1534:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x030c, 0x00000000);
 1554              		.loc 1 1534 0
 1555 024c 045384E5 		str	r5, [r4, #772]
1537:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0320, 0x00000001);
 1556              		.loc 1 1537 0
 1557 0250 0C5384E5 		str	r5, [r4, #780]
1538:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x036c, 0x00110010);
 1558              		.loc 1 1538 0
 1559 0254 206384E5 		str	r6, [r4, #800]
1544:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 1560              		.loc 1 1544 0
 1561 0258 6C5384E5 		str	r5, [r4, #876]
1548:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2024, 0x49af1c53);
 1562              		.loc 1 1548 0
 1563 025c 201080E5 		str	r1, [r0, #32]
1549:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2050, 0x00210070);
 1564              		.loc 1 1549 0
 1565 0260 242080E5 		str	r2, [r0, #36]
 1566              		.loc 1 1553 0
 1567 0264 503080E5 		str	r3, [r0, #80]
1554:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2064, 0x00620038);
1555:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2064, 0x00628038);
1556:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2064, 0x00380038);
 1568              		.loc 1 1556 0
 1569 0268 BC319FE5 		ldr	r3, .L114+144
 1570 026c 643080E5 		str	r3, [r0, #100]
1557:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x20dc, 0x00000046);
1558:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x20dc, 0x00c30046);
1559:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x20e0, 0x00000000);
1560:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x20e0, 0x00020000);
 1571              		.loc 1 1560 0
 1572 0270 0238A0E3 		mov	r3, #131072
1558:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x20e0, 0x00000000);
 1573              		.loc 1 1558 0
 1574 0274 DCB080E5 		str	fp, [r0, #220]
 1575              		.loc 1 1560 0
 1576 0278 E03080E5 		str	r3, [r0, #224]
1561:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2100, 0x0f101b0b);
1562:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2100, 0x0f10110b);
1563:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2100, 0x0f0e110b);
1564:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2100, 0x080e060b);
 1577              		.loc 1 1564 0
 1578 027c 40319FE5 		ldr	r3, .L114+40
 1579 0280 003180E5 		str	r3, [r0, #256]
1565:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2104, 0x00080413);
1566:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2104, 0x00080213);
1567:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2104, 0x00020213);
 1580              		.loc 1 1567 0
 1581 0284 3C319FE5 		ldr	r3, .L114+44
 1582 0288 043180E5 		str	r3, [r0, #260]
1568:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2108, 0x03050607);
1569:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2108, 0x03050607);
1570:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2108, 0x03040607);
1571:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2108, 0x02040607);
 1583              		.loc 1 1571 0
 1584 028c 38319FE5 		ldr	r3, .L114+48
 1585 0290 083180E5 		str	r3, [r0, #264]
1572:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x210c, 0x00505000);
1573:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x210c, 0x00505000);
 1586              		.loc 1 1573 0
 1587 0294 34319FE5 		ldr	r3, .L114+52
 1588 0298 0C3180E5 		str	r3, [r0, #268]
1574:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2110, 0x05040407);
1575:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2110, 0x05040307);
1576:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2110, 0x05020307);
1577:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2110, 0x07020307);
 1589              		.loc 1 1577 0
 1590 029c 30319FE5 		ldr	r3, .L114+56
 1591 02a0 103180E5 		str	r3, [r0, #272]
1578:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2114, 0x05050404);
1579:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2114, 0x05050404);
1580:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2114, 0x05070404);
1581:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2114, 0x08070404);
 1592              		.loc 1 1581 0
 1593 02a4 413783E2 		add	r3, r3, #17039360
 1594 02a8 013883E2 		add	r3, r3, #65536
 1595 02ac FD3083E2 		add	r3, r3, #253
 1596 02b0 143180E5 		str	r3, [r0, #276]
1582:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2118, 0x02020006);
1583:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2118, 0x020a0006);
1584:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2118, 0x0a0a0006);
 1597              		.loc 1 1584 0
 1598 02b4 20319FE5 		ldr	r3, .L114+64
 1599 02b8 183180E5 		str	r3, [r0, #280]
1585:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x211c, 0x0000020e);
1586:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x211c, 0x0000070e);
 1600              		.loc 1 1586 0
 1601 02bc 0E3700E3 		movw	r3, #1806
 1602 02c0 1C3180E5 		str	r3, [r0, #284]
1587:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2120, 0x00004401);
1588:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2120, 0x00002901);
1589:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2138, 0x0000003b);
1590:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2180, 0x02000018);
1591:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2180, 0x00600018);
1592:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2180, 0x00600018);
1593:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2180, 0x40600018);
1594:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2180, 0x40600018);
1595:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2190, 0x07020002);
1596:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2190, 0x07020102);
1597:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2190, 0x07020102);
1598:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2190, 0x07040102);
1599:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2190, 0x07040102);
1600:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2190, 0x02040102);
 1603              		.loc 1 1600 0
 1604 02c4 64319FE5 		ldr	r3, .L114+148
1588:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2138, 0x0000003b);
 1605              		.loc 1 1588 0
 1606 02c8 20A180E5 		str	r10, [r0, #288]
1589:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2180, 0x02000018);
 1607              		.loc 1 1589 0
 1608 02cc 389180E5 		str	r9, [r0, #312]
1594:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2190, 0x07020002);
 1609              		.loc 1 1594 0
 1610 02d0 808180E5 		str	r8, [r0, #384]
 1611              		.loc 1 1600 0
 1612 02d4 903180E5 		str	r3, [r0, #400]
1601:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2194, 0x00000402);
1602:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2194, 0x00000202);
1603:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2194, 0x00030202);
1604:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2240, 0x04000440);
1605:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2240, 0x04000c40);
1606:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2240, 0x04120c40);
1607:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x2240, 0x0c120c40);
1608:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1609:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0400, 0x00000010);
 1613              		.loc 1 1609 0
 1614 02d8 1030A0E3 		mov	r3, #16
1603:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x2240, 0x04000440);
 1615              		.loc 1 1603 0
 1616 02dc 947180E5 		str	r7, [r0, #404]
1607:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 1617              		.loc 1 1607 0
 1618 02e0 40C280E5 		str	ip, [r0, #576]
 1619              		.loc 1 1609 0
 1620 02e4 003484E5 		str	r3, [r4, #1024]
1610:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0404, 0x000000da);
 1621              		.loc 1 1610 0
 1622 02e8 DA30A0E3 		mov	r3, #218
 1623 02ec 043484E5 		str	r3, [r4, #1028]
1611:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0408, 0x00006201);
 1624              		.loc 1 1611 0
 1625 02f0 013206E3 		movw	r3, #25089
 1626 02f4 083484E5 		str	r3, [r4, #1032]
1612:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0494, 0x00200007);
 1627              		.loc 1 1612 0
 1628 02f8 34319FE5 		ldr	r3, .L114+152
 1629 02fc 943484E5 		str	r3, [r4, #1172]
1613:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x04b4, 0x0000119b);
 1630              		.loc 1 1613 0
 1631 0300 9B3101E3 		movw	r3, #4507
 1632 0304 B43484E5 		str	r3, [r4, #1204]
1614:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x04b8, 0x00001144);
 1633              		.loc 1 1614 0
 1634 0308 443101E3 		movw	r3, #4420
 1635 030c B83484E5 		str	r3, [r4, #1208]
1615:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0544, 0x0010000e);
 1636              		.loc 1 1615 0
 1637 0310 20319FE5 		ldr	r3, .L114+156
 1638 0314 443584E5 		str	r3, [r4, #1348]
1616:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0564, 0x00000156);
 1639              		.loc 1 1616 0
 1640 0318 563100E3 		movw	r3, #342
 1641 031c 643584E5 		str	r3, [r4, #1380]
1617:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0568, 0x00005139);
 1642              		.loc 1 1617 0
 1643 0320 393105E3 		movw	r3, #20793
 1644 0324 683584E5 		str	r3, [r4, #1384]
1618:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x05f4, 0x00110006);
 1645              		.loc 1 1618 0
 1646 0328 0C319FE5 		ldr	r3, .L114+160
 1647 032c F43584E5 		str	r3, [r4, #1524]
1619:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0614, 0x00004223);
 1648              		.loc 1 1619 0
 1649 0330 233204E3 		movw	r3, #16931
 1650 0334 143684E5 		str	r3, [r4, #1556]
1620:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0618, 0x0000312a);
 1651              		.loc 1 1620 0
 1652 0338 2A3103E3 		movw	r3, #12586
 1653 033c 183684E5 		str	r3, [r4, #1560]
1621:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x06a4, 0x0011000e);
 1654              		.loc 1 1621 0
 1655 0340 F8309FE5 		ldr	r3, .L114+164
 1656 0344 A43684E5 		str	r3, [r4, #1700]
1622:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x06c4, 0x00005288);
 1657              		.loc 1 1622 0
 1658 0348 883205E3 		movw	r3, #21128
 1659 034c C43684E5 		str	r3, [r4, #1732]
1623:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x06c8, 0x0000410f);
 1660              		.loc 1 1623 0
 1661 0350 0F3104E3 		movw	r3, #16655
 1662 0354 C83684E5 		str	r3, [r4, #1736]
1624:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0754, 0x00110001);
 1663              		.loc 1 1624 0
 1664 0358 E4309FE5 		ldr	r3, .L114+168
 1665 035c 543784E5 		str	r3, [r4, #1876]
1625:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0490, 0x00000001);
1626:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0540, 0x00000001);
1627:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x05f0, 0x00000001);
1628:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x06a0, 0x00000001);
1629:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0750, 0x00000001);
1630:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1631:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	/* Priority settings for TX and RX. Rx is given
1632:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	 * more priority than TX.
1633:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	 */
1634:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0494, 0x00200001);	//PCFGQOS0_n
 1666              		.loc 1 1634 0
 1667 0360 0F3883E2 		add	r3, r3, #983040
1625:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0490, 0x00000001);
 1668              		.loc 1 1625 0
 1669 0364 906484E5 		str	r6, [r4, #1168]
1626:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x05f0, 0x00000001);
 1670              		.loc 1 1626 0
 1671 0368 406584E5 		str	r6, [r4, #1344]
1627:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x06a0, 0x00000001);
 1672              		.loc 1 1627 0
 1673 036c F06584E5 		str	r6, [r4, #1520]
1628:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0750, 0x00000001);
 1674              		.loc 1 1628 0
 1675 0370 A06684E5 		str	r6, [r4, #1696]
1629:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
 1676              		.loc 1 1629 0
 1677 0374 506784E5 		str	r6, [r4, #1872]
 1678              		.loc 1 1634 0
 1679 0378 943484E5 		str	r3, [r4, #1172]
1635:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0544, 0x02220000);	//PCFGQOS0_n
 1680              		.loc 1 1635 0
 1681 037c C4309FE5 		ldr	r3, .L114+172
 1682 0380 443584E5 		str	r3, [r4, #1348]
1636:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x05f4, 0x02220000);	//PCFGQOS0_n
 1683              		.loc 1 1636 0
 1684 0384 F43584E5 		str	r3, [r4, #1524]
1637:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x06a4, 0x02220000);	//PCFGQOS0_n
 1685              		.loc 1 1637 0
 1686 0388 A43684E5 		str	r3, [r4, #1700]
1638:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0754, 0x00000001);	//PCFGQOS0_n
 1687              		.loc 1 1638 0
 1688 038c 546784E5 		str	r6, [r4, #1876]
1639:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1640:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	GETREG32(DDRC_BASE+0x0060);
 1689              		.loc 1 1640 0
 1690 0390 603094E5 		ldr	r3, [r4, #96]
1641:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
 1691              		.loc 1 1641 0
 1692 0394 14D08DE2 		add	sp, sp, #20
 1693              	.LCFI11:
 1694              		.cfi_def_cfa_offset 36
 1695              		@ sp needed
 1696 0398 F08FBDE8 		ldmfd	sp!, {r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1697              	.L115:
 1698              		.align	2
 1699              	.L114:
 1700 039c 08000403 		.word	50593800
 1701 03a0 531CAF49 		.word	1236212819
 1702 03a4 23002000 		.word	2097187
 1703 03a8 00490D00 		.word	870656
 1704 03ac 4600C300 		.word	12779590
 1705 03b0 70F07100 		.word	7467120
 1706 03b4 03000300 		.word	196611
 1707 03b8 18006040 		.word	1080033304
 1708 03bc 02020300 		.word	197122
 1709 03c0 04000A00 		.word	655364
 1710 03c4 0B060E08 		.word	135136779
 1711 03c8 13020200 		.word	131603
 1712 03cc 07060402 		.word	33818119
 1713 03d0 00505000 		.word	5263360
 1714 03d4 07030207 		.word	117572359
 1715 03d8 7000E000 		.word	14680176
 1716 03dc 06000A0A 		.word	168427526
 1717 03e0 02000302 		.word	33751042
 1718 03e4 01907107 		.word	124882945
 1719 03e8 05004060 		.word	1614807045
 1720 03ec D8003000 		.word	3145944
 1721 03f0 140B0700 		.word	461588
 1722 03f4 00060407 		.word	117704192
 1723 03f8 01070502 		.word	33883905
 1724 03fc 0903080B 		.word	185074441
 1725 0400 070A0800 		.word	526855
 1726 0404 04010805 		.word	84410628
 1727 0408 97000000 		.word	.LC13
 1728 040c 13131300 		.word	1250067
 1729 0410 400C120C 		.word	202509376
 1730 0414 04040404 		.word	67372036
 1731 0418 0509F207 		.word	133302533
 1732 041c A1D60013 		.word	318822049
 1733 0420 BECF00D0 		.word	-805253186
 1734 0424 87E20016 		.word	369156743
 1735 0428 00207003 		.word	57679872
 1736 042c 38003800 		.word	3670072
 1737 0430 02010402 		.word	33816834
 1738 0434 07002000 		.word	2097159
 1739 0438 0E001000 		.word	1048590
 1740 043c 06001100 		.word	1114118
 1741 0440 0E001100 		.word	1114126
 1742 0444 01001100 		.word	1114113
 1743 0448 00002202 		.word	35782656
 1744              		.cfi_endproc
 1745              	.LFE7:
 1747              		.section	.text.DDR_MCTL_init_2,"ax",%progbits
 1748              		.align	2
 1749              		.global	DDR_MCTL_init_2
 1751              	DDR_MCTL_init_2:
 1752              	.LFB8:
1642:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1643:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** void DDR_MCTL_init_2 (void)
1644:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** {
 1753              		.loc 1 1644 0
 1754              		.cfi_startproc
 1755              		@ args = 0, pretend = 0, frame = 0
 1756              		@ frame_needed = 0, uses_anonymous_args = 0
 1757              		@ link register save eliminated.
1645:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0304, 0x00000000);
 1758              		.loc 1 1645 0
 1759 0000 3736A0E3 		mov	r3, #57671680
 1760 0004 0020A0E3 		mov	r2, #0
 1761 0008 042383E5 		str	r2, [r3, #772]
1646:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //GETREG32(DDRC_BASE+0x0030);
1647:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0030, 0x00000008);
1648:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //GETREG32(DDRC_BASE+0x0030);
1649:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0030, 0x00000008);
1650:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0030, 0x00000000);
 1762              		.loc 1 1650 0
 1763 000c 302083E5 		str	r2, [r3, #48]
1651:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0320, 0x00000000);
 1764              		.loc 1 1651 0
 1765 0010 202383E5 		str	r2, [r3, #800]
1652:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x01b0, 0x00000000);
 1766              		.loc 1 1652 0
 1767 0014 B02183E5 		str	r2, [r3, #432]
 1768 0018 1EFF2FE1 		bx	lr
 1769              		.cfi_endproc
 1770              	.LFE8:
 1772              		.section	.text.DDR_MCTL_init_3,"ax",%progbits
 1773              		.align	2
 1774              		.global	DDR_MCTL_init_3
 1776              	DDR_MCTL_init_3:
 1777              	.LFB9:
1653:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
1654:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1655:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** void DDR_MCTL_init_3 (void)
1656:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** {
 1778              		.loc 1 1656 0
 1779              		.cfi_startproc
 1780              		@ args = 0, pretend = 0, frame = 0
 1781              		@ frame_needed = 0, uses_anonymous_args = 0
 1782              		@ link register save eliminated.
1657:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	unsigned int get_value,pgsr_ok;
1658:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1659:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x01b0, 0x00000001);
 1783              		.loc 1 1659 0
 1784 0000 3736A0E3 		mov	r3, #57671680
 1785 0004 0120A0E3 		mov	r2, #1
 1786 0008 B02183E5 		str	r2, [r3, #432]
1660:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0320, 0x00000001);
 1787              		.loc 1 1660 0
 1788 000c 202383E5 		str	r2, [r3, #800]
 1789              	.L118:
1661:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do
1662:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	{
1663:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32(DDRC_BASE + 0x0324 );
 1790              		.loc 1 1663 0 discriminator 1
 1791 0010 3736A0E3 		mov	r3, #57671680
 1792 0014 243393E5 		ldr	r3, [r3, #804]
 1793              	.LVL175:
1664:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value   & 0x1;
1665:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( pgsr_ok != 0x1 );
 1794              		.loc 1 1665 0 discriminator 1
 1795 0018 010013E3 		tst	r3, #1
 1796 001c FBFFFF0A 		beq	.L118
 1797              	.LVL176:
 1798              	.L119:
1666:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1667:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do
1668:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	{
1669:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32(DDRC_BASE + 0x0004 );
 1799              		.loc 1 1669 0 discriminator 1
 1800 0020 3736A0E3 		mov	r3, #57671680
 1801 0024 042093E5 		ldr	r2, [r3, #4]
 1802              	.LVL177:
1670:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value   & 0x1;
1671:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( pgsr_ok != 0x1 );
 1803              		.loc 1 1671 0 discriminator 1
 1804 0028 010012E3 		tst	r2, #1
 1805 002c FBFFFF0A 		beq	.L119
1672:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1673:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef CONFIG_FPGA
1674:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0030, 0x00000008);
1675:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0030, 0x00000008);
1676:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0030, 0x00000008);
1677:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #else
1678:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0030, 0x00000000);
1679:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0030, 0x00000000);
1680:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //SETREG32(DDRC_BASE+0x0030, 0x00000000);
1681:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
1682:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0030, 0x00000000);
 1806              		.loc 1 1682 0
 1807 0030 0020A0E3 		mov	r2, #0
 1808              	.LVL178:
 1809 0034 302083E5 		str	r2, [r3, #48]
1683:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	// //GETREG32(DDRC_BASE+0x0308);
1684:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	GETREG32(DDRC_BASE+0x0308);
 1810              		.loc 1 1684 0
 1811 0038 083393E5 		ldr	r3, [r3, #776]
 1812 003c 1EFF2FE1 		bx	lr
 1813              		.cfi_endproc
 1814              	.LFE9:
 1816              		.section	.text.DDR_MCTL_DFI_init_complete_ctrl,"ax",%progbits
 1817              		.align	2
 1818              		.global	DDR_MCTL_DFI_init_complete_ctrl
 1820              	DDR_MCTL_DFI_init_complete_ctrl:
 1821              	.LFB10:
1685:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
1686:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1687:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** void DDR_MCTL_DFI_init_complete_ctrl (int on)
1688:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** {
 1822              		.loc 1 1688 0
 1823              		.cfi_startproc
 1824              		@ args = 0, pretend = 0, frame = 0
 1825              		@ frame_needed = 0, uses_anonymous_args = 0
 1826              		@ link register save eliminated.
 1827              	.LVL179:
1689:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	unsigned int v;
1690:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1691:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0320, 0x00000000);
 1828              		.loc 1 1691 0
 1829 0000 3736A0E3 		mov	r3, #57671680
 1830 0004 0020A0E3 		mov	r2, #0
1692:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	if (on)
 1831              		.loc 1 1692 0
 1832 0008 000050E3 		cmp	r0, #0
1691:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	if (on)
 1833              		.loc 1 1691 0
 1834 000c 202383E5 		str	r2, [r3, #800]
 1835 0010 0120A0E3 		mov	r2, #1
1693:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		SETREG32(DDRC_BASE+0x01b0, 0x00000001);
1694:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	else
1695:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		SETREG32(DDRC_BASE+0x01b0, 0x00000000);
 1836              		.loc 1 1695 0
 1837 0014 B0018305 		streq	r0, [r3, #432]
1693:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		SETREG32(DDRC_BASE+0x01b0, 0x00000001);
 1838              		.loc 1 1693 0
 1839 0018 B0218315 		strne	r2, [r3, #432]
1696:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRC_BASE+0x0320, 0x00000001);
 1840              		.loc 1 1696 0
 1841 001c 202383E5 		str	r2, [r3, #800]
 1842              	.L125:
1697:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do
1698:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	{
1699:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		v = GETREG32(DDRC_BASE + 0x0324 );
 1843              		.loc 1 1699 0 discriminator 1
 1844 0020 3736A0E3 		mov	r3, #57671680
 1845 0024 243393E5 		ldr	r3, [r3, #804]
 1846              	.LVL180:
1700:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( (v & 0x1) != 0x1 );
 1847              		.loc 1 1700 0 discriminator 1
 1848 0028 010013E3 		tst	r3, #1
 1849 002c FBFFFF0A 		beq	.L125
1701:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
 1850              		.loc 1 1701 0
 1851 0030 1EFF2FE1 		bx	lr
 1852              		.cfi_endproc
 1853              	.LFE10:
 1855              		.section	.text.DDRPHY_init0,"ax",%progbits
 1856              		.align	2
 1857              		.global	DDRPHY_init0
 1859              	DDRPHY_init0:
 1860              	.LFB11:
1702:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1703:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** void DDRPHY_init0 (void)
1704:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** {
 1861              		.loc 1 1704 0
 1862              		.cfi_startproc
 1863              		@ args = 0, pretend = 0, frame = 0
 1864              		@ frame_needed = 0, uses_anonymous_args = 0
 1865              		@ link register save eliminated.
1705:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	unsigned int get_value,pgsr_ok;
1706:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1707:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DCR,0x0000000d);
 1866              		.loc 1 1707 0
 1867 0000 0D20A0E3 		mov	r2, #13
 1868 0004 B4309FE5 		ldr	r3, .L132
 1869 0008 302083E5 		str	r2, [r3, #48]
1708:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef CONFIG_FPGA
1709:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+MR0,0x00000852);
1710:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+MR1,0x00000083);
1711:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #else
1712:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+MR0,0x00000c52);
 1870              		.loc 1 1712 0
 1871 000c 522C00E3 		movw	r2, #3154
 1872 0010 402083E5 		str	r2, [r3, #64]
1713:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+MR1,0x000000c3);
 1873              		.loc 1 1713 0
 1874 0014 C320A0E3 		mov	r2, #195
 1875 0018 442083E5 		str	r2, [r3, #68]
1714:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
1715:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1716:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+MR2,0x00000006);
 1876              		.loc 1 1716 0
 1877 001c 0620A0E3 		mov	r2, #6
 1878 0020 482083E5 		str	r2, [r3, #72]
1717:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRP0_BASE+MR3,0x00000002);
1718:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+MR3,0x00000000);
 1879              		.loc 1 1718 0
 1880 0024 0020A0E3 		mov	r2, #0
 1881 0028 4C2083E5 		str	r2, [r3, #76]
1719:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1720:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef CONFIG_FPGA
1721:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DTPR0,0x46918692);
1722:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DTPR1,0x11341088);
1723:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DTPR2,0x0647a0c8);
1724:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+PGCR,0x018c2e02);
1725:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DXCCR, 0x00008c40);
1726:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #else
1727:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DTPR0,0x44d7abb2);
 1882              		.loc 1 1727 0
 1883 002c 90209FE5 		ldr	r2, .L132+4
 1884 0030 342083E5 		str	r2, [r3, #52]
1728:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DTPR1,0x194610d8);
 1885              		.loc 1 1728 0
 1886 0034 8C209FE5 		ldr	r2, .L132+8
 1887 0038 382083E5 		str	r2, [r3, #56]
1729:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DTPR2,0x064790c8);
 1888              		.loc 1 1729 0
 1889 003c 88209FE5 		ldr	r2, .L132+12
 1890 0040 3C2083E5 		str	r2, [r3, #60]
1730:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRP0_BASE+PGCR,0x018C2e02);//lupin add 20160812
1731:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+PGCR,0x01842e02);
 1891              		.loc 1 1731 0
 1892 0044 84209FE5 		ldr	r2, .L132+16
 1893 0048 082083E5 		str	r2, [r3, #8]
1732:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DXCCR, 0x00000c40);
 1894              		.loc 1 1732 0
 1895 004c 312DA0E3 		mov	r2, #3136
 1896 0050 282083E5 		str	r2, [r3, #40]
1733:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DSGCR ,0xfa00025f);
 1897              		.loc 1 1733 0
 1898 0054 78209FE5 		ldr	r2, .L132+20
 1899 0058 2C2083E5 		str	r2, [r3, #44]
1734:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1735:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value = GETREG32(DDRP0_BASE + DX0GCR);
 1900              		.loc 1 1735 0
 1901 005c C02193E5 		ldr	r2, [r3, #448]
 1902              	.LVL181:
1736:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value &= ~(3 << 9);
 1903              		.loc 1 1736 0
 1904 0060 062CC2E3 		bic	r2, r2, #1536
 1905              	.LVL182:
1737:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE + DX0GCR,  get_value);
 1906              		.loc 1 1737 0
 1907 0064 C02183E5 		str	r2, [r3, #448]
1738:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value = GETREG32(DDRP0_BASE + DX1GCR);
 1908              		.loc 1 1738 0
 1909 0068 002293E5 		ldr	r2, [r3, #512]
 1910              	.LVL183:
1739:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value &= ~(3 << 9);
 1911              		.loc 1 1739 0
 1912 006c 062CC2E3 		bic	r2, r2, #1536
 1913              	.LVL184:
1740:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE + DX1GCR,  get_value);
 1914              		.loc 1 1740 0
 1915 0070 002283E5 		str	r2, [r3, #512]
1741:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value = GETREG32(DDRP0_BASE + DX2GCR);
 1916              		.loc 1 1741 0
 1917 0074 402293E5 		ldr	r2, [r3, #576]
 1918              	.LVL185:
1742:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value &= ~(3 << 9);
 1919              		.loc 1 1742 0
 1920 0078 062CC2E3 		bic	r2, r2, #1536
 1921              	.LVL186:
1743:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE + DX2GCR,  get_value);
 1922              		.loc 1 1743 0
 1923 007c 402283E5 		str	r2, [r3, #576]
1744:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value = GETREG32(DDRP0_BASE + DX3GCR);
 1924              		.loc 1 1744 0
 1925 0080 802293E5 		ldr	r2, [r3, #640]
 1926              	.LVL187:
1745:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value &= ~(3 << 9);
 1927              		.loc 1 1745 0
 1928 0084 062CC2E3 		bic	r2, r2, #1536
 1929              	.LVL188:
1746:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE + DX3GCR,  get_value);
 1930              		.loc 1 1746 0
 1931 0088 802283E5 		str	r2, [r3, #640]
1747:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
1748:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1749:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DX0DQSTR ,DXDQSTR[0][0]);//0x3db03000);
 1932              		.loc 1 1749 0
 1933 008c 44209FE5 		ldr	r2, .L132+24
 1934              	.LVL189:
 1935 0090 001092E5 		ldr	r1, [r2]
 1936 0094 D41183E5 		str	r1, [r3, #468]
 1937              	.LVL190:
1750:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DX1DQSTR ,DXDQSTR[0][1]);//0x3db03000);
 1938              		.loc 1 1750 0
 1939 0098 041092E5 		ldr	r1, [r2, #4]
 1940 009c 141283E5 		str	r1, [r3, #532]
1751:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DX2DQSTR ,DXDQSTR[0][2]);//0x3db03000);
 1941              		.loc 1 1751 0
 1942 00a0 081092E5 		ldr	r1, [r2, #8]
1752:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DX3DQSTR ,DXDQSTR[0][3]);//0x3db03000);
 1943              		.loc 1 1752 0
 1944 00a4 0C2092E5 		ldr	r2, [r2, #12]
1751:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+DX2DQSTR ,DXDQSTR[0][2]);//0x3db03000);
 1945              		.loc 1 1751 0
 1946 00a8 541283E5 		str	r1, [r3, #596]
 1947              		.loc 1 1752 0
 1948 00ac 942283E5 		str	r2, [r3, #660]
 1949              	.L129:
1753:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1754:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 1103.000 ns: [BENCH] Polling register at address 0x3 on bits [0:0] for value 1 ...
1755:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do
1756:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	{
1757:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP0_BASE + PGSR );
 1950              		.loc 1 1757 0 discriminator 1
 1951 00b0 0C2093E5 		ldr	r2, [r3, #12]
 1952              	.LVL191:
1758:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok = get_value & 0x1;
1759:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( !pgsr_ok );
 1953              		.loc 1 1759 0 discriminator 1
 1954 00b4 010012E3 		tst	r2, #1
 1955 00b8 FCFFFF0A 		beq	.L129
1760:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1761:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value = 0;
1762:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	pgsr_ok = 0;
1763:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #if 0
1764:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 1893.000 ns: [BENCH] PHY initialization done...
1765:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 1892.812 ns: [CFG] Data out: Q = 00000007
1766:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//
1767:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRP0_BASE+ACDLLCR,0x40000000);
1768:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+PIR, 0x000000c1);
1769:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRP0_BASE+PIR, 0x00040001);
1770:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 1910.000 ns: [BENCH] Polling register at address 0x3 on bits [3:0] for value 15 ...
1771:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1772:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do
1773:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	{
1774:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP0_BASE + PGSR );
1775:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value & 0xf;
1776:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( pgsr_ok != 0xf );
1777:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1778:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1779:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 5849.000 ns: [BENCH] PUB initialization done...
1780:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 5849.062 ns: [CFG] Data out: Q = 0000001f
1781:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 5861.312 ns: [SYS] END OF INITIALIZATION
1782:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1783:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1784:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+PIR, 0x00000011);
1785:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do
1786:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	{
1787:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP0_BASE + PGSR );
1788:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value & 0xf;
1789:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( pgsr_ok != 0xf );
1790:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #elif 0
1791:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRP0_BASE+PTR0, 0x003FFFFF);
1792:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRP0_BASE+PTR1, 0x07FFFFFF);
1793:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//DLLSRST + DLLLOCK + ZCAL + ITMSRST
1794:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+PIR, 0x0000001F);
1795:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do
1796:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	{
1797:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP0_BASE + PGSR );
1798:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value & 0x7;
1799:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( pgsr_ok != 0x7 );
1800:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1801:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	////DRAMINIT
1802:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRP0_BASE+PIR, 0x00000041);
1803:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SKIP DRAMINIT by PHY
1804:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+PIR, 0x00040001);
1805:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do
1806:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	{
1807:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP0_BASE + PGSR );
1808:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value & 0x1;
1809:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( !pgsr_ok );
1810:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1811:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #if 0
1812:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	if (bTrain == 2) {
1813:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		SETREG32(DDRP0_BASE+PIR, 0x00000011);
1814:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		do
1815:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		{
1816:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			get_value = GETREG32( DDRP0_BASE + PGSR );
1817:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			pgsr_ok =  get_value & 0x1;
1818:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		} while( !pgsr_ok );
1819:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1820:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//QSTRN + RVTRN
1821:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		SETREG32(DDRP0_BASE+PIR, 0x00000181);
1822:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		do
1823:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		{
1824:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			get_value = GETREG32( DDRP0_BASE + PGSR );
1825:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			pgsr_ok =  get_value & 0x1;
1826:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		} while( !pgsr_ok );
1827:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
1828:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
1829:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP0_BASE+PIR, 0x00000011);
1830:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do
1831:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	{
1832:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP0_BASE + PGSR );
1833:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value & 0x1;
1834:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( !pgsr_ok );
1835:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//udelay(15);
1836:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
1837:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
 1956              		.loc 1 1837 0
 1957 00bc 1EFF2FE1 		bx	lr
 1958              	.L133:
 1959              		.align	2
 1960              	.L132:
 1961 00c0 00600302 		.word	33775616
 1962 00c4 B2ABD744 		.word	1154984882
 1963 00c8 D8104619 		.word	424022232
 1964 00cc C8904706 		.word	105353416
 1965 00d0 022E8401 		.word	25439746
 1966 00d4 5F0200FA 		.word	-100662689
 1967 00d8 00000000 		.word	.LANCHOR0
 1968              		.cfi_endproc
 1969              	.LFE11:
 1971              		.section	.text.DDRPHY_init1,"ax",%progbits
 1972              		.align	2
 1973              		.global	DDRPHY_init1
 1975              	DDRPHY_init1:
 1976              	.LFB12:
1838:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1839:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** void DDRPHY_init1 (void)
1840:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** {
 1977              		.loc 1 1840 0
 1978              		.cfi_startproc
 1979              		@ args = 0, pretend = 0, frame = 0
 1980              		@ frame_needed = 0, uses_anonymous_args = 0
 1981              		@ link register save eliminated.
1841:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	unsigned int get_value,pgsr_ok;
1842:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1843:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DCR,0x0000000d);
 1982              		.loc 1 1843 0
 1983 0000 0D20A0E3 		mov	r2, #13
 1984 0004 B4309FE5 		ldr	r3, .L137
 1985 0008 302083E5 		str	r2, [r3, #48]
1844:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef CONFIG_FPGA
1845:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+MR0,0x00000852);
1846:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+MR1,0x00000083);
1847:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #else
1848:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+MR0,0x00000c52);
 1986              		.loc 1 1848 0
 1987 000c 522C00E3 		movw	r2, #3154
 1988 0010 402083E5 		str	r2, [r3, #64]
1849:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRP1_BASE+MR0,0x00000042);
1850:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+MR1,0x000000c3);
 1989              		.loc 1 1850 0
 1990 0014 C320A0E3 		mov	r2, #195
 1991 0018 442083E5 		str	r2, [r3, #68]
1851:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
1852:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1853:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+MR2,0x00000006);
 1992              		.loc 1 1853 0
 1993 001c 0620A0E3 		mov	r2, #6
 1994 0020 482083E5 		str	r2, [r3, #72]
1854:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRP1_BASE+MR3,0x00000002);
1855:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+MR3,0x00000000);
 1995              		.loc 1 1855 0
 1996 0024 0020A0E3 		mov	r2, #0
 1997 0028 4C2083E5 		str	r2, [r3, #76]
1856:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1857:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #ifdef CONFIG_FPGA
1858:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DTPR0,0x46918692);
1859:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DTPR1,0x11341088);
1860:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DTPR2,0x0647a0c8);
1861:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+PGCR,0x018c2e02);
1862:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DXCCR, 0x00008c40);
1863:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #else
1864:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DTPR0,0x44d7abb2);
 1998              		.loc 1 1864 0
 1999 002c 90209FE5 		ldr	r2, .L137+4
 2000 0030 342083E5 		str	r2, [r3, #52]
1865:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DTPR1,0x194610d8);
 2001              		.loc 1 1865 0
 2002 0034 8C209FE5 		ldr	r2, .L137+8
 2003 0038 382083E5 		str	r2, [r3, #56]
1866:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DTPR2,0x064790c8);
 2004              		.loc 1 1866 0
 2005 003c 88209FE5 		ldr	r2, .L137+12
 2006 0040 3C2083E5 		str	r2, [r3, #60]
1867:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRP1_BASE+PGCR,0x018C2e02);//lupin add 20160812
1868:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+PGCR,0x01842e02);
 2007              		.loc 1 1868 0
 2008 0044 84209FE5 		ldr	r2, .L137+16
 2009 0048 082083E5 		str	r2, [r3, #8]
1869:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DXCCR, 0x00000c40);
 2010              		.loc 1 1869 0
 2011 004c 312DA0E3 		mov	r2, #3136
 2012 0050 282083E5 		str	r2, [r3, #40]
1870:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DSGCR ,0xfa00025f);
 2013              		.loc 1 1870 0
 2014 0054 78209FE5 		ldr	r2, .L137+20
 2015 0058 2C2083E5 		str	r2, [r3, #44]
1871:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1872:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value = GETREG32(DDRP1_BASE + DX0GCR);
 2016              		.loc 1 1872 0
 2017 005c C02193E5 		ldr	r2, [r3, #448]
 2018              	.LVL192:
1873:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value &= ~(3 << 9);
 2019              		.loc 1 1873 0
 2020 0060 062CC2E3 		bic	r2, r2, #1536
 2021              	.LVL193:
1874:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE + DX0GCR,  get_value);
 2022              		.loc 1 1874 0
 2023 0064 C02183E5 		str	r2, [r3, #448]
1875:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value = GETREG32(DDRP1_BASE + DX1GCR);
 2024              		.loc 1 1875 0
 2025 0068 002293E5 		ldr	r2, [r3, #512]
 2026              	.LVL194:
1876:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value &= ~(3 << 9);
 2027              		.loc 1 1876 0
 2028 006c 062CC2E3 		bic	r2, r2, #1536
 2029              	.LVL195:
1877:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE + DX1GCR,  get_value);
 2030              		.loc 1 1877 0
 2031 0070 002283E5 		str	r2, [r3, #512]
1878:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value = GETREG32(DDRP1_BASE + DX2GCR);
 2032              		.loc 1 1878 0
 2033 0074 402293E5 		ldr	r2, [r3, #576]
 2034              	.LVL196:
1879:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value &= ~(3 << 9);
 2035              		.loc 1 1879 0
 2036 0078 062CC2E3 		bic	r2, r2, #1536
 2037              	.LVL197:
1880:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE + DX2GCR,  get_value);
 2038              		.loc 1 1880 0
 2039 007c 402283E5 		str	r2, [r3, #576]
1881:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value = GETREG32(DDRP1_BASE + DX3GCR);
 2040              		.loc 1 1881 0
 2041 0080 802293E5 		ldr	r2, [r3, #640]
 2042              	.LVL198:
1882:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value &= ~(3 << 9);
 2043              		.loc 1 1882 0
 2044 0084 062CC2E3 		bic	r2, r2, #1536
 2045              	.LVL199:
1883:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE + DX3GCR,  get_value);
 2046              		.loc 1 1883 0
 2047 0088 802283E5 		str	r2, [r3, #640]
1884:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
1885:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1886:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DX0DQSTR ,DXDQSTR[1][0]); //0x3db03000);
 2048              		.loc 1 1886 0
 2049 008c 44209FE5 		ldr	r2, .L137+24
 2050              	.LVL200:
 2051 0090 101092E5 		ldr	r1, [r2, #16]
 2052 0094 D41183E5 		str	r1, [r3, #468]
 2053              	.LVL201:
1887:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DX1DQSTR ,DXDQSTR[1][1]);//0x3db03000);
 2054              		.loc 1 1887 0
 2055 0098 141092E5 		ldr	r1, [r2, #20]
 2056 009c 141283E5 		str	r1, [r3, #532]
1888:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DX2DQSTR ,DXDQSTR[1][2]);//0x3db03000);
 2057              		.loc 1 1888 0
 2058 00a0 181092E5 		ldr	r1, [r2, #24]
1889:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DX3DQSTR ,DXDQSTR[1][3]);//0x3db03000);
 2059              		.loc 1 1889 0
 2060 00a4 1C2092E5 		ldr	r2, [r2, #28]
1888:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+DX2DQSTR ,DXDQSTR[1][2]);//0x3db03000);
 2061              		.loc 1 1888 0
 2062 00a8 541283E5 		str	r1, [r3, #596]
 2063              		.loc 1 1889 0
 2064 00ac 942283E5 		str	r2, [r3, #660]
 2065              	.L135:
1890:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1891:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 1103.000 ns: [BENCH] Polling register at address 0x3 on bits [0:0] for value 1 ...
1892:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do
1893:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	{
1894:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP1_BASE + PGSR );
 2066              		.loc 1 1894 0 discriminator 1
 2067 00b0 0C2093E5 		ldr	r2, [r3, #12]
 2068              	.LVL202:
1895:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value   & 0x1;
1896:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( pgsr_ok != 0x1 );
 2069              		.loc 1 1896 0 discriminator 1
 2070 00b4 010012E3 		tst	r2, #1
 2071 00b8 FCFFFF0A 		beq	.L135
1897:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1898:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	get_value = 0;
1899:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	pgsr_ok = 0;
1900:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #if 0
1901:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 1893.000 ns: [BENCH] PHY initialization done...
1902:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 1892.812 ns: [CFG] Data out: Q = 00000007
1903:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//
1904:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRP1_BASE+ACDLLCR, 0x40000000);
1905:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+PIR, 0x000000c1);
1906:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRP1_BASE+PIR, 0x00040001);
1907:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 1910.000 ns: [BENCH] Polling register at address 0x3 on bits [3:0] for value 15 ...
1908:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do
1909:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		{
1910:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP1_BASE + PGSR );
1911:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value   & 0xf;
1912:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( pgsr_ok != 0xf );
1913:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1914:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 5849.000 ns: [BENCH] PUB initialization done...
1915:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 5849.062 ns: [CFG] Data out: Q = 0000001f
1916:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//-> 5860.312 ns: [SYS] END OF INITIALIZATION
1917:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1918:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+PIR, 0x00000011);
1919:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do
1920:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	{
1921:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP1_BASE + PGSR );
1922:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value   & 0xf;
1923:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( pgsr_ok != 0xf );
1924:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #elif 0
1925:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRP1_BASE+PTR0, 0x003FFFFF);
1926:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRP1_BASE+PTR1, 0x07FFFFFF);
1927:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//DLLSRST + DLLLOCK + ZCAL + ITMSRST
1928:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+PIR, 0x0000001F);
1929:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do
1930:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	{
1931:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP1_BASE + PGSR );
1932:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value   & 0x7;
1933:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( pgsr_ok != 0x7 );
1934:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1935:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//DRAMINIT
1936:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(DDRP1_BASE+PIR, 0x00000041);
1937:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SKIP DRAMINIT by PHY
1938:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+PIR, 0x00040001);
1939:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do
1940:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	{
1941:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP1_BASE + PGSR );
1942:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok =  get_value   & 0x1;
1943:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while( !pgsr_ok );
1944:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1945:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #if 0
1946:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	if (bTrain == 2) {
1947:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		SETREG32(DDRP1_BASE+PIR, 0x00000011);
1948:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		do
1949:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		{
1950:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			get_value = GETREG32( DDRP1_BASE + PGSR );
1951:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			pgsr_ok = get_value & 0x1;
1952:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		} while(!pgsr_ok);
1953:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1954:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//QSTRN + RVTRN
1955:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		SETREG32(DDRP1_BASE+PIR, 0x00000181);
1956:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		do
1957:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		{
1958:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			get_value = GETREG32( DDRP1_BASE + PGSR );
1959:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			pgsr_ok =  get_value   & 0x1;
1960:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		} while( !pgsr_ok );
1961:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
1962:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
1963:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1964:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(DDRP1_BASE+PIR, 0x00000011);
1965:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	do
1966:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	{
1967:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		get_value = GETREG32( DDRP1_BASE + PGSR );
1968:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		pgsr_ok = get_value & 0x1;
1969:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	} while(!pgsr_ok);
1970:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//udelay(15);
1971:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif
1972:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
 2072              		.loc 1 1972 0
 2073 00bc 1EFF2FE1 		bx	lr
 2074              	.L138:
 2075              		.align	2
 2076              	.L137:
 2077 00c0 00700302 		.word	33779712
 2078 00c4 B2ABD744 		.word	1154984882
 2079 00c8 D8104619 		.word	424022232
 2080 00cc C8904706 		.word	105353416
 2081 00d0 022E8401 		.word	25439746
 2082 00d4 5F0200FA 		.word	-100662689
 2083 00d8 00000000 		.word	.LANCHOR0
 2084              		.cfi_endproc
 2085              	.LFE12:
 2087              		.section	.text.DDR_Init,"ax",%progbits
 2088              		.align	2
 2089              		.global	DDR_Init
 2091              	DDR_Init:
 2092              	.LFB13:
1973:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1974:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** int DDR_Init (int bp0p1, int bTrain)
1975:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** {
 2093              		.loc 1 1975 0
 2094              		.cfi_startproc
 2095              		@ args = 0, pretend = 0, frame = 0
 2096              		@ frame_needed = 0, uses_anonymous_args = 0
 2097              	.LVL203:
 2098 0000 F8402DE9 		stmfd	sp!, {r3, r4, r5, r6, r7, lr}
 2099              	.LCFI12:
 2100              		.cfi_def_cfa_offset 24
 2101              		.cfi_offset 3, -24
 2102              		.cfi_offset 4, -20
 2103              		.cfi_offset 5, -16
 2104              		.cfi_offset 6, -12
 2105              		.cfi_offset 7, -8
 2106              		.cfi_offset 14, -4
1976:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	int ret = 0;
1977:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1978:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//DDR CTRL INIT
1979:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//SETREG32(SCU_BASE + 0x3c, 0x00007d00);
1980:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(SCU_BASE + 0x3c, 0x00007F00);
 2107              		.loc 1 1980 0
 2108 0004 0244A0E3 		mov	r4, #33554432
 2109 0008 7F3CA0E3 		mov	r3, #32512
1981:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//deassert DDRPHY core reset and DDRPHY APB reset
1982:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(SCU_BASE + 0x44, 0x000c0000);
1983:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(SCU_BASE + 0x3c, 0x00007d00);
1984:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//udelay(20);
1985:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	DDR_MCTL_init();
1986:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(SCU_BASE + 0x3c, 0x00000000);
 2110              		.loc 1 1986 0
 2111 000c 0060A0E3 		mov	r6, #0
1975:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	int ret = 0;
 2112              		.loc 1 1975 0
 2113 0010 0070A0E1 		mov	r7, r0
1980:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//deassert DDRPHY core reset and DDRPHY APB reset
 2114              		.loc 1 1980 0
 2115 0014 3C3084E5 		str	r3, [r4, #60]
1982:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(SCU_BASE + 0x3c, 0x00007d00);
 2116              		.loc 1 1982 0
 2117 0018 0337A0E3 		mov	r3, #786432
1975:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	int ret = 0;
 2118              		.loc 1 1975 0
 2119 001c 0150A0E1 		mov	r5, r1
1982:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(SCU_BASE + 0x3c, 0x00007d00);
 2120              		.loc 1 1982 0
 2121 0020 443084E5 		str	r3, [r4, #68]
1983:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//udelay(20);
 2122              		.loc 1 1983 0
 2123 0024 7D3CA0E3 		mov	r3, #32000
 2124 0028 3C3084E5 		str	r3, [r4, #60]
1985:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(SCU_BASE + 0x3c, 0x00000000);
 2125              		.loc 1 1985 0
 2126 002c FEFFFFEB 		bl	DDR_MCTL_init
 2127              	.LVL204:
 2128              		.loc 1 1986 0
 2129 0030 3C6084E5 		str	r6, [r4, #60]
1987:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	DDR_MCTL_init_2();
 2130              		.loc 1 1987 0
 2131 0034 FEFFFFEB 		bl	DDR_MCTL_init_2
 2132              	.LVL205:
1988:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(SCU_BASE + 0x44, 0x00000000);
1989:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//udelay(1);
1990:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1991:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	if (bp0p1) {
 2133              		.loc 1 1991 0
 2134 0038 060057E1 		cmp	r7, r6
1988:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	SETREG32(SCU_BASE + 0x44, 0x00000000);
 2135              		.loc 1 1988 0
 2136 003c 446084E5 		str	r6, [r4, #68]
 2137              		.loc 1 1991 0
 2138 0040 0200000A 		beq	.L140
1992:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//DDR PHY INIT
1993:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//SETREG32(SCU_BASE + 0x44, 0x00080000);
1994:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//wait_cycles(10);
1995:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//udelay(12);
1996:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		DDRPHY_init0();
 2139              		.loc 1 1996 0
 2140 0044 FEFFFFEB 		bl	DDRPHY_init0
 2141              	.LVL206:
1997:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
1998:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//SETREG32(SCU_BASE + 0x44, 0x00000000);
1999:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//wait_cycles(10);
2000:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//udelay(12);
2001:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		DDRPHY_init1();
 2142              		.loc 1 2001 0
 2143 0048 FEFFFFEB 		bl	DDRPHY_init1
 2144              	.LVL207:
 2145 004c 010000EA 		b	.L141
 2146              	.L140:
2002:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
2003:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	else {
2004:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//DDR PHY INIT
2005:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//SETREG32(SCU_BASE + 0x44, 0x00040000);
2006:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//wait_cycles(10);
2007:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//udelay(12);
2008:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		DDRPHY_init1();
 2147              		.loc 1 2008 0
 2148 0050 FEFFFFEB 		bl	DDRPHY_init1
 2149              	.LVL208:
2009:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
2010:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//SETREG32(SCU_BASE + 0x44, 0x00000000);
2011:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//wait_cycles(10);
2012:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		//udelay(12);
2013:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		DDRPHY_init0();
 2150              		.loc 1 2013 0
 2151 0054 FEFFFFEB 		bl	DDRPHY_init0
 2152              	.LVL209:
 2153              	.L141:
 2154              	.LBB93:
2014:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
2015:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//DLLSRST + DLLLOCK + ZCAL + ITMSRST
2016:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	DDRPHYPIR(0x0000001F);
 2155              		.loc 1 2016 0
 2156 0058 1F10A0E3 		mov	r1, #31
 2157 005c 7C219FE5 		ldr	r2, .L193
 2158 0060 7C319FE5 		ldr	r3, .L193+4
 2159 0064 041082E5 		str	r1, [r2, #4]
 2160 0068 041083E5 		str	r1, [r3, #4]
 2161              	.L142:
 2162              		.loc 1 2016 0 is_stmt 0 discriminator 2
 2163 006c 0C1092E5 		ldr	r1, [r2, #12]
 2164              	.LVL210:
 2165 0070 010011E3 		tst	r1, #1
 2166 0074 FCFFFF0A 		beq	.L142
 2167              	.LVL211:
 2168              	.L172:
 2169              		.loc 1 2016 0 discriminator 4
 2170 0078 0C2093E5 		ldr	r2, [r3, #12]
 2171              	.LVL212:
 2172 007c 010012E3 		tst	r2, #1
 2173 0080 FCFFFF0A 		beq	.L172
 2174              	.LBE93:
 2175              	.LBB94:
2017:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//DRAMINIT
2018:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	DDRPHYPIR(0x00000041);
 2176              		.loc 1 2018 0 is_stmt 1
 2177 0084 4120A0E3 		mov	r2, #65
 2178              	.LVL213:
 2179 0088 50319FE5 		ldr	r3, .L193
 2180 008c 50119FE5 		ldr	r1, .L193+4
 2181 0090 042083E5 		str	r2, [r3, #4]
 2182 0094 042081E5 		str	r2, [r1, #4]
 2183              	.L144:
 2184              		.loc 1 2018 0 is_stmt 0 discriminator 2
 2185 0098 0C2093E5 		ldr	r2, [r3, #12]
 2186              	.LVL214:
 2187 009c 010012E3 		tst	r2, #1
 2188 00a0 FCFFFF0A 		beq	.L144
 2189              	.LVL215:
 2190              	.L173:
 2191              		.loc 1 2018 0 discriminator 4
 2192 00a4 38219FE5 		ldr	r2, .L193+4
 2193 00a8 0C3092E5 		ldr	r3, [r2, #12]
 2194              	.LVL216:
 2195 00ac 010013E3 		tst	r3, #1
 2196 00b0 FBFFFF0A 		beq	.L173
 2197              	.LBE94:
 2198              	.LBB95:
2019:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	//Reset ITM
2020:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	DDRPHYPIR(0x11);
 2199              		.loc 1 2020 0 is_stmt 1
 2200 00b4 1110A0E3 		mov	r1, #17
 2201 00b8 20319FE5 		ldr	r3, .L193
 2202              	.LVL217:
 2203 00bc 041083E5 		str	r1, [r3, #4]
 2204 00c0 041082E5 		str	r1, [r2, #4]
 2205              	.L146:
 2206              		.loc 1 2020 0 is_stmt 0 discriminator 2
 2207 00c4 0C2093E5 		ldr	r2, [r3, #12]
 2208              	.LVL218:
 2209 00c8 010012E3 		tst	r2, #1
 2210 00cc FCFFFF0A 		beq	.L146
 2211              	.LVL219:
 2212              	.L174:
 2213              		.loc 1 2020 0 discriminator 4
 2214 00d0 0C419FE5 		ldr	r4, .L193+4
 2215 00d4 0C3094E5 		ldr	r3, [r4, #12]
 2216              	.LVL220:
 2217 00d8 010013E3 		tst	r3, #1
 2218 00dc FBFFFF0A 		beq	.L174
 2219              	.LBE95:
2021:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	DDR_MCTL_init_3();
 2220              		.loc 1 2021 0 is_stmt 1
 2221 00e0 FEFFFFEB 		bl	DDR_MCTL_init_3
 2222              	.LVL221:
2022:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
2023:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	DDR_MCTL_DFI_init_complete_ctrl(0);
 2223              		.loc 1 2023 0
 2224 00e4 0000A0E3 		mov	r0, #0
 2225 00e8 FEFFFFEB 		bl	DDR_MCTL_DFI_init_complete_ctrl
 2226              	.LVL222:
2024:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
2025:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	switch (bTrain)
 2227              		.loc 1 2025 0
 2228 00ec 010055E3 		cmp	r5, #1
 2229 00f0 0600000A 		beq	.L149
 2230 00f4 020055E3 		cmp	r5, #2
 2231 00f8 2400001A 		bne	.L191
 2232              	.LBB96:
2026:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	{
2027:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	case 1:
2028:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		do {
2029:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			if (prvSW_DQS_GW_Training(DDRP0_BASE)) {
2030:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				ret = -1;
2031:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				break;
2032:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
2033:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
2034:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			if (prvSW_DQS_GW_Training(DDRP1_BASE)) {
2035:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				ret = -1;
2036:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				break;
2037:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
2038:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
2039:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			if (prvSW_DQS_Training(DDRP0_BASE)) {
2040:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				ret = -1;
2041:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				break;
2042:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
2043:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			if (prvSW_DQS_Training(DDRP1_BASE)) {
2044:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				ret = -1;
2045:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				break;
2046:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			}
2047:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		} while(0);
2048:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		if (ret == 0) {
2049:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			DDR_Update_TrainingValue();
2050:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
2051:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		break;
2052:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	case 2:
2053:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		DDRPHYPIR(0x181);
 2233              		.loc 1 2053 0
 2234 00fc 812100E3 		movw	r2, #385
 2235 0100 D8309FE5 		ldr	r3, .L193
 2236 0104 042083E5 		str	r2, [r3, #4]
 2237 0108 042084E5 		str	r2, [r4, #4]
 2238 010c 100000EA 		b	.L153
 2239              	.L149:
 2240              	.LBE96:
2029:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				ret = -1;
 2241              		.loc 1 2029 0
 2242 0110 C8009FE5 		ldr	r0, .L193
 2243 0114 FEFFFFEB 		bl	prvSW_DQS_GW_Training
 2244              	.LVL223:
 2245 0118 000050E3 		cmp	r0, #0
 2246 011c 2C00001A 		bne	.L151
2034:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				ret = -1;
 2247              		.loc 1 2034 0
 2248 0120 0400A0E1 		mov	r0, r4
 2249 0124 FEFFFFEB 		bl	prvSW_DQS_GW_Training
 2250              	.LVL224:
 2251 0128 000050E3 		cmp	r0, #0
 2252 012c 2800001A 		bne	.L151
2039:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				ret = -1;
 2253              		.loc 1 2039 0
 2254 0130 A8009FE5 		ldr	r0, .L193
 2255 0134 FEFFFFEB 		bl	prvSW_DQS_Training
 2256              	.LVL225:
 2257 0138 000050E3 		cmp	r0, #0
 2258 013c 2400001A 		bne	.L151
2043:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 				ret = -1;
 2259              		.loc 1 2043 0
 2260 0140 0400A0E1 		mov	r0, r4
 2261 0144 FEFFFFEB 		bl	prvSW_DQS_Training
 2262              	.LVL226:
 2263 0148 004050E2 		subs	r4, r0, #0
 2264 014c 2000001A 		bne	.L151
 2265 0150 1D0000EA 		b	.L188
 2266              	.L153:
 2267              	.LBB97:
 2268              		.loc 1 2053 0 discriminator 2
 2269 0154 0C2093E5 		ldr	r2, [r3, #12]
 2270              	.LVL227:
 2271 0158 010012E3 		tst	r2, #1
 2272 015c FCFFFF0A 		beq	.L153
 2273              	.LVL228:
 2274              	.L175:
 2275              		.loc 1 2053 0 is_stmt 0 discriminator 4
 2276 0160 7C209FE5 		ldr	r2, .L193+4
 2277 0164 0C3092E5 		ldr	r3, [r2, #12]
 2278              	.LVL229:
 2279 0168 010013E3 		tst	r3, #1
 2280 016c FBFFFF0A 		beq	.L175
 2281              	.LBE97:
2054:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		if ((GETREG32(DDRP0_BASE + PGSR) & 0x120) ||
 2282              		.loc 1 2054 0 is_stmt 1
 2283 0170 68309FE5 		ldr	r3, .L193
 2284              	.LVL230:
 2285 0174 0C1093E5 		ldr	r1, [r3, #12]
 2286 0178 120E11E3 		tst	r1, #288
 2287 017c 1400001A 		bne	.L151
2055:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			(GETREG32(DDRP1_BASE + PGSR) & 0x120)) {
 2288              		.loc 1 2055 0 discriminator 1
 2289 0180 0C1092E5 		ldr	r1, [r2, #12]
2054:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		if ((GETREG32(DDRP0_BASE + PGSR) & 0x120) ||
 2290              		.loc 1 2054 0 discriminator 1
 2291 0184 120E11E3 		tst	r1, #288
 2292 0188 1100001A 		bne	.L151
 2293 018c 010000EA 		b	.L192
 2294              	.L191:
2056:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		    ret = -1;
2057:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
2058:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		if (ret == 0) {
2059:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			DDRPHYPIR(0x11);
2060:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			ret = DDR_TEST();
2061:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
2062:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		if (ret == 0) {
2063:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			DDR_Update_TrainingValue();
2064:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
2065:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		break;
2066:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	default:
2067:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	case 0:
2068:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		ret = DDR_TEST();
2069:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		break;
2070:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
2071:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 
2072:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	return ret;
2073:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
 2295              		.loc 1 2073 0
 2296 0190 F840BDE8 		ldmfd	sp!, {r3, r4, r5, r6, r7, lr}
 2297              	.LCFI13:
 2298              		.cfi_remember_state
 2299              		.cfi_restore 14
 2300              		.cfi_restore 7
 2301              		.cfi_restore 6
 2302              		.cfi_restore 5
 2303              		.cfi_restore 4
 2304              		.cfi_restore 3
 2305              		.cfi_def_cfa_offset 0
 2306              	.LVL231:
2068:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		break;
 2307              		.loc 1 2068 0
 2308 0194 FEFFFFEA 		b	DDR_TEST
 2309              	.LVL232:
 2310              	.L192:
 2311              	.LCFI14:
 2312              		.cfi_restore_state
 2313              	.LBB98:
2059:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			ret = DDR_TEST();
 2314              		.loc 1 2059 0
 2315 0198 1110A0E3 		mov	r1, #17
 2316 019c 041083E5 		str	r1, [r3, #4]
 2317 01a0 041082E5 		str	r1, [r2, #4]
 2318              	.L157:
2059:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			ret = DDR_TEST();
 2319              		.loc 1 2059 0 is_stmt 0 discriminator 2
 2320 01a4 0C2093E5 		ldr	r2, [r3, #12]
 2321              	.LVL233:
 2322 01a8 010012E3 		tst	r2, #1
 2323 01ac FCFFFF0A 		beq	.L157
 2324              	.LVL234:
 2325              	.L176:
2059:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			ret = DDR_TEST();
 2326              		.loc 1 2059 0 discriminator 4
 2327 01b0 2C309FE5 		ldr	r3, .L193+4
 2328 01b4 0C3093E5 		ldr	r3, [r3, #12]
 2329              	.LVL235:
 2330 01b8 010013E3 		tst	r3, #1
 2331 01bc FBFFFF0A 		beq	.L176
 2332              	.LBE98:
2060:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
 2333              		.loc 1 2060 0 is_stmt 1
 2334 01c0 FEFFFFEB 		bl	DDR_TEST
 2335              	.LVL236:
2062:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 			DDR_Update_TrainingValue();
 2336              		.loc 1 2062 0
 2337 01c4 004050E2 		subs	r4, r0, #0
 2338 01c8 0200001A 		bne	.L171
 2339              	.LVL237:
 2340              	.L188:
2049:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		}
 2341              		.loc 1 2049 0
 2342 01cc FEFFFFEB 		bl	DDR_Update_TrainingValue
 2343              	.LVL238:
 2344 01d0 000000EA 		b	.L171
 2345              	.L151:
 2346              	.LVL239:
 2347 01d4 0040E0E3 		mvn	r4, #0
 2348              	.LVL240:
 2349              	.L171:
 2350              		.loc 1 2073 0
 2351 01d8 0400A0E1 		mov	r0, r4
 2352 01dc F880BDE8 		ldmfd	sp!, {r3, r4, r5, r6, r7, pc}
 2353              	.L194:
 2354              		.align	2
 2355              	.L193:
 2356 01e0 00600302 		.word	33775616
 2357 01e4 00700302 		.word	33779712
 2358              		.cfi_endproc
 2359              	.LFE13:
 2361              		.section	.text.hal_ddr_init,"ax",%progbits
 2362              		.align	2
 2363              		.global	hal_ddr_init
 2365              	hal_ddr_init:
 2366              	.LFB14:
2074:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** #endif	/* DDR_800 | DDR_1066 */
2075:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** void hal_ddr_init (void)
2076:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** {
 2367              		.loc 1 2076 0
 2368              		.cfi_startproc
 2369              		@ args = 0, pretend = 0, frame = 0
 2370              		@ frame_needed = 0, uses_anonymous_args = 0
 2371              	.LVL241:
 2372 0000 38402DE9 		stmfd	sp!, {r3, r4, r5, lr}
 2373              	.LCFI15:
 2374              		.cfi_def_cfa_offset 16
 2375              		.cfi_offset 3, -16
 2376              		.cfi_offset 4, -12
 2377              		.cfi_offset 5, -8
 2378              		.cfi_offset 14, -4
2077:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	int reinit_cnt = 0;
 2379              		.loc 1 2077 0
 2380 0004 0040A0E3 		mov	r4, #0
 2381              	.LVL242:
 2382              	.L196:
2078:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	int bTrain = 2;
2079:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** reinit:
2080:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	if (DDR_Init(0, bTrain) && ++reinit_cnt < 300) {
 2383              		.loc 1 2080 0
 2384 0008 0000A0E3 		mov	r0, #0
 2385 000c 0210A0E3 		mov	r1, #2
 2386 0010 FEFFFFEB 		bl	DDR_Init
 2387              	.LVL243:
 2388 0014 000050E3 		cmp	r0, #0
 2389 0018 0A00000A 		beq	.L197
 2390              		.loc 1 2080 0 is_stmt 0 discriminator 1
 2391 001c 014084E2 		add	r4, r4, #1
 2392              	.LVL244:
 2393 0020 4B0F54E3 		cmp	r4, #300
 2394 0024 0900000A 		beq	.L198
2081:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		writel(SCU_BASE + 0x24, 0);
 2395              		.loc 1 2081 0 is_stmt 1
 2396 0028 0030A0E3 		mov	r3, #0
 2397 002c 0254A0E3 		mov	r5, #33554432
2082:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		udelay(5);
 2398              		.loc 1 2082 0
 2399 0030 0500A0E3 		mov	r0, #5
2081:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		writel(SCU_BASE + 0x24, 0);
 2400              		.loc 1 2081 0
 2401 0034 243085E5 		str	r3, [r5, #36]
 2402              		.loc 1 2082 0
 2403 0038 FEFFFFEB 		bl	udelay
 2404              	.LVL245:
2083:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		writel(SCU_BASE + 0x24, 0x07);
 2405              		.loc 1 2083 0
 2406 003c 0730A0E3 		mov	r3, #7
 2407 0040 243085E5 		str	r3, [r5, #36]
2084:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		goto reinit;
 2408              		.loc 1 2084 0
 2409 0044 EFFFFFEA 		b	.L196
 2410              	.L197:
2085:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	}
2086:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 	if (reinit_cnt >= 100)
 2411              		.loc 1 2086 0
 2412 0048 630054E3 		cmp	r4, #99
 2413 004c 3880BDD8 		ldmlefd	sp!, {r3, r4, r5, pc}
 2414              	.L198:
 2415              	.LVL246:
2087:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		printf("DDR training fail!\n");
 2416              		.loc 1 2087 0
 2417 0050 04009FE5 		ldr	r0, .L204
2088:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** }
 2418              		.loc 1 2088 0
 2419 0054 3840BDE8 		ldmfd	sp!, {r3, r4, r5, lr}
 2420              	.LCFI16:
 2421              		.cfi_restore 14
 2422              		.cfi_restore 5
 2423              		.cfi_restore 4
 2424              		.cfi_restore 3
 2425              		.cfi_def_cfa_offset 0
2087:/home/tienluong/workspace/atlantis_fw/platform/asic/hal/src/hal_ddr.c **** 		printf("DDR training fail!\n");
 2426              		.loc 1 2087 0
 2427 0058 FEFFFFEA 		b	puts
 2428              	.LVL247:
 2429              	.L205:
 2430              		.align	2
 2431              	.L204:
 2432 005c BD000000 		.word	.LC14
 2433              		.cfi_endproc
 2434              	.LFE14:
 2436              		.comm	ddr_rdata_for_training,768,1
 2437              		.section	.rodata
 2438              		.align	2
 2439              		.set	.LANCHOR1,. + 0
 2440              	.LC0:
 2441 0000 55555555 		.word	1431655765
 2442 0004 AAAAAAAA 		.word	-1431655766
 2443 0008 33333333 		.word	858993459
 2444 000c CCCCCCCC 		.word	-858993460
 2445              	.LC1:
 2446 0010 FFFFFFFF 		.word	-1
 2447 0014 FFFFFFFF 		.word	-1
 2448 0018 FFFFFFFF 		.word	-1
 2449 001c FFFFFFFF 		.word	-1
 2450              	.LC2:
 2451 0020 55555555 		.word	1431655765
 2452 0024 AAAAAAAA 		.word	-1431655766
 2453 0028 22222222 		.word	572662306
 2454 002c CCCCCCCC 		.word	-858993460
 2455              		.section	.rodata.str1.1,"aMS",%progbits,1
 2456              	.LC3:
 2457 0000 4451535F 		.ascii	"DQS_GW:%#x\012\000"
 2457      47573A25 
 2457      23780A00 
 2458              	.LC4:
 2459 000c 42797465 		.ascii	"Byte %d:(GL=%d, GP=%d)\012\000"
 2459      2025643A 
 2459      28474C3D 
 2459      25642C20 
 2459      47503D25 
 2460              	.LC5:
 2461 0024 09204761 		.ascii	"\011 Gating Latency %d:\000"
 2461      74696E67 
 2461      204C6174 
 2461      656E6379 
 2461      2025643A 
 2462              	.LC6:
 2463 0039 20256300 		.ascii	" %c\000"
 2464              	.LC7:
 2465 003d 4451535F 		.ascii	"DQS_GW(%#x): Training Fail.(%x)\012\000"
 2465      47572825 
 2465      2378293A 
 2465      20547261 
 2465      696E696E 
 2466              	.LC8:
 2467 005e 4451533A 		.ascii	"DQS:%#x\012\000"
 2467      2523780A 
 2467      00
 2468              	.LC9:
 2469 0067 42797465 		.ascii	"Byte %d(DQS DL=%d, DQSN DL=%d):\012\000"
 2469      20256428 
 2469      44515320 
 2469      444C3D25 
 2469      642C2044 
 2470              	.LC10:
 2471 0088 09202573 		.ascii	"\011 %s:\000"
 2471      3A00
 2472              	.LC11:
 2473 008e 44515300 		.ascii	"DQS\000"
 2474              	.LC12:
 2475 0092 4451534E 		.ascii	"DQSN\000"
 2475      00
 2476              	.LC13:
 2477 0097 0D0A2053 		.ascii	"\015\012 Setting DDR banking size to 16MB \015\000"
 2477      65747469 
 2477      6E672044 
 2477      44522062 
 2477      616E6B69 
 2478              	.LC14:
 2479 00bd 44445220 		.ascii	"DDR training fail!\000"
 2479      74726169 
 2479      6E696E67 
 2479      20666169 
 2479      6C2100
 2480              		.section	.data.DXDQSTR,"aw",%progbits
 2481              		.align	2
 2482              		.set	.LANCHOR0,. + 0
 2485              	DXDQSTR:
 2486 0000 0100B03D 		.word	1034944513
 2487 0004 0100B03D 		.word	1034944513
 2488 0008 0100B03D 		.word	1034944513
 2489 000c 0100B03D 		.word	1034944513
 2490 0010 0100B03D 		.word	1034944513
 2491 0014 0100B03D 		.word	1034944513
 2492 0018 0100B03D 		.word	1034944513
 2493 001c 0100B03D 		.word	1034944513
 2494              		.text
 2495              	.Letext0:
 2496              		.file 2 "/opt/toolchains/gcc-arm-none-eabi-4_9-2015q1/arm-none-eabi/include/machine/_default_types
 2497              		.file 3 "/opt/toolchains/gcc-arm-none-eabi-4_9-2015q1/arm-none-eabi/include/stdint.h"
 2498              		.file 4 "/opt/toolchains/gcc-arm-none-eabi-4_9-2015q1/arm-none-eabi/include/stdio.h"
 2499              		.file 5 "<built-in>"
DEFINED SYMBOLS
                            *ABS*:00000000 hal_ddr.c
     /tmp/cctgzZeP.s:17     .text.DDR_Update_TrainingValue:00000000 $a
     /tmp/cctgzZeP.s:19     .text.DDR_Update_TrainingValue:00000000 DDR_Update_TrainingValue
     /tmp/cctgzZeP.s:61     .text.DDR_Update_TrainingValue:00000050 $d
     /tmp/cctgzZeP.s:70     .text.prvITM_SW_Reset:00000000 $a
     /tmp/cctgzZeP.s:72     .text.prvITM_SW_Reset:00000000 prvITM_SW_Reset
     /tmp/cctgzZeP.s:99     .text.prvSW_DQS_GW_Training:00000000 $a
     /tmp/cctgzZeP.s:102    .text.prvSW_DQS_GW_Training:00000000 prvSW_DQS_GW_Training
     /tmp/cctgzZeP.s:656    .text.prvSW_DQS_GW_Training:000003dc $d
                            *COM*:00000300 ddr_rdata_for_training
     /tmp/cctgzZeP.s:670    .text.prvSW_DQS_Training:00000000 $a
     /tmp/cctgzZeP.s:673    .text.prvSW_DQS_Training:00000000 prvSW_DQS_Training
     /tmp/cctgzZeP.s:1118   .text.prvSW_DQS_Training:00000310 $d
     /tmp/cctgzZeP.s:1131   .text.DDR_TEST:00000000 $a
     /tmp/cctgzZeP.s:1134   .text.DDR_TEST:00000000 DDR_TEST
     /tmp/cctgzZeP.s:1265   .text.DDR_TEST:0000009c $d
     /tmp/cctgzZeP.s:1271   .text.DDR_MCTL_init:00000000 $a
     /tmp/cctgzZeP.s:1274   .text.DDR_MCTL_init:00000000 DDR_MCTL_init
     /tmp/cctgzZeP.s:1700   .text.DDR_MCTL_init:0000039c $d
     /tmp/cctgzZeP.s:1748   .text.DDR_MCTL_init_2:00000000 $a
     /tmp/cctgzZeP.s:1751   .text.DDR_MCTL_init_2:00000000 DDR_MCTL_init_2
     /tmp/cctgzZeP.s:1773   .text.DDR_MCTL_init_3:00000000 $a
     /tmp/cctgzZeP.s:1776   .text.DDR_MCTL_init_3:00000000 DDR_MCTL_init_3
     /tmp/cctgzZeP.s:1817   .text.DDR_MCTL_DFI_init_complete_ctrl:00000000 $a
     /tmp/cctgzZeP.s:1820   .text.DDR_MCTL_DFI_init_complete_ctrl:00000000 DDR_MCTL_DFI_init_complete_ctrl
     /tmp/cctgzZeP.s:1856   .text.DDRPHY_init0:00000000 $a
     /tmp/cctgzZeP.s:1859   .text.DDRPHY_init0:00000000 DDRPHY_init0
     /tmp/cctgzZeP.s:1961   .text.DDRPHY_init0:000000c0 $d
     /tmp/cctgzZeP.s:1972   .text.DDRPHY_init1:00000000 $a
     /tmp/cctgzZeP.s:1975   .text.DDRPHY_init1:00000000 DDRPHY_init1
     /tmp/cctgzZeP.s:2077   .text.DDRPHY_init1:000000c0 $d
     /tmp/cctgzZeP.s:2088   .text.DDR_Init:00000000 $a
     /tmp/cctgzZeP.s:2091   .text.DDR_Init:00000000 DDR_Init
     /tmp/cctgzZeP.s:2356   .text.DDR_Init:000001e0 $d
     /tmp/cctgzZeP.s:2362   .text.hal_ddr_init:00000000 $a
     /tmp/cctgzZeP.s:2365   .text.hal_ddr_init:00000000 hal_ddr_init
     /tmp/cctgzZeP.s:2432   .text.hal_ddr_init:0000005c $d
     /tmp/cctgzZeP.s:2438   .rodata:00000000 $d
     /tmp/cctgzZeP.s:2481   .data.DXDQSTR:00000000 $d
     /tmp/cctgzZeP.s:2485   .data.DXDQSTR:00000000 DXDQSTR
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
udelay
memset
printf
putchar
puts
