{"&cites=11699310428347812383&as_sdt=2005&sciodt=0,5&hl=en":[{"title":"Real-time systems: design principles for distributed embedded applications","url":"https://books.google.com/books?hl=en&lr=&id=oJZsvEawlAMC&oi=fnd&pg=PR3&ots=nLzRl5SD7F&sig=AtVi99mxm_JTmWoxiLVNVkrysrI","authors":["H Kopetz"],"year":2011,"numCitations":3350,"pdf":"http://www.electro.ing.unlp.edu.ar/wp-content/uploads/2016/08/Sistemas-de-tiempo-real.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11491965308970907591&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:x7dSvI-pe58J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11491965308970907591&hl=en&as_sdt=2005&sciodt=0,5","publication":"books.google.com","p":1,"exp":1596906117000},{"title":"Are planning, working memory, and inhibition associated with individual differences in preschool ADHD symptoms?","url":"https://www.tandfonline.com/doi/abs/10.1207/S15326942DN2103_3","authors":["EJS Sonuga"],"year":2002,"numCitations":302,"citationUrl":"http://scholar.google.com/scholar?cites=16509353368791873684&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:lPg8KmsBHeUJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=16509353368791873684&hl=en&as_sdt=2005&sciodt=0,5","publication":"Taylor & Francis"},{"title":"Full passive UHF tag with a temperature sensor suitable for human body temperature monitoring","url":"https://ieeexplore.ieee.org/abstract/document/5411829/","authors":["A Vaz","A Vaz A Ubarretxena","A Vaz A Ubarretxena I Zalbide","A Vaz A Ubarretxena I Zalbide D Pardo…"],"year":2010,"numCitations":206,"pdf":"https://www.researchgate.net/profile/H_Solar/publication/224113810_Full_Passive_UHF_Tag_With_a_Temperature_Sensor_Suitable_for_Human_Body_Temperature_Monitoring/links/0046352b32b933bb03000000/Full-Passive-UHF-Tag-With-a-Temperature-Sensor-Suitable-for-Human-Body-Temperature-Monitoring.pdf","citationUrl":"http://scholar.google.com/scholar?cites=2951150844764708847&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:71_LtA6Y9CgJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2951150844764708847&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Total Synthesis of (−)‐Colombiasin A and (−)‐Elisapterosin B","url":"https://onlinelibrary.wiley.com/doi/abs/10.1002/ange.200462268","authors":["DC Harrowven","DC Harrowven DD Pascoe","DC Harrowven DD Pascoe D Demurtas…"],"year":2005,"numCitations":101,"citationUrl":"http://scholar.google.com/scholar?cites=13460694182515292957&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:Hbv9igr-zboJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13460694182515292957&hl=en&as_sdt=2005&sciodt=0,5","publication":"Wiley Online Library"},{"title":"Power gating: Circuits, design methodologies, and best practice for standard-cell VLSI designs","url":"https://dl.acm.org/doi/abs/10.1145/1835420.1835421","authors":["Y Shin","Y Shin J Seomun","Y Shin J Seomun KM Choi","Y Shin J Seomun KM Choi T Sakurai"],"year":2010,"numCitations":91,"pdf":"https://sites.google.com/site/kaistshinlab/publications_journal/021_2010_ysshin_TODAES.pdf","citationUrl":"http://scholar.google.com/scholar?cites=4947252902485915839&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:v3ixmk0sqEQJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=4947252902485915839&hl=en&as_sdt=2005&sciodt=0,5","publication":"dl.acm.org"},{"title":"Rethinking digital design: Why design must change","url":"https://ieeexplore.ieee.org/abstract/document/5567087/","authors":["O Shacham","O Shacham O Azizi","O Shacham O Azizi M Wachs","O Shacham O Azizi M Wachs W Qadeer","O Shacham O Azizi M Wachs W Qadeer Z Asgar…"],"year":2010,"numCitations":86,"pdf":"https://www.researchgate.net/profile/Wajahat_Qadeer/publication/224173489_Rethinking_Digital_Design_Why_Design_Must_Change/links/0deec531324a537cc3000000.pdf","citationUrl":"http://scholar.google.com/scholar?cites=13684329763590994905&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:2Xsl1GqB6L0J:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13684329763590994905&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"A wire-speed powerTM processor: 2.3GHz 45nm SOI with 16 cores and 64 threads","url":"https://ieeexplore.ieee.org/abstract/document/5434075/","authors":["C Johnson","C Johnson DH Allen","C Johnson DH Allen J Brown…"],"year":2010,"numCitations":80,"citationUrl":"http://scholar.google.com/scholar?cites=11035552455583666645&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:1RFBT30oJpkJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11035552455583666645&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Design techniques for NBTI-tolerant power-gating architectures","url":"https://ieeexplore.ieee.org/abstract/document/6166500/","authors":["A Calimera","A Calimera E Macii","A Calimera E Macii M Poncino"],"year":2012,"numCitations":81,"citationUrl":"http://scholar.google.com/scholar?cites=16667501179032872827&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:e6eonQPcTucJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=16667501179032872827&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"Comparative evaluation of layout density in 3T, 4T, and MT FinFET standard cells","url":"https://ieeexplore.ieee.org/abstract/document/5419976/","authors":["M Alioto"],"year":2010,"numCitations":73,"citationUrl":"http://scholar.google.com/scholar?cites=13317737328386671754&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:ioRyLoob0rgJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13317737328386671754&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"},{"title":"A low-power FPGA based on autonomous fine-grain power gating","url":"https://ieeexplore.ieee.org/abstract/document/5483137/","authors":["S Ishihara","S Ishihara M Hariyama…"],"year":2010,"numCitations":69,"pdf":"http://www.pgembeddedsystems.com/download/vlsi/2011_IEEE%20%20A%20Low-Power%20FPGA%20Based%20on%20Autonomous%20Fine-Grain%20Power%20Gating.pdf","citationUrl":"http://scholar.google.com/scholar?cites=2648515161470918549&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:ld-1xYFqwSQJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=2648515161470918549&hl=en&as_sdt=2005&sciodt=0,5","publication":"ieeexplore.ieee.org"}]}