
-incdir ../../rtl/common \
-incdir ../tb

../../rtl/common/mux_data.v


../../rtl/fetch/top_fetch.v

../../rtl/decode/instruction_decode.v
../../rtl/decode/instruction_decoder.v
../../rtl/decode/register_bank.v
../../rtl/decode/signal_extend.v
../../rtl/decode/control.v

../../rtl/execute/execute_address_calculate.v
../../rtl/execute/branch_control.v
../../rtl/execute/forward_unit.v
../../rtl/execute/alu.v

../../rtl/write_back/write_back.v

../../rtl/top/dlx_processor.v
../../rtl/top/top.v

../../rtl/pipeline/registers/if_id_reg.v
../../rtl/pipeline/registers/id_ex_reg.v
../../rtl/pipeline/registers/ex_mem_reg.v
../../rtl/pipeline/registers/mem_wb_reg.v

../../rtl/common/sp_ram.v
../../rtl/common/rom.v
../../rtl/common/mux_sdram.v
../../rtl/data_memory_controll/data_memory_controll.v
../../rtl/bootloader/mux_sram.v
../../rtl/bootloader/bootloader.v 
../../rtl/common/clk_rst_mngr.v
../../fpga/rtl/MT48LC8M16A2.v
../../fpga/rtl/42s16320.v
../../rtl/inst_memory_controll/sram_ctrl.v
../../rtl/common/rom.v

../ver/tosco_tb/top_tb.sv
//../ver/tosco_tb/tosco_tb.sv
//../tb/udlx_data_item.sv
//../tb/dut_if.sv
//../tb/udlx_tb.sv
//../tb/udlx_monitor.sv
//../tb/defines.sv

