================================================================================
IR Inspection for GraphConvNetwork
================================================================================

Device: cuda
Target: cuda -arch=sm_86
Use GPU MMA: True
Dtype: float16

--------------------------------------------------------------------------------
1. Relay IR (High-level, before compilation)
--------------------------------------------------------------------------------
def @main(%infeats: Tensor[(1024, 64), float16]) {
  %0 = transpose(meta[relay.Constant][2], axes=None);
  %1 = multiply(%infeats, meta[relay.Constant][3]);
  %2 = nn.dense(%0, %1, units=None, out_dtype="float16");
  %3 = transpose(%2, axes=None);
  %4 = nn.pad(%3, 0f16, pad_width=[[0, 0], [0, 256]]);
  %5 = nn.dense(meta[relay.Constant][0], %4, units=None, out_dtype="float16");
  %6 = transpose(%5, axes=None);
  %7 = strided_slice(%6, begin=[0, 0], end=[1024, 64], strides=[1], axes=None);
  %8 = multiply(%7, meta[relay.Constant][3]);
  %9 = nn.bias_add(%8, meta[relay.Constant][4], axis=-1);
  %10 = nn.relu(%9);
  %11 = transpose(meta[relay.Constant][1], axes=None);
  %12 = multiply(%10, meta[relay.Constant][3]);
  %13 = nn.dense(%11, %12, units=None, out_dtype="float16");
  %14 = transpose(%13, axes=None);
  %15 = nn.pad(%14, 0f16, pad_width=[[0, 0], [0, 256]]);
  %16 = nn.dense(meta[relay.Constant][0], %15, units=None, out_dtype="float16");
  %17 = transpose(%16, axes=None);
  %18 = strided_slice(%17, begin=[0, 0], end=[1024, 64], strides=[1], axes=None);
  %19 = multiply(%18, meta[relay.Constant][3]);
  nn.bias_add(%19, meta[relay.Constant][5], axis=-1)
}



(Total length: 1178 characters)

--------------------------------------------------------------------------------
2. TIR (Tensor IR, low-level after compilation)
--------------------------------------------------------------------------------
#if defined(__CUDA_ARCH__) && (__CUDA_ARCH__ >= 530)
#include <cuda_fp16.h>
__device__ half max(half a, half b)
{
  return __hgt(__half(a), __half(b)) ? a : b;
}
__device__ half min(half a, half b)
{
  return __hlt(__half(a), __half(b)) ? a : b;
}
#else

typedef unsigned short uint16_t;
typedef unsigned char uint8_t;
typedef signed char int8_t;
typedef int int32_t;
typedef unsigned long long uint64_t;
typedef unsigned int uint32_t;

#define TVM_FORCE_INLINE inline __attribute__((always_inline))
#define TVM_XINLINE TVM_FORCE_INLINE __device__ __host__
#define TVM_ALIGNED(x) __attribute__ ((aligned(x)))
#define TVM_HALF_OPERATOR(RTYPE, OP)                              \
  TVM_XINLINE RTYPE operator OP (half a, half b) {                \
    return RTYPE(float(a) OP float(b));                           \
  }                                                               \
  template<typename T>                                            \
  TVM_XINLINE RTYPE operator OP (half a, T b) {                   \
    return RTYPE(float(a) OP float(b));                           \
  }                                                               \
  template<typename T>                                            \
  TVM_XINLINE RTYPE operator OP (T a, half b) {                   \
    return RTYPE(float(a) OP float(b));                           \
  }

#define TVM_HALF_ASSIGNOP(AOP, OP)                                \
  template<typename T>                                            \
  TVM_XINLINE half operator AOP (const T& a) {                    \
    return *this = half(float(*this) OP float(a));                \
  }                                                               \
  template<typename T>                                            \
  TVM_XINLINE half operator AOP (const volatile T& a) volatile {  \
    return *this = half(float(*this) OP float(a));                \
  }

class TVM_ALIGNED(2) half {
 public:
  uint16_t half_;

  static TVM_XINLINE half Binary(uint16_t value) {
    half res;
    res.half_ = value;
    return res;
  }

  TVM_XINLINE half() {}

  TVM_XINLINE half(const float& value) { constructor(value); }
  TVM_XINLINE explicit half(const double& value) { constructor(value); }
  TVM_XINLINE explicit half(const int8_t& value) { constructor(value); }
  TVM_XINLINE explicit half(const uint8_t& value) { constructor(value); }
  TVM_XINLINE explicit half(const int32_t& value) { constructor(value); }
  TVM_XINLINE explicit half(const uint32_t& value) { constructor(value); }
  TVM_XINLINE explicit half(const long long& value) { constructor(value); }
  TVM_XINLINE explicit half(const uint64_t& value) { constructor(value); }

  TVM_XINLINE operator float() const {                          \
    return float(half2float(half_));                            \
  }                                                             \
  TVM_XINLINE operator float() const volatile {                 \
    return float(half2float(half_));                            \
  }


  TVM_HALF_ASSIGNOP(+=, +)
  TVM_HALF_ASSIGNOP(-=, -)
  TVM_HALF_ASSIGNOP(*=, *)
  TVM_HALF_ASSIGNOP(/=, /)

  TVM_XINLINE half operator+() {
    return *this;
  }

  TVM_XINLINE half operator-() {
    return half(-float(*this));
  }

  TVM_XINLINE half operator=(const half& a) {
    half_ = a.half_;
    return a;
  }

  template<typename T>
  TVM_XINLINE half operator=(const T& a) {
    return *this = half(a);
  }

  TVM_XINLINE half operator=(const half& a) volatile {
    half_ = a.half_;
    return a;
  }

  template<typename T>
  TVM_XINLINE half operator=(const T& a) volatile {
    return *this = half(a);
  }

 private:
  union Bits {
    float f;
    int32_t si;
    uint32_t ui;
  };

  static int const fp16FractionBits = 10;
  static int const fp32FractionBits = 23;
  static int32_t const fp32FractionMask = ~(~0u << fp32FractionBits);   // == 0x7fffff
  static int32_t const fp32HiddenBit = 1 << fp32FractionBits;   // == 0x800000
  static int const shift = fp32FractionBits - fp16FractionBits;   // == 13
  static int const shiftSign = 16;
  static int32_t const expAdjust = 127 - 15;   // exp32-127 = exp16-15, so exp16 = exp32 - (127-15)

  static int32_t const infN = 0x7F800000;   // flt32 infinity
  static int32_t const maxN = 0x477FFFFF;   // max flt32 that's a flt16 normal after >> by shift
  static int32_t const minN = 0x38800000;   // min flt16 normal as a flt32
  static int32_t const maxZ = 0x33000000;   // max fp32 number that's still rounded to zero in fp16
  static int32_t const signN = 0x80000000;  // flt32 sign bit

  static int32_t const infC = infN >> shift;
  static int32_t const nanN = (infC + 1) << shift;   // minimum flt16 nan as a flt32
  static int32_t const maxC = maxN >> shift;
  static int32_t const minC = minN >> shift;
  static int32_t const signC = signN >> shiftSign;  // flt16 sign bit

  static int32_t const mulN = 0x52000000;  // (1 << 23) / minN
  static int32_t const mulC = 0x33800000;  // minN / (1 << (23 - shift))

  static int32_t const subC = 0x003FF;  // max flt32 subnormal down shifted
  static int32_t const norC = 0x00400;  // min flt32 normal down shifted

  static int32_t const maxD = infC - maxC - 1;
  static int32_t const minD = minC - subC - 1;

  TVM_XINLINE uint16_t float2half(const float& value) const {
    Bits v;
    v.f = value;
    uint32_t sign = v.si & signN;    // grab sign bit
    v.si ^= sign;                    // clear sign bit from v
    sign >>= shiftSign;              // logical shift sign to fp16 position

    if (v.si <= maxZ) {
      // Handle eventual zeros here to ensure
      // vshift will not exceed 32 below.
      v.ui = 0;
    } else if (v.si < minN) {
      // Handle denorms
      uint32_t exp32 = v.ui >> fp32FractionBits;
      int32_t exp16 = exp32 - expAdjust;
      // If exp16 == 0 (just into the denorm range), then significant should be shifted right 1.
      // Smaller (so negative) exp16 values should result in greater right shifts.
      uint32_t vshift = 1 - exp16;
      uint32_t significand = fp32HiddenBit | (v.ui & fp32FractionMask);
      v.ui = significand >> vshift;
      v.ui += (v.ui & 0x3fff) != 0x1000 || (significand & 0x7ff) ? 0x1000 : 0;
    } else if (v.si <= maxN) {
      // Handle norms
      v.ui += (v.ui & 0x3fff) != 0x1000 ? 0x1000 : 0;
      v.ui -= expAdjust << fp32FractionBits;
    } else if (v.si <= infN) {
      v.si = infN;
    } else if (v.si < nanN) {
      v.si = nanN;
    }

    v.ui >>= shift;
    return sign | (v.ui & 0x7fff);
  }

  // Same as above routine, except for addition of volatile keyword
  TVM_XINLINE uint16_t float2half(
    const volatile float& value) const volatile {
    Bits v;
    v.f = value;
    uint32_t sign = v.si & signN;    // grab sign bit
    v.si ^= sign;                    // clear sign bit from v
    sign >>= shiftSign;              // logical shift sign to fp16 position

    if (v.si <= maxZ) {
      // Handle eventual zeros here to ensure
      // vshift will not exceed 32 below.
      v.ui = 0;
    } else if (v.si < minN) {
      // Handle denorms
      uint32_t exp32 = v.ui >> fp32FractionBits;
      int32_t exp16 = exp32 - expAdjust;
      // If exp16 == 0 (just into the denorm range), then significant should be shifted right 1.
      // Smaller (so negative) exp16 values should result in greater right shifts.
      uint32_t vshift = 1 - exp16;
      uint32_t significand = fp32HiddenBit | (v.ui & fp32FractionMask);
      v.ui = significand >> vshift;
      v.ui += (v.ui & 0x3fff) != 0x1000 || (significand & 0x7ff) ? 0x1000 : 0;
    } else if (v.si <= maxN) {
      // Handle norms
      v.ui += (v.ui & 0x3fff) != 0x1000 ? 0x1000 : 0;
      v.ui -= expAdjust << fp32FractionBits;
    } else if (v.si <= infN) {
      v.si = infN;
    } else if (v.si < nanN) {
      v.si = nanN;
    }

    v.ui >>= shift;
    return sign | (v.ui & 0x7fff);
  }

  TVM_XINLINE float half2float(const uint16_t& value) const {
    Bits v;
    v.ui = value;
    int32_t sign = v.si & signC;
    v.si ^= sign;
    sign <<= shiftSign;
    v.si ^= ((v.si + minD) ^ v.si) & -(v.si > subC);
    v.si ^= ((v.si + maxD) ^ v.si) & -(v.si > maxC);
    Bits s;
    s.si = mulC;
    s.f *= v.si;
    int32_t mask = -(norC > v.si);
    v.si <<= shift;
    v.si ^= (s.si ^ v.si) & mask;
    v.si |= sign;
    return v.f;
  }

  TVM_XINLINE float half2float(
    const volatile uint16_t& value) const volatile {
    Bits v;
    v.ui = value;
    int32_t sign = v.si & signC;
    v.si ^= sign;
    sign <<= shiftSign;
    v.si ^= ((v.si + minD) ^ v.si) & -(v.si > subC);
    v.si ^= ((v.si + maxD) ^ v.si) & -(v.si > maxC);
    Bits s;
    s.si = mulC;
    s.f *= v.si;
    int32_t mask = -(norC > v.si);
    v.si <<= shift;
    v.si ^= (s.si ^ v.si) & mask;
    v.si |= sign;
    return v.f;
  }

  template<typename T>
  TVM_XINLINE void constructor(const T& value) {
    half_ = float2half(float(value));
  }
};

TVM_HALF_OPERATOR(half, +)
TVM_HALF_OPERATOR(half, -)
TVM_HALF_OPERATOR(half, *)
TVM_HALF_OPERATOR(half, /)
TVM_HALF_OPERATOR(bool, >)
TVM_HALF_OPERATOR(bool, <)
TVM_HALF_OPERATOR(bool, >=)
TVM_HALF_OPERATOR(bool, <=)

TVM_XINLINE half __float2half_rn(const float a) {
  return half(a);
}
#endif


// Pack two half values.
static inline __device__ __host__ unsigned
__pack_half2(const half x, const half y) {
  unsigned v0 = *((unsigned short *)&x);
  unsigned v1 = *((unsigned short *)&y);
  return (v1 << 16) | v0;
}

// Some fp16 math functions are not supported in cuda_fp16.h,
// so we define them here to make sure the generated CUDA code
// is valid.
#if defined(__CUDA_ARCH__) && (__CUDA_ARCH__ >= 530)
#define CUDA_UNSUPPORTED_HALF_MATH_BINARY(HALF_MATH_NAME, FP32_MATH_NAME) \
static inline __device__ __host__ half HALF_MATH_NAME(half x, half y) {   \
  float tmp_x = __half2float(x);                                          \
  float tmp_y = __half2float(y);                                          \
  float result = FP32_MATH_NAME(tmp_x, tmp_y);                            \
  return __float2half(result);                                            \
}

#define CUDA_UNSUPPORTED_HALF_MATH_UNARY(HALF_MATH_NAME, FP32_MATH_NAME) \
static inline __device__ __host__ half HALF_MATH_NAME(half x) {          \
  float tmp_x = __half2float(x);                                         \
  float result = FP32_MATH_NAME(tmp_x);                                  \
  return __float2half(result);                                           \
}

CUDA_UNSUPPORTED_HALF_MATH_BINARY(hpow, powf)
CUDA_UNSUPPORTED_HALF_MATH_UNARY(htanh, tanhf)
CUDA_UNSUPPORTED_HALF_MATH_UNARY(htan, tanf)
CUDA_UNSUPPORTED_HALF_MATH_UNARY(hatan, atanf)
CUDA_UNSUPPORTED_HALF_MATH_UNARY(herf, erf)

#undef CUDA_UNSUPPORTED_HALF_MATH_BINARY
#undef CUDA_UNSUPPORTED_HALF_MATH_UNARY

#endif
#include <mma.h>

#ifdef _WIN32
  using uint = unsigned int;
  using uchar = unsigned char;
  using ushort = unsigned short;
  using int64_t = long long;
  using uint64_t = unsigned long long;
#else
  #define uint unsigned int
  #define uchar unsigned char
  #define ushort unsigned short
  #define int64_t long long
  #define uint64_t unsigned long long
#endif
extern "C" __global__ void __launch_bounds__(1024) tvmgen_default_fused_transpose_strided_slice_multiply_add_nn_relu_multiply_kernel0(half* __restrict__ T_multiply, half* __restrict__ p0, half* __restrict__ p1, half* __restrict__ p2) {
  uint1 __1;
    uint1 __2;
      uint1 __3;
        uint1 __4;
          int2 __5 = make_int2((((((((int)threadIdx.x) & 31) * 2048) + (((int)blockIdx.x) * 32)) + (((int)threadIdx.x) >> 5)))+(1024*0), (((((((int)threadIdx.x) & 31) * 2048) + (((int)blockIdx.x) * 32)) + (((int)threadIdx.x) >> 5)))+(1024*1));
          uint1 __6 = make_uint1(__pack_half2(p0[__5.x],p0[__5.y]));
          uint1 __7 = make_uint1(__pack_half2(p1[((((int)blockIdx.x) * 32) + (((int)threadIdx.x) >> 5))], p1[((((int)blockIdx.x) * 32) + (((int)threadIdx.x) >> 5))]));
          ((half2*)(&(__4.x)))->x = (((half2*)(&(__6.x)))->x*((half2*)(&(__7.x)))->x);
          ((half2*)(&(__4.x)))->y = (((half2*)(&(__6.x)))->y*((half2*)(&(__7.x)))->y);
        uint1 __8 = *(uint1*)(p2 + ((((int)threadIdx.x) & 31) * 2));
        ((half2*)(&(__3.x)))->x = (((half2*)(&(__4.x)))->x+((half2*)(&(__8.x)))->x);
        ((half2*)(&(__3.x)))->y = (((half2*)(&(__4.x)))->y+((half2*)(&(__8.x)))->y);
      uint1 __9 = make_uint1(__pack_half2(__float2half_rn(0.000000e+00f), __float2half_rn(0.000000e+00f)));
      ((half2*)(&(__2.x)))->x = max(((half2*)(&(__3.x)))->x, ((half2*)(&(__9.x)))->x);
      ((half2*)(&(__2.x)))->y = max(((half2*)(&(__3.x)))->y, ((half2*)(&(__9.x)))->y);
    uint1 __10 = make_uint1(__pack_half2(p1[((((int)blockIdx.x) * 32) + (((int)threadIdx.x) >> 5))], p1[((((int)blockIdx.x) * 32) + (((int)threadIdx.x) >> 5))]));
    ((half2*)(&(__1.x)))->x = (((half2*)(&(__2.x)))->x*((half2*)(&(__10.x)))->x);
    ((half2*)(&(__1.x)))->y = (((half2*)(&(__2.x)))->y*((half2*)(&(__10.x)))->y);
  *(uint1*)(T_multiply + ((((int)blockIdx.x) * 2048) + (((int)threadIdx.x) * 2))) = __1;
}

extern "C" __global__ void __launch_bounds__(128) tvmgen_default_fused_nn_dense_1_kernel0(half* __restrict__ p0, half* __restrict__ p1, half* __restrict__ T_dense) {
  nvcuda::wmma::fragment<nvcuda::wmma::accumulator, 16, 16, 16, half> T_dense_wmma_accumulator[4];
  __shared__ half p0_shared[4608];
  __shared__ half p1_shared[4608];
  nvcuda::wmma::fragment<nvcuda::wmma::matrix_a, 16, 16, 16, half, nvcuda::wmma::row_major> p0_shared_wmma_matrix_a[2];
  nvcuda::wmma::fragment<nvcuda::wmma::matrix_b, 16, 16, 16, half, nvcuda::wmma::col_major> p1_shared_wmma_matrix_b[2];
  for (int i_c_outer_init = 0; i_c_outer_init < 2; ++i_c_outer_init) {
    for (int j_c_outer_init = 0; j_c_outer_init < 2; ++j_c_outer_init) {
      nvcuda::wmma::fill_fragment(T_dense_wmma_accumulator[((i_c_outer_init * 2) + j_c_outer_init)], 0.000000e+00f);
    }
  }
  for (int k_outer_outer = 0; k_outer_outer < 5; ++k_outer_outer) {
    __syncthreads();
    for (int ax0_ax1_fused_outer_outer_outer_outer = 0; ax0_ax1_fused_outer_outer_outer_outer < 8; ++ax0_ax1_fused_outer_outer_outer_outer) {
      *(uint2*)(p0_shared + (((((ax0_ax1_fused_outer_outer_outer_outer * 576) + (((int)threadIdx.z) * 288)) + (((int)threadIdx.y) * 144)) + ((((int)threadIdx.x) >> 4) * 72)) + ((((int)threadIdx.x) & 15) * 4))) = *(uint2*)(p0 + (((((((((int)blockIdx.x) * 20480) + (ax0_ax1_fused_outer_outer_outer_outer * 2560)) + (((int)threadIdx.z) * 1280)) + (((int)threadIdx.y) * 640)) + ((((int)threadIdx.x) >> 4) * 320)) + (k_outer_outer * 64)) + ((((int)threadIdx.x) & 15) * 4)));
    }
    for (int ax0_ax1_fused_outer_outer_outer_outer_1 = 0; ax0_ax1_fused_outer_outer_outer_outer_1 < 8; ++ax0_ax1_fused_outer_outer_outer_outer_1) {
      *(uint2*)(p1_shared + (((((ax0_ax1_fused_outer_outer_outer_outer_1 * 576) + (((int)threadIdx.z) * 288)) + (((int)threadIdx.y) * 144)) + ((((int)threadIdx.x) >> 4) * 72)) + ((((int)threadIdx.x) & 15) * 4))) = *(uint2*)(p1 + (((((((((int)blockIdx.y) * 20480) + (ax0_ax1_fused_outer_outer_outer_outer_1 * 2560)) + (((int)threadIdx.z) * 1280)) + (((int)threadIdx.y) * 640)) + ((((int)threadIdx.x) >> 4) * 320)) + (k_outer_outer * 64)) + ((((int)threadIdx.x) & 15) * 4)));
    }
    __syncthreads();
    for (int k_outer_inner = 0; k_outer_inner < 4; ++k_outer_inner) {
      for (int ax0_outer = 0; ax0_outer < 2; ++ax0_outer) {
        nvcuda::wmma::load_matrix_sync(p0_shared_wmma_matrix_a[ax0_outer], (&(p0_shared[(((((int)threadIdx.y) * 2304) + (ax0_outer * 1152)) + (k_outer_inner * 16))])), 72);
      }
      for (int ax0_outer_1 = 0; ax0_outer_1 < 2; ++ax0_outer_1) {
        nvcuda::wmma::load_matrix_sync(p1_shared_wmma_matrix_b[ax0_outer_1], (&(p1_shared[(((((int)threadIdx.z) * 2304) + (ax0_outer_1 * 1152)) + (k_outer_inner * 16))])), 72);
      }
      for (int i_c_outer = 0; i_c_outer < 2; ++i_c_outer) {
        for (int j_c_outer = 0; j_c_outer < 2; ++j_c_outer) {
          nvcuda::wmma::mma_sync(T_dense_wmma_accumulator[((i_c_outer * 2) + j_c_outer)], p0_shared_wmma_matrix_a[i_c_outer], p1_shared_wmma_matrix_b[j_c_outer], T_dense_wmma_accumulator[((i_c_outer * 2) + j_c_outer)]);
        }
      }
    }
  }
  __syncthreads();
  for (int ax0_outer_inner = 0; ax0_outer_inner < 2; ++ax0_outer_inner) {
    for (int ax1_outer_inner = 0; ax1_outer_inner < 2; ++ax1_outer_inner) {
      nvcuda::wmma::store_matrix_sync((&(p0_shared[((((((int)threadIdx.y) * 2304) + (ax0_outer_inner * 1152)) + (((int)threadIdx.z) * 32)) + (ax1_outer_inner * 16))])), T_dense_wmma_accumulator[((ax0_outer_inner * 2) + ax1_outer_inner)], 72, nvcuda::wmma::mem_row_major);
    }
  }
  __syncthreads();
  for (int i_inner_j_inner_fused_outer_outer_outer_outer = 0; i_inner_j_inner_fused_outer_outer_outer_outer < 8; ++i_inner_j_inner_fused_outer_outer_outer_outer) {
    *(uint2*)(T_dense + (((((((((int)blockIdx.x) * 65536) + (i_inner_j_inner_fused_outer_outer_outer_outer * 8192)) + (((int)threadIdx.z) * 4096)) + (((int)threadIdx.y) * 2048)) + ((((int)threadIdx.x) >> 4) * 1024)) + (((int)blockIdx.y) * 64)) + ((((int)threadIdx.x) & 15) * 4))) = *(uint2*)(p0_shared + (((((i_inner_j_inner_fused_outer_outer_outer_outer * 576) + (((int)threadIdx.z) * 288)) + (((int)threadIdx.y) * 144)) + ((((int)threadIdx.x) >> 4) * 72)) + ((((int)threadIdx.x) & 15) * 4)));
  }
}

extern "C" __global__ void __launch_bounds__(1024) tvmgen_default_fused_transpose_strided_slice_multiply_add_kernel0(half* __restrict__ T_add, half* __restrict__ p0, half* __restrict__ p1, half* __restrict__ p2) {
  uint1 __1;
    uint1 __2;
      int2 __3 = make_int2((((((((int)threadIdx.x) & 31) * 2048) + (((int)blockIdx.x) * 32)) + (((int)threadIdx.x) >> 5)))+(1024*0), (((((((int)threadIdx.x) & 31) * 2048) + (((int)blockIdx.x) * 32)) + (((int)threadIdx.x) >> 5)))+(1024*1));
      uint1 __4 = make_uint1(__pack_half2(p0[__3.x],p0[__3.y]));
      uint1 __5 = make_uint1(__pack_half2(p1[((((int)blockIdx.x) * 32) + (((int)threadIdx.x) >> 5))], p1[((((int)blockIdx.x) * 32) + (((int)threadIdx.x) >> 5))]));
      ((half2*)(&(__2.x)))->x = (((half2*)(&(__4.x)))->x*((half2*)(&(__5.x)))->x);
      ((half2*)(&(__2.x)))->y = (((half2*)(&(__4.x)))->y*((half2*)(&(__5.x)))->y);
    uint1 __6 = *(uint1*)(p2 + ((((int)threadIdx.x) & 31) * 2));
    ((half2*)(&(__1.x)))->x = (((half2*)(&(__2.x)))->x+((half2*)(&(__6.x)))->x);
    ((half2*)(&(__1.x)))->y = (((half2*)(&(__2.x)))->y+((half2*)(&(__6.x)))->y);
  *(uint1*)(T_add + ((((int)blockIdx.x) * 2048) + (((int)threadIdx.x) * 2))) = __1;
}

extern "C" __global__ void __launch_bounds__(128) tvmgen_default_fused_nn_dense_kernel0(half* __restrict__ p0, half* __restrict__ p1, half* __restrict__ T_dense) {
  nvcuda::wmma::fragment<nvcuda::wmma::accumulator, 16, 16, 16, half> T_dense_wmma_accumulator[4];
  __shared__ half p0_shared[4608];
  __shared__ half p1_shared[4608];
  nvcuda::wmma::fragment<nvcuda::wmma::matrix_a, 16, 16, 16, half, nvcuda::wmma::row_major> p0_shared_wmma_matrix_a[2];
  nvcuda::wmma::fragment<nvcuda::wmma::matrix_b, 16, 16, 16, half, nvcuda::wmma::col_major> p1_shared_wmma_matrix_b[2];
  for (int i_c_outer_init = 0; i_c_outer_init < 2; ++i_c_outer_init) {
    for (int j_c_outer_init = 0; j_c_outer_init < 2; ++j_c_outer_init) {
      nvcuda::wmma::fill_fragment(T_dense_wmma_accumulator[((i_c_outer_init * 2) + j_c_outer_init)], 0.000000e+00f);
    }
  }
  for (int ax0_ax1_fused_outer_outer_outer_outer = 0; ax0_ax1_fused_outer_outer_outer_outer < 8; ++ax0_ax1_fused_outer_outer_outer_outer) {
    *(uint2*)(p0_shared + (((((ax0_ax1_fused_outer_outer_outer_outer * 576) + (((int)threadIdx.z) * 288)) + (((int)threadIdx.y) * 144)) + ((((int)threadIdx.x) >> 4) * 72)) + ((((int)threadIdx.x) & 15) * 4))) = *(uint2*)(p0 + ((((ax0_ax1_fused_outer_outer_outer_outer * 512) + (((int)threadIdx.z) * 256)) + (((int)threadIdx.y) * 128)) + (((int)threadIdx.x) * 4)));
  }
  for (int ax0_ax1_fused_outer_outer_outer_outer_1 = 0; ax0_ax1_fused_outer_outer_outer_outer_1 < 8; ++ax0_ax1_fused_outer_outer_outer_outer_1) {
    *(uint2*)(p1_shared + (((((ax0_ax1_fused_outer_outer_outer_outer_1 * 576) + (((int)threadIdx.z) * 288)) + (((int)threadIdx.y) * 144)) + ((((int)threadIdx.x) >> 4) * 72)) + ((((int)threadIdx.x) & 15) * 4))) = *(uint2*)(p1 + (((((((int)blockIdx.y) * 4096) + (ax0_ax1_fused_outer_outer_outer_outer_1 * 512)) + (((int)threadIdx.z) * 256)) + (((int)threadIdx.y) * 128)) + (((int)threadIdx.x) * 4)));
  }
  __syncthreads();
  for (int k_outer_inner = 0; k_outer_inner < 4; ++k_outer_inner) {
    for (int ax0_outer = 0; ax0_outer < 2; ++ax0_outer) {
      nvcuda::wmma::load_matrix_sync(p0_shared_wmma_matrix_a[ax0_outer], (&(p0_shared[(((((int)threadIdx.y) * 2304) + (ax0_outer * 1152)) + (k_outer_inner * 16))])), 72);
    }
    for (int ax0_outer_1 = 0; ax0_outer_1 < 2; ++ax0_outer_1) {
      nvcuda::wmma::load_matrix_sync(p1_shared_wmma_matrix_b[ax0_outer_1], (&(p1_shared[(((((int)threadIdx.z) * 2304) + (ax0_outer_1 * 1152)) + (k_outer_inner * 16))])), 72);
    }
    for (int i_c_outer = 0; i_c_outer < 2; ++i_c_outer) {
      for (int j_c_outer = 0; j_c_outer < 2; ++j_c_outer) {
        nvcuda::wmma::mma_sync(T_dense_wmma_accumulator[((i_c_outer * 2) + j_c_outer)], p0_shared_wmma_matrix_a[i_c_outer], p1_shared_wmma_matrix_b[j_c_outer], T_dense_wmma_accumulator[((i_c_outer * 2) + j_c_outer)]);
      }
    }
  }
  __syncthreads();
  for (int ax0_outer_inner = 0; ax0_outer_inner < 2; ++ax0_outer_inner) {
    for (int ax1_outer_inner = 0; ax1_outer_inner < 2; ++ax1_outer_inner) {
      nvcuda::wmma::store_matrix_sync((&(p0_shared[((((((int)threadIdx.y) * 2304) + (ax0_outer_inner * 1152)) + (((int)threadIdx.z) * 32)) + (ax1_outer_inner * 16))])), T_dense_wmma_accumulator[((ax0_outer_inner * 2) + ax1_outer_inner)], 72, nvcuda::wmma::mem_row_major);
    }
  }
  __syncthreads();
  for (int i_inner_j_inner_fused_outer_outer_outer_outer = 0; i_inner_j_inner_fused_outer_outer_outer_outer < 8; ++i_inner_j_inner_fused_outer_outer_outer_outer) {
    *(uint2*)(T_dense + ((((((i_inner_j_inner_fused_outer_outer_outer_outer * 8192) + (((int)threadIdx.z) * 4096)) + (((int)threadIdx.y) * 2048)) + ((((int)threadIdx.x) >> 4) * 1024)) + (((int)blockIdx.y) * 64)) + ((((int)threadIdx.x) & 15) * 4))) = *(uint2*)(p0_shared + (((((i_inner_j_inner_fused_outer_outer_outer_outer * 576) + (((int)threadIdx.z) * 288)) + (((int)threadIdx.y) * 144)) + ((((int)threadIdx.x) >> 4) * 72)) + ((((int)threadIdx.x) & 15) * 4)));
  }
}

extern "C" __global__ void __launch_bounds__(1024) tvmgen_default_fused_transpose_nn_pad_kernel0(half* __restrict__ T_pad, half* __restrict__ p0, half* __restrict__ p1) {
  for (int ax0_ax1_fused_inner_s = 0; ax0_ax1_fused_inner_s < 2; ++ax0_ax1_fused_inner_s) {
    T_pad[(((((int)blockIdx.x) * 2048) + (((int)threadIdx.x) * 2)) + ax0_ax1_fused_inner_s)] = (((((((int)blockIdx.x) * 2) + (((int)threadIdx.x) >> 5)) % 5) < 1) ? p0[((((((((int)blockIdx.x) * 2048) + (((int)threadIdx.x) * 2)) + ax0_ax1_fused_inner_s) % 320) * 1024) + (((((int)blockIdx.x) * 32) + (((int)threadIdx.x) >> 5)) / 5))] : p1[0]);
  }
}

extern "C" __global__ void __launch_bounds__(1024) tvmgen_default_fused_multiply_kernel0(half* __restrict__ T_multiply, half* __restrict__ p0, half* __restrict__ p1) {
  uint1 __1;
    uint1 __2 = *(uint1*)(p0 + ((((int)blockIdx.x) * 2048) + (((int)threadIdx.x) * 2)));
    uint1 __3 = make_uint1(__pack_half2(p1[((((int)blockIdx.x) * 32) + (((int)threadIdx.x) >> 5))], p1[((((int)blockIdx.x) * 32) + (((int)threadIdx.x) >> 5))]));
    ((half2*)(&(__1.x)))->x = (((half2*)(&(__2.x)))->x*((half2*)(&(__3.x)))->x);
    ((half2*)(&(__1.x)))->y = (((half2*)(&(__2.x)))->y*((half2*)(&(__3.x)))->y);
  *(uint1*)(T_multiply + ((((int)blockIdx.x) * 2048) + (((int)threadIdx.x) * 2))) = __1;
}



(Total length: 23739 characters)

--------------------------------------------------------------------------------
3. Generated Source Code (CUDA/LLVM)
--------------------------------------------------------------------------------
  Found CUDA code in imported module
#if defined(__CUDA_ARCH__) && (__CUDA_ARCH__ >= 530)
#include <cuda_fp16.h>
__device__ half max(half a, half b)
{
  return __hgt(__half(a), __half(b)) ? a : b;
}
__device__ half min(half a, half b)
{
  return __hlt(__half(a), __half(b)) ? a : b;
}
#else

typedef unsigned short uint16_t;
typedef unsigned char uint8_t;
typedef signed char int8_t;
typedef int int32_t;
typedef unsigned long long uint64_t;
typedef unsigned int uint32_t;

#define TVM_FORCE_INLINE inline __attribute__((always_inline))
#define TVM_XINLINE TVM_FORCE_INLINE __device__ __host__
#define TVM_ALIGNED(x) __attribute__ ((aligned(x)))
#define TVM_HALF_OPERATOR(RTYPE, OP)                              \
  TVM_XINLINE RTYPE operator OP (half a, half b) {                \
    return RTYPE(float(a) OP float(b));                           \
  }                                                               \
  template<typename T>                                            \
  TVM_XINLINE RTYPE operator OP (half a, T b) {                   \
    return RTYPE(float(a) OP float(b));                           \
  }                                                               \
  template<typename T>                                            \
  TVM_XINLINE RTYPE operator OP (T a, half b) {                   \
    return RTYPE(float(a) OP float(b));                           \
  }

#define TVM_HALF_ASSIGNOP(AOP, OP)                                \
  template<typename T>                                            \
  TVM_XINLINE half operator AOP (const T& a) {                    \
    return *this = half(float(*this) OP float(a));                \
  }                                                               \
  template<typename T>                                            \
  TVM_XINLINE half operator AOP (const volatile T& a) volatile {  \
    return *this = half(float(*this) OP float(a));                \
  }

class TVM_ALIGNED(2) half {
 public:
  uint16_t half_;

  static TVM_XINLINE half Binary(uint16_t value) {
    half res;
    res.half_ = value;
    return res;
  }

  TVM_XINLINE half() {}

  TVM_XINLINE half(const float& value) { constructor(value); }
  TVM_XINLINE explicit half(const double& value) { constructor(value); }
  TVM_XINLINE explicit half(const int8_t& value) { constructor(value); }
  TVM_XINLINE explicit half(const uint8_t& value) { constructor(value); }
  TVM_XINLINE explicit half(const int32_t& value) { constructor(value); }
  TVM_XINLINE explicit half(const uint32_t& value) { constructor(value); }
  TVM_XINLINE explicit half(const long long& value) { constructor(value); }
  TVM_XINLINE explicit half(const uint64_t& value) { constructor(value); }

  TVM_XINLINE operator float() const {                          \
    return float(half2float(half_));                            \
  }                                                             \
  TVM_XINLINE operator float() const volatile {                 \
    return float(half2float(half_));                            \
  }


  TVM_HALF_ASSIGNOP(+=, +)
  TVM_HALF_ASSIGNOP(-=, -)
  TVM_HALF_ASSIGNOP(*=, *)
  TVM_HALF_ASSIGNOP(/=, /)

  TVM_XINLINE half operator+() {
    return *this;
  }

  TVM_XINLINE half operator-() {
    return half(-float(*this));
  }

  TVM_XINLINE half operator=(const half& a) {
    half_ = a.half_;
    return a;
  }

  template<typename T>
  TVM_XINLINE half operator=(const T& a) {
    return *this = half(a);
  }

  TVM_XINLINE half operator=(const half& a) volatile {
    half_ = a.half_;
    return a;
  }

  template<typename T>
  TVM_XINLINE half operator=(const T& a) volatile {
    return *this = half(a);
  }

 private:
  union Bits {
    float f;
    int32_t si;
    uint32_t ui;
  };

  static int const fp16FractionBits = 10;
  static int const fp32FractionBits = 23;
  static int32_t const fp32FractionMask = ~(~0u << fp32FractionBits);   // == 0x7fffff
  static int32_t const fp32HiddenBit = 1 << fp32FractionBits;   // == 0x800000
  static int const shift = fp32FractionBits - fp16FractionBits;   // == 13
  static int const shiftSign = 16;
  static int32_t const expAdjust = 127 - 15;   // exp32-127 = exp16-15, so exp16 = exp32 - (127-15)

  static int32_t const infN = 0x7F800000;   // flt32 infinity
  static int32_t const maxN = 0x477FFFFF;   // max flt32 that's a flt16 normal after >> by shift
  static int32_t const minN = 0x38800000;   // min flt16 normal as a flt32
  static int32_t const maxZ = 0x33000000;   // max fp32 number that's still rounded to zero in fp16
  static int32_t const signN = 0x80000000;  // flt32 sign bit

  static int32_t const infC = infN >> shift;
  static int32_t const nanN = (infC + 1) << shift;   // minimum flt16 nan as a flt32
  static int32_t const maxC = maxN >> shift;
  static int32_t const minC = minN >> shift;
  static int32_t const signC = signN >> shiftSign;  // flt16 sign bit

  static int32_t const mulN = 0x52000000;  // (1 << 23) / minN
  static int32_t const mulC = 0x33800000;  // minN / (1 << (23 - shift))

  static int32_t const subC = 0x003FF;  // max flt32 subnormal down shifted
  static int32_t const norC = 0x00400;  // min flt32 normal down shifted

  static int32_t const maxD = infC - maxC - 1;
  static int32_t const minD = minC - subC - 1;

  TVM_XINLINE uint16_t float2half(const float& value) const {
    Bits v;
    v.f = value;
    uint32_t sign = v.si & signN;    // grab sign bit
    v.si ^= sign;                    // clear sign bit from v
    sign >>= shiftSign;              // logical shift sign to fp16 position

    if (v.si <= maxZ) {
      // Handle eventual zeros here to ensure
      // vshift will not exceed 32 below.
      v.ui = 0;
    } else if (v.si < minN) {
      // Handle denorms
      uint32_t exp32 = v.ui >> fp32FractionBits;
      int32_t exp16 = exp32 - expAdjust;
      // If exp16 == 0 (just into the denorm range), then significant should be shifted right 1.
      // Smaller (so negative) exp16 values should result in greater right shifts.
      uint32_t vshift = 1 - exp16;
      uint32_t significand = fp32HiddenBit | (v.ui & fp32FractionMask);
      v.ui = significand >> vshift;
      v.ui += (v.ui & 0x3fff) != 0x1000 || (significand & 0x7ff) ? 0x1000 : 0;
    } else if (v.si <= maxN) {
      // Handle norms
      v.ui += (v.ui & 0x3fff) != 0x1000 ? 0x1000 : 0;
      v.ui -= expAdjust << fp32FractionBits;
    } else if (v.si <= infN) {
      v.si = infN;
    } else if (v.si < nanN) {
      v.si = nanN;
    }

    v.ui >>= shift;
    return sign | (v.ui & 0x7fff);
  }

  // Same as above routine, except for addition of volatile keyword
  TVM_XINLINE uint16_t float2half(
    const volatile float& value) const volatile {
    Bits v;
    v.f = value;
    uint32_t sign = v.si & signN;    // grab sign bit
    v.si ^= sign;                    // clear sign bit from v
    sign >>= shiftSign;              // logical shift sign to fp16 position

    if (v.si <= maxZ) {
      // Handle eventual zeros here to ensure
      // vshift will not exceed 32 below.
      v.ui = 0;
    } else if (v.si < minN) {
      // Handle denorms
      uint32_t exp32 = v.ui >> fp32FractionBits;
      int32_t exp16 = exp32 - expAdjust;
      // If exp16 == 0 (just into the denorm range), then significant should be shifted right 1.
      // Smaller (so negative) exp16 values should result in greater right shifts.
      uint32_t vshift = 1 - exp16;
      uint32_t significand = fp32HiddenBit | (v.ui & fp32FractionMask);
      v.ui = significand >> vshift;
      v.ui += (v.ui & 0x3fff) != 0x1000 || (significand & 0x7ff) ? 0x1000 : 0;
    } else if (v.si <= maxN) {
      // Handle norms
      v.ui += (v.ui & 0x3fff) != 0x1000 ? 0x1000 : 0;
      v.ui -= expAdjust << fp32FractionBits;
    } else if (v.si <= infN) {
      v.si = infN;
    } else if (v.si < nanN) {
      v.si = nanN;
    }

    v.ui >>= shift;
    return sign | (v.ui & 0x7fff);
  }

  TVM_XINLINE float half2float(const uint16_t& value) const {
    Bits v;
    v.ui = value;
    int32_t sign = v.si & signC;
    v.si ^= sign;
    sign <<= shiftSign;
    v.si ^= ((v.si + minD) ^ v.si) & -(v.si > subC);
    v.si ^= ((v.si + maxD) ^ v.si) & -(v.si > maxC);
    Bits s;
    s.si = mulC;
    s.f *= v.si;
    int32_t mask = -(norC > v.si);
    v.si <<= shift;
    v.si ^= (s.si ^ v.si) & mask;
    v.si |= sign;
    return v.f;
  }

  TVM_XINLINE float half2float(
    const volatile uint16_t& value) const volatile {
    Bits v;
    v.ui = value;
    int32_t sign = v.si & signC;
    v.si ^= sign;
    sign <<= shiftSign;
    v.si ^= ((v.si + minD) ^ v.si) & -(v.si > subC);
    v.si ^= ((v.si + maxD) ^ v.si) & -(v.si > maxC);
    Bits s;
    s.si = mulC;
    s.f *= v.si;
    int32_t mask = -(norC > v.si);
    v.si <<= shift;
    v.si ^= (s.si ^ v.si) & mask;
    v.si |= sign;
    return v.f;
  }

  template<typename T>
  TVM_XINLINE void constructor(const T& value) {
    half_ = float2half(float(value));
  }
};

TVM_HALF_OPERATOR(half, +)
TVM_HALF_OPERATOR(half, -)
TVM_HALF_OPERATOR(half, *)
TVM_HALF_OPERATOR(half, /)
TVM_HALF_OPERATOR(bool, >)
TVM_HALF_OPERATOR(bool, <)
TVM_HALF_OPERATOR(bool, >=)
TVM_HALF_OPERATOR(bool, <=)

TVM_XINLINE half __float2half_rn(const float a) {
  return half(a);
}
#endif


// Pack two half values.
static inline __device__ __host__ unsigned
__pack_half2(const half x, const half y) {
  unsigned v0 = *((unsigned short *)&x);
  unsigned v1 = *((unsigned short *)&y);
  return (v1 << 16) | v0;
}

// Some fp16 math functions are not supported in cuda_fp16.h,
// so we define them here to make sure the generated CUDA code
// is valid.
#if defined(__CUDA_ARCH__) && (__CUDA_ARCH__ >= 530)
#define CUDA_UNSUPPORTED_HALF_MATH_BINARY(HALF_MATH_NAME, FP32_MATH_NAME) \
static inline __device__ __host__ half HALF_MATH_NAME(half x, half y) {   \
  float tmp_x = __half2float(x);                                          \
  float tmp_y = __half2float(y);                                          \
  float result = FP32_MATH_NAME(tmp_x, tmp_y);                            \
  return __float2half(result);                                            \
}

#define CUDA_UNSUPPORTED_HALF_MATH_UNARY(HALF_MATH_NAME, FP32_MATH_NAME) \
static inline __device__ __host__ half HALF_MATH_NAME(half x) {          \
  float tmp_x = __half2float(x);                                         \
  float result = FP32_MATH_NAME(tmp_x);                                  \
  return __float2half(result);                                           \
}

CUDA_UNSUPPORTED_HALF_MATH_BINARY(hpow, powf)
CUDA_UNSUPPORTED_HALF_MATH_UNARY(htanh, tanhf)
CUDA_UNSUPPORTED_HALF_MATH_UNARY(htan, tanf)
CUDA_UNSUPPORTED_HALF_MATH_UNARY(hatan, atanf)
CUDA_UNSUPPORTED_HALF_MATH_UNARY(herf, erf)

#undef CUDA_UNSUPPORTED_HALF_MATH_BINARY
#undef CUDA_UNSUPPORTED_HALF_MATH_UNARY

#endif
#include <mma.h>

#ifdef _WIN32
  using uint = unsigned int;
  using uchar = unsigned char;
  using ushort = unsigned short;
  using int64_t = long long;
  using uint64_t = unsigned long long;
#else
  #define uint unsigned int
  #define uchar unsigned char
  #define ushort unsigned short
  #define int64_t long long
  #define uint64_t unsigned long long
#endif
extern "C" __global__ void __launch_bounds__(1024) tvmgen_default_fused_transpose_strided_slice_multiply_add_nn_relu_multiply_kernel0(half* __restrict__ T_multiply, half* __restrict__ p0, half* __restrict__ p1, half* __restrict__ p2) {
  uint1 __1;
    uint1 __2;
      uint1 __3;
        uint1 __4;
          int2 __5 = make_int2((((((((int)threadIdx.x) & 31) * 2048) + (((int)blockIdx.x) * 32)) + (((int)threadIdx.x) >> 5)))+(1024*0), (((((((int)threadIdx.x) & 31) * 2048) + (((int)blockIdx.x) * 32)) + (((int)threadIdx.x) >> 5)))+(1024*1));
          uint1 __6 = make_uint1(__pack_half2(p0[__5.x],p0[__5.y]));
          uint1 __7 = make_uint1(__pack_half2(p1[((((int)blockIdx.x) * 32) + (((int)threadIdx.x) >> 5))], p1[((((int)blockIdx.x) * 32) + (((int)threadIdx.x) >> 5))]));
          ((half2*)(&(__4.x)))->x = (((half2*)(&(__6.x)))->x*((half2*)(&(__7.x)))->x);
          ((half2*)(&(__4.x)))->y = (((half2*)(&(__6.x)))->y*((half2*)(&(__7.x)))->y);
        uint1 __8 = *(uint1*)(p2 + ((((int)threadIdx.x) & 31) * 2));
        ((half2*)(&(__3.x)))->x = (((half2*)(&(__4.x)))->x+((half2*)(&(__8.x)))->x);
        ((half2*)(&(__3.x)))->y = (((half2*)(&(__4.x)))->y+((half2*)(&(__8.x)))->y);
      uint1 __9 = make_uint1(__pack_half2(__float2half_rn(0.000000e+00f), __float2half_rn(0.000000e+00f)));
      ((half2*)(&(__2.x)))->x = max(((half2*)(&(__3.x)))->x, ((half2*)(&(__9.x)))->x);
      ((half2*)(&(__2.x)))->y = max(((half2*)(&(__3.x)))->y, ((half2*)(&(__9.x)))->y);
    uint1 __10 = make_uint1(__pack_half2(p1[((((int)blockIdx.x) * 32) + (((int)threadIdx.x) >> 5))], p1[((((int)blockIdx.x) * 32) + (((int)threadIdx.x) >> 5))]));
    ((half2*)(&(__1.x)))->x = (((half2*)(&(__2.x)))->x*((half2*)(&(__10.x)))->x);
    ((half2*)(&(__1.x)))->y = (((half2*)(&(__2.x)))->y*((half2*)(&(__10.x)))->y);
  *(uint1*)(T_multiply + ((((int)blockIdx.x) * 2048) + (((int)threadIdx.x) * 2))) = __1;
}

extern "C" __global__ void __launch_bounds__(128) tvmgen_default_fused_nn_dense_1_kernel0(half* __restrict__ p0, half* __restrict__ p1, half* __restrict__ T_dense) {
  nvcuda::wmma::fragment<nvcuda::wmma::accumulator, 16, 16, 16, half> T_dense_wmma_accumulator[4];
  __shared__ half p0_shared[4608];
  __shared__ half p1_shared[4608];
  nvcuda::wmma::fragment<nvcuda::wmma::matrix_a, 16, 16, 16, half, nvcuda::wmma::row_major> p0_shared_wmma_matrix_a[2];
  nvcuda::wmma::fragment<nvcuda::wmma::matrix_b, 16, 16, 16, half, nvcuda::wmma::col_major> p1_shared_wmma_matrix_b[2];
  for (int i_c_outer_init = 0; i_c_outer_init < 2; ++i_c_outer_init) {
    for (int j_c_outer_init = 0; j_c_outer_init < 2; ++j_c_outer_init) {
      nvcuda::wmma::fill_fragment(T_dense_wmma_accumulator[((i_c_outer_init * 2) + j_c_outer_init)], 0.000000e+00f);
    }
  }
  for (int k_outer_outer = 0; k_outer_outer < 5; ++k_outer_outer) {
    __syncthreads();
    for (int ax0_ax1_fused_outer_outer_outer_outer = 0; ax0_ax1_fused_outer_outer_outer_outer < 8; ++ax0_ax1_fused_outer_outer_outer_outer) {
      *(uint2*)(p0_shared + (((((ax0_ax1_fused_outer_outer_outer_outer * 576) + (((int)threadIdx.z) * 288)) + (((int)threadIdx.y) * 144)) + ((((int)threadIdx.x) >> 4) * 72)) + ((((int)threadIdx.x) & 15) * 4))) = *(uint2*)(p0 + (((((((((int)blockIdx.x) * 20480) + (ax0_ax1_fused_outer_outer_outer_outer * 2560)) + (((int)threadIdx.z) * 1280)) + (((int)threadIdx.y) * 640)) + ((((int)threadIdx.x) >> 4) * 320)) + (k_outer_outer * 64)) + ((((int)threadIdx.x) & 15) * 4)));
    }
    for (int ax0_ax1_fused_outer_outer_outer_outer_1 = 0; ax0_ax1_fused_outer_outer_outer_outer_1 < 8; ++ax0_ax1_fused_outer_outer_outer_outer_1) {
      *(uint2*)(p1_shared + (((((ax0_ax1_fused_outer_outer_outer_outer_1 * 576) + (((int)threadIdx.z) * 288)) + (((int)threadIdx.y) * 144)) + ((((int)threadIdx.x) >> 4) * 72)) + ((((int)threadIdx.x) & 15) * 4))) = *(uint2*)(p1 + (((((((((int)blockIdx.y) * 20480) + (ax0_ax1_fused_outer_outer_outer_outer_1 * 2560)) + (((int)threadIdx.z) * 1280)) + (((int)threadIdx.y) * 640)) + ((((int)threadIdx.x) >> 4) * 320)) + (k_outer_outer * 64)) + ((((int)threadIdx.x) & 15) * 4)));
    }
    __syncthreads();
    for (int k_outer_inner = 0; k_outer_inner < 4; ++k_outer_inner) {
      for (int ax0_outer = 0; ax0_outer < 2; ++ax0_outer) {
        nvcuda::wmma::load_matrix_sync(p0_shared_wmma_matrix_a[ax0_outer], (&(p0_shared[(((((int)threadIdx.y) * 2304) + (ax0_outer * 1152)) + (k_outer_inner * 16))])), 72);
      }
      for (int ax0_outer_1 = 0; ax0_outer_1 < 2; ++ax0_outer_1) {
        nvcuda::wmma::load_matrix_sync(p1_shared_wmma_matrix_b[ax0_outer_1], (&(p1_shared[(((((int)threadIdx.z) * 2304) + (ax0_outer_1 * 1152)) + (k_outer_inner * 16))])), 72);
      }
      for (int i_c_outer = 0; i_c_outer < 2; ++i_c_outer) {
        for (int j_c_outer = 0; j_c_outer < 2; ++j_c_outer) {
          nvcuda::wmma::mma_sync(T_dense_wmma_accumulator[((i_c_outer * 2) + j_c_outer)], p0_shared_wmma_matrix_a[i_c_outer], p1_shared_wmma_matrix_b[j_c_outer], T_dense_wmma_accumulator[((i_c_outer * 2) + j_c_outer)]);
        }
      }
    }
  }
  __syncthreads();
  for (int ax0_outer_inner = 0; ax0_outer_inner < 2; ++ax0_outer_inner) {
    for (int ax1_outer_inner = 0; ax1_outer_inner < 2; ++ax1_outer_inner) {
      nvcuda::wmma::store_matrix_sync((&(p0_shared[((((((int)threadIdx.y) * 2304) + (ax0_outer_inner * 1152)) + (((int)threadIdx.z) * 32)) + (ax1_outer_inner * 16))])), T_dense_wmma_accumulator[((ax0_outer_inner * 2) + ax1_outer_inner)], 72, nvcuda::wmma::mem_row_major);
    }
  }
  __syncthreads();
  for (int i_inner_j_inner_fused_outer_outer_outer_outer = 0; i_inner_j_inner_fused_outer_outer_outer_outer < 8; ++i_inner_j_inner_fused_outer_outer_outer_outer) {
    *(uint2*)(T_dense + (((((((((int)blockIdx.x) * 65536) + (i_inner_j_inner_fused_outer_outer_outer_outer * 8192)) + (((int)threadIdx.z) * 4096)) + (((int)threadIdx.y) * 2048)) + ((((int)threadIdx.x) >> 4) * 1024)) + (((int)blockIdx.y) * 64)) + ((((int)threadIdx.x) & 15) * 4))) = *(uint2*)(p0_shared + (((((i_inner_j_inner_fused_outer_outer_outer_outer * 576) + (((int)threadIdx.z) * 288)) + (((int)threadIdx.y) * 144)) + ((((int)threadIdx.x) >> 4) * 72)) + ((((int)threadIdx.x) & 15) * 4)));
  }
}

extern "C" __global__ void __launch_bounds__(1024) tvmgen_default_fused_transpose_strided_slice_multiply_add_kernel0(half* __restrict__ T_add, half* __restrict__ p0, half* __restrict__ p1, half* __restrict__ p2) {
  uint1 __1;
    uint1 __2;
      int2 __3 = make_int2((((((((int)threadIdx.x) & 31) * 2048) + (((int)blockIdx.x) * 32)) + (((int)threadIdx.x) >> 5)))+(1024*0), (((((((int)threadIdx.x) & 31) * 2048) + (((int)blockIdx.x) * 32)) + (((int)threadIdx.x) >> 5)))+(1024*1));
      uint1 __4 = make_uint1(__pack_half2(p0[__3.x],p0[__3.y]));
      uint1 __5 = make_uint1(__pack_half2(p1[((((int)blockIdx.x) * 32) + (((int)threadIdx.x) >> 5))], p1[((((int)blockIdx.x) * 32) + (((int)threadIdx.x) >> 5))]));
      ((half2*)(&(__2.x)))->x = (((half2*)(&(__4.x)))->x*((half2*)(&(__5.x)))->x);
      ((half2*)(&(__2.x)))->y = (((half2*)(&(__4.x)))->y*((half2*)(&(__5.x)))->y);
    uint1 __6 = *(uint1*)(p2 + ((((int)threadIdx.x) & 31) * 2));
    ((half2*)(&(__1.x)))->x = (((half2*)(&(__2.x)))->x+((half2*)(&(__6.x)))->x);
    ((half2*)(&(__1.x)))->y = (((half2*)(&(__2.x)))->y+((half2*)(&(__6.x)))->y);
  *(uint1*)(T_add + ((((int)blockIdx.x) * 2048) + (((int)threadIdx.x) * 2))) = __1;
}

extern "C" __global__ void __launch_bounds__(128) tvmgen_default_fused_nn_dense_kernel0(half* __restrict__ p0, half* __restrict__ p1, half* __restrict__ T_dense) {
  nvcuda::wmma::fragment<nvcuda::wmma::accumulator, 16, 16, 16, half> T_dense_wmma_accumulator[4];
  __shared__ half p0_shared[4608];
  __shared__ half p1_shared[4608];
  nvcuda::wmma::fragment<nvcuda::wmma::matrix_a, 16, 16, 16, half, nvcuda::wmma::row_major> p0_shared_wmma_matrix_a[2];
  nvcuda::wmma::fragment<nvcuda::wmma::matrix_b, 16, 16, 16, half, nvcuda::wmma::col_major> p1_shared_wmma_matrix_b[2];
  for (int i_c_outer_init = 0; i_c_outer_init < 2; ++i_c_outer_init) {
    for (int j_c_outer_init = 0; j_c_outer_init < 2; ++j_c_outer_init) {
      nvcuda::wmma::fill_fragment(T_dense_wmma_accumulator[((i_c_outer_init * 2) + j_c_outer_init)], 0.000000e+00f);
    }
  }
  for (int ax0_ax1_fused_outer_outer_outer_outer = 0; ax0_ax1_fused_outer_outer_outer_outer < 8; ++ax0_ax1_fused_outer_outer_outer_outer) {
    *(uint2*)(p0_shared + (((((ax0_ax1_fused_outer_outer_outer_outer * 576) + (((int)threadIdx.z) * 288)) + (((int)threadIdx.y) * 144)) + ((((int)threadIdx.x) >> 4) * 72)) + ((((int)threadIdx.x) & 15) * 4))) = *(uint2*)(p0 + ((((ax0_ax1_fused_outer_outer_outer_outer * 512) + (((int)threadIdx.z) * 256)) + (((int)threadIdx.y) * 128)) + (((int)threadIdx.x) * 4)));
  }
  for (int ax0_ax1_fused_outer_outer_outer_outer_1 = 0; ax0_ax1_fused_outer_outer_outer_outer_1 < 8; ++ax0_ax1_fused_outer_outer_outer_outer_1) {
    *(uint2*)(p1_shared + (((((ax0_ax1_fused_outer_outer_outer_outer_1 * 576) + (((int)threadIdx.z) * 288)) + (((int)threadIdx.y) * 144)) + ((((int)threadIdx.x) >> 4) * 72)) + ((((int)threadIdx.x) & 15) * 4))) = *(uint2*)(p1 + (((((((int)blockIdx.y) * 4096) + (ax0_ax1_fused_outer_outer_outer_outer_1 * 512)) + (((int)threadIdx.z) * 256)) + (((int)threadIdx.y) * 128)) + (((int)threadIdx.x) * 4)));
  }
  __syncthreads();
  for (int k_outer_inner = 0; k_outer_inner < 4; ++k_outer_inner) {
    for (int ax0_outer = 0; ax0_outer < 2; ++ax0_outer) {
      nvcuda::wmma::load_matrix_sync(p0_shared_wmma_matrix_a[ax0_outer], (&(p0_shared[(((((int)threadIdx.y) * 2304) + (ax0_outer * 1152)) + (k_outer_inner * 16))])), 72);
    }
    for (int ax0_outer_1 = 0; ax0_outer_1 < 2; ++ax0_outer_1) {
      nvcuda::wmma::load_matrix_sync(p1_shared_wmma_matrix_b[ax0_outer_1], (&(p1_shared[(((((int)threadIdx.z) * 2304) + (ax0_outer_1 * 1152)) + (k_outer_inner * 16))])), 72);
    }
    for (int i_c_outer = 0; i_c_outer < 2; ++i_c_outer) {
      for (int j_c_outer = 0; j_c_outer < 2; ++j_c_outer) {
        nvcuda::wmma::mma_sync(T_dense_wmma_accumulator[((i_c_outer * 2) + j_c_outer)], p0_shared_wmma_matrix_a[i_c_outer], p1_shared_wmma_matrix_b[j_c_outer], T_dense_wmma_accumulator[((i_c_outer * 2) + j_c_outer)]);
      }
    }
  }
  __syncthreads();
  for (int ax0_outer_inner = 0; ax0_outer_inner < 2; ++ax0_outer_inner) {
    for (int ax1_outer_inner = 0; ax1_outer_inner < 2; ++ax1_outer_inner) {
      nvcuda::wmma::store_matrix_sync((&(p0_shared[((((((int)threadIdx.y) * 2304) + (ax0_outer_inner * 1152)) + (((int)threadIdx.z) * 32)) + (ax1_outer_inner * 16))])), T_dense_wmma_accumulator[((ax0_outer_inner * 2) + ax1_outer_inner)], 72, nvcuda::wmma::mem_row_major);
    }
  }
  __syncthreads();
  for (int i_inner_j_inner_fused_outer_outer_outer_outer = 0; i_inner_j_inner_fused_outer_outer_outer_outer < 8; ++i_inner_j_inner_fused_outer_outer_outer_outer) {
    *(uint2*)(T_dense + ((((((i_inner_j_inner_fused_outer_outer_outer_outer * 8192) + (((int)threadIdx.z) * 4096)) + (((int)threadIdx.y) * 2048)) + ((((int)threadIdx.x) >> 4) * 1024)) + (((int)blockIdx.y) * 64)) + ((((int)threadIdx.x) & 15) * 4))) = *(uint2*)(p0_shared + (((((i_inner_j_inner_fused_outer_outer_outer_outer * 576) + (((int)threadIdx.z) * 288)) + (((int)threadIdx.y) * 144)) + ((((int)threadIdx.x) >> 4) * 72)) + ((((int)threadIdx.x) & 15) * 4)));
  }
}

extern "C" __global__ void __launch_bounds__(1024) tvmgen_default_fused_transpose_nn_pad_kernel0(half* __restrict__ T_pad, half* __restrict__ p0, half* __restrict__ p1) {
  for (int ax0_ax1_fused_inner_s = 0; ax0_ax1_fused_inner_s < 2; ++ax0_ax1_fused_inner_s) {
    T_pad[(((((int)blockIdx.x) * 2048) + (((int)threadIdx.x) * 2)) + ax0_ax1_fused_inner_s)] = (((((((int)blockIdx.x) * 2) + (((int)threadIdx.x) >> 5)) % 5) < 1) ? p0[((((((((int)blockIdx.x) * 2048) + (((int)threadIdx.x) * 2)) + ax0_ax1_fused_inner_s) % 320) * 1024) + (((((int)blockIdx.x) * 32) + (((int)threadIdx.x) >> 5)) / 5))] : p1[0]);
  }
}

extern "C" __global__ void __launch_bounds__(1024) tvmgen_default_fused_multiply_kernel0(half* __restrict__ T_multiply, half* __restrict__ p0, half* __restrict__ p1) {
  uint1 __1;
    uint1 __2 = *(uint1*)(p0 + ((((int)blockIdx.x) * 2048) + (((int)threadIdx.x) * 2)));
    uint1 __3 = make_uint1(__pack_half2(p1[((((int)blockIdx.x) * 32) + (((int)threadIdx.x) >> 5))], p1[((((int)blockIdx.x) * 32) + (((int)threadIdx.x) >> 5))]));
    ((half2*)(&(__1.x)))->x = (((half2*)(&(__2.x)))->x*((half2*)(&(__3.x)))->x);
    ((half2*)(&(__1.x)))->y = (((half2*)(&(__2.x)))->y*((half2*)(&(__3.x)))->y);
  *(uint1*)(T_multiply + ((((int)blockIdx.x) * 2048) + (((int)threadIdx.x) * 2))) = __1;
}



(Total length: 23739 characters)

--------------------------------------------------------------------------------
4. Tensor Core Usage Check
--------------------------------------------------------------------------------
  Device:                    cuda
  Target:                    cuda -arch=sm_86
  CUDA kernel found:         True
  wmma intrinsics found:     True
  mma.sync intrinsics found: False
  mma intrinsics found:      True
  tensorcore tag found:      False

   CONFIRMED: Tensor Core intrinsics are present in generated code!
   Tensor Core is being used (no fallback to CUDA Core)
