vendor_name = ModelSim
source_file = 1, D:/altera/cpu_tb/regr.v
source_file = 1, D:/altera/cpu_tb/regm.v
source_file = 1, D:/altera/cpu_tb/rc_adder.v
source_file = 1, D:/altera/cpu_tb/im_slow.v
source_file = 1, D:/altera/cpu_tb/im_cached.v
source_file = 1, D:/altera/cpu_tb/im.v
source_file = 1, D:/altera/cpu_tb/half_adder.v
source_file = 1, D:/altera/cpu_tb/full_adder.v
source_file = 1, D:/altera/cpu_tb/dm.v
source_file = 1, D:/altera/cpu_tb/control.v
source_file = 1, D:/altera/cpu_tb/cla_full_adder.v
source_file = 1, D:/altera/cpu_tb/cla_adder_4bit.v
source_file = 1, D:/altera/cpu_tb/alu_control.v
source_file = 1, D:/altera/cpu_tb/alu.v
source_file = 1, D:/altera/cpu_tb/cpu_tb.v
source_file = 1, D:/altera/cpu_tb/db/cpu_tb.cbx.xml
source_file = 1, D:/altera/cpu_tb/cpu_tb.sdc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/altera/cpu_tb/db/altsyncram_ogb1.tdf
source_file = 1, D:/altera/cpu_tb/db/altsyncram_esg1.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, D:/altera/cpu_tb/db/mult_j8t.tdf
design_name = cpu_tb
instance = comp, \out1[0]~output , out1[0]~output, cpu_tb, 1
instance = comp, \out1[1]~output , out1[1]~output, cpu_tb, 1
instance = comp, \out1[2]~output , out1[2]~output, cpu_tb, 1
instance = comp, \out1[3]~output , out1[3]~output, cpu_tb, 1
instance = comp, \out1[4]~output , out1[4]~output, cpu_tb, 1
instance = comp, \out1[5]~output , out1[5]~output, cpu_tb, 1
instance = comp, \out1[6]~output , out1[6]~output, cpu_tb, 1
instance = comp, \out1[7]~output , out1[7]~output, cpu_tb, 1
instance = comp, \out1[8]~output , out1[8]~output, cpu_tb, 1
instance = comp, \out1[9]~output , out1[9]~output, cpu_tb, 1
instance = comp, \out1[10]~output , out1[10]~output, cpu_tb, 1
instance = comp, \out1[11]~output , out1[11]~output, cpu_tb, 1
instance = comp, \out1[12]~output , out1[12]~output, cpu_tb, 1
instance = comp, \out1[13]~output , out1[13]~output, cpu_tb, 1
instance = comp, \out1[14]~output , out1[14]~output, cpu_tb, 1
instance = comp, \out1[15]~output , out1[15]~output, cpu_tb, 1
instance = comp, \clk~input , clk~input, cpu_tb, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, cpu_tb, 1
instance = comp, \mips1|pc[2]~8 , mips1|pc[2]~8, cpu_tb, 1
instance = comp, \mips1|pc[2] , mips1|pc[2], cpu_tb, 1
instance = comp, \mips1|pc[3]~10 , mips1|pc[3]~10, cpu_tb, 1
instance = comp, \mips1|pc[3] , mips1|pc[3], cpu_tb, 1
instance = comp, \mips1|pc[4]~12 , mips1|pc[4]~12, cpu_tb, 1
instance = comp, \mips1|pc[4] , mips1|pc[4], cpu_tb, 1
instance = comp, \mips1|pc[5]~14 , mips1|pc[5]~14, cpu_tb, 1
instance = comp, \mips1|pc[5] , mips1|pc[5], cpu_tb, 1
instance = comp, \mips1|pc[6]~16 , mips1|pc[6]~16, cpu_tb, 1
instance = comp, \mips1|pc[6] , mips1|pc[6], cpu_tb, 1
instance = comp, \mips1|im1|mem~7 , mips1|im1|mem~7, cpu_tb, 1
instance = comp, \mips1|pc[7]~18 , mips1|pc[7]~18, cpu_tb, 1
instance = comp, \mips1|pc[7] , mips1|pc[7], cpu_tb, 1
instance = comp, \mips1|pc[8]~20 , mips1|pc[8]~20, cpu_tb, 1
instance = comp, \mips1|pc[8] , mips1|pc[8], cpu_tb, 1
instance = comp, \mips1|pc[9]~22 , mips1|pc[9]~22, cpu_tb, 1
instance = comp, \mips1|pc[9] , mips1|pc[9], cpu_tb, 1
instance = comp, \mips1|im1|mem~8 , mips1|im1|mem~8, cpu_tb, 1
instance = comp, \mips1|regr_im_s2|out[29] , mips1|regr_im_s2|out[29], cpu_tb, 1
instance = comp, \mips1|reg_s2_control|out[0] , mips1|reg_s2_control|out[0], cpu_tb, 1
instance = comp, \mips1|im1|mem~0 , mips1|im1|mem~0, cpu_tb, 1
instance = comp, \mips1|im1|mem~13 , mips1|im1|mem~13, cpu_tb, 1
instance = comp, \mips1|regr_im_s2|out[2] , mips1|regr_im_s2|out[2], cpu_tb, 1
instance = comp, \mips1|reg_s2_seimm|out[2] , mips1|reg_s2_seimm|out[2], cpu_tb, 1
instance = comp, \mips1|im1|mem~9 , mips1|im1|mem~9, cpu_tb, 1
instance = comp, \mips1|im1|mem~10 , mips1|im1|mem~10, cpu_tb, 1
instance = comp, \mips1|regr_im_s2|out[0] , mips1|regr_im_s2|out[0], cpu_tb, 1
instance = comp, \mips1|reg_s2_seimm|out[0] , mips1|reg_s2_seimm|out[0], cpu_tb, 1
instance = comp, \mips1|alu1|Mux31~18 , mips1|alu1|Mux31~18, cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[31] , mips1|reg_alurslt_s4|out[31], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[12]~feeder , mips1|regm1|mem_rtl_0_bypass[12]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[12] , mips1|regm1|mem_rtl_0_bypass[12], cpu_tb, 1
instance = comp, \mips1|im1|mem~1 , mips1|im1|mem~1, cpu_tb, 1
instance = comp, \mips1|regr_im_s2|out[21] , mips1|regr_im_s2|out[21], cpu_tb, 1
instance = comp, \mips1|regr_s2_rs|out[5] , mips1|regr_s2_rs|out[5], cpu_tb, 1
instance = comp, \mips1|im1|mem~3 , mips1|im1|mem~3, cpu_tb, 1
instance = comp, \mips1|im1|mem~4 , mips1|im1|mem~4, cpu_tb, 1
instance = comp, \mips1|regr_im_s2|out[16] , mips1|regr_im_s2|out[16], cpu_tb, 1
instance = comp, \mips1|reg_s2_rt_rd|out[5] , mips1|reg_s2_rt_rd|out[5], cpu_tb, 1
instance = comp, \mips1|wrreg[0]~1 , mips1|wrreg[0]~1, cpu_tb, 1
instance = comp, \mips1|reg_wrreg|out[0] , mips1|reg_wrreg|out[0], cpu_tb, 1
instance = comp, \mips1|reg_wrreg_s4|out[0] , mips1|reg_wrreg_s4|out[0], cpu_tb, 1
instance = comp, \mips1|im1|mem~2 , mips1|im1|mem~2, cpu_tb, 1
instance = comp, \mips1|regr_im_s2|out[17] , mips1|regr_im_s2|out[17], cpu_tb, 1
instance = comp, \mips1|reg_s2_rt_rd|out[6] , mips1|reg_s2_rt_rd|out[6], cpu_tb, 1
instance = comp, \mips1|wrreg[1]~2 , mips1|wrreg[1]~2, cpu_tb, 1
instance = comp, \mips1|reg_wrreg|out[1] , mips1|reg_wrreg|out[1], cpu_tb, 1
instance = comp, \mips1|reg_wrreg_s4|out[1] , mips1|reg_wrreg_s4|out[1], cpu_tb, 1
instance = comp, \mips1|im1|mem~5 , mips1|im1|mem~5, cpu_tb, 1
instance = comp, \mips1|im1|mem~6 , mips1|im1|mem~6, cpu_tb, 1
instance = comp, \mips1|regr_im_s2|out[19] , mips1|regr_im_s2|out[19], cpu_tb, 1
instance = comp, \mips1|reg_s2_rt_rd|out[8] , mips1|reg_s2_rt_rd|out[8], cpu_tb, 1
instance = comp, \mips1|wrreg[3]~0 , mips1|wrreg[3]~0, cpu_tb, 1
instance = comp, \mips1|reg_wrreg|out[3] , mips1|reg_wrreg|out[3], cpu_tb, 1
instance = comp, \mips1|reg_wrreg_s4|out[3] , mips1|reg_wrreg_s4|out[3], cpu_tb, 1
instance = comp, \mips1|regm1|Equal6~0 , mips1|regm1|Equal6~0, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[0]~0 , mips1|regm1|mem_rtl_0_bypass[0]~0, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[0] , mips1|regm1|mem_rtl_0_bypass[0], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[8] , mips1|regm1|mem_rtl_0_bypass[8], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[7] , mips1|regm1|mem_rtl_0_bypass[7], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[3] , mips1|regm1|mem_rtl_0_bypass[3], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[2] , mips1|regm1|mem_rtl_0_bypass[2], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[1] , mips1|regm1|mem_rtl_0_bypass[1], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[4] , mips1|regm1|mem_rtl_0_bypass[4], cpu_tb, 1
instance = comp, \mips1|regm1|Mux63~0 , mips1|regm1|Mux63~0, cpu_tb, 1
instance = comp, \mips1|regm1|Mux63~1 , mips1|regm1|Mux63~1, cpu_tb, 1
instance = comp, \~GND , ~GND, cpu_tb, 1
instance = comp, \mips1|im1|mem~11 , mips1|im1|mem~11, cpu_tb, 1
instance = comp, \mips1|im1|mem~12 , mips1|im1|mem~12, cpu_tb, 1
instance = comp, \mips1|regr_im_s2|out[1] , mips1|regr_im_s2|out[1], cpu_tb, 1
instance = comp, \mips1|reg_s2_seimm|out[1] , mips1|reg_s2_seimm|out[1], cpu_tb, 1
instance = comp, \mips1|alu_ctl1|Mux0~0 , mips1|alu_ctl1|Mux0~0, cpu_tb, 1
instance = comp, \mips1|Equal0~0 , mips1|Equal0~0, cpu_tb, 1
instance = comp, \mips1|alu_ctl1|aluctl[3]~2 , mips1|alu_ctl1|aluctl[3]~2, cpu_tb, 1
instance = comp, \mips1|Equal2~0 , mips1|Equal2~0, cpu_tb, 1
instance = comp, \mips1|Equal2~1 , mips1|Equal2~1, cpu_tb, 1
instance = comp, \mips1|alu_ctl1|aluctl[1]~1 , mips1|alu_ctl1|aluctl[1]~1, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[2] , mips1|regm1|mem_rtl_2_bypass[2], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[7]~feeder , mips1|regm1|mem_rtl_2_bypass[7]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[7] , mips1|regm1|mem_rtl_2_bypass[7], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[8] , mips1|regm1|mem_rtl_2_bypass[8], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[1] , mips1|regm1|mem_rtl_2_bypass[1], cpu_tb, 1
instance = comp, \mips1|regm1|Mux95~0 , mips1|regm1|Mux95~0, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[3] , mips1|regm1|mem_rtl_2_bypass[3], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[0]~0 , mips1|regm1|mem_rtl_2_bypass[0]~0, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[0] , mips1|regm1|mem_rtl_2_bypass[0], cpu_tb, 1
instance = comp, \mips1|regm1|Mux95~1 , mips1|regm1|Mux95~1, cpu_tb, 1
instance = comp, \mips1|alu_ctl1|aluctl[0]~0 , mips1|alu_ctl1|aluctl[0]~0, cpu_tb, 1
instance = comp, \mips1|Equal1~0 , mips1|Equal1~0, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[1] , mips1|regm1|mem_rtl_1_bypass[1], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[2]~feeder , mips1|regm1|mem_rtl_1_bypass[2]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[2] , mips1|regm1|mem_rtl_1_bypass[2], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[4] , mips1|regm1|mem_rtl_1_bypass[4], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[3] , mips1|regm1|mem_rtl_1_bypass[3], cpu_tb, 1
instance = comp, \mips1|regm1|Mux31~0 , mips1|regm1|Mux31~0, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[0]~0 , mips1|regm1|mem_rtl_1_bypass[0]~0, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[0] , mips1|regm1|mem_rtl_1_bypass[0], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[7] , mips1|regm1|mem_rtl_1_bypass[7], cpu_tb, 1
instance = comp, \mips1|regm1|Mux31~1 , mips1|regm1|Mux31~1, cpu_tb, 1
instance = comp, \mips1|Equal4~0 , mips1|Equal4~0, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[6]~0 , mips1|alusrc_data3[6]~0, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[19]~feeder , mips1|regm1|mem_rtl_1_bypass[19]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[19] , mips1|regm1|mem_rtl_1_bypass[19], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[20]~feeder , mips1|regm1|mem_rtl_1_bypass[20]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[20] , mips1|regm1|mem_rtl_1_bypass[20], cpu_tb, 1
instance = comp, \mips1|alu1|Mux28~1 , mips1|alu1|Mux28~1, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[21]~feeder , mips1|regm1|mem_rtl_2_bypass[21]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[21] , mips1|regm1|mem_rtl_2_bypass[21], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[22]~feeder , mips1|regm1|mem_rtl_0_bypass[22]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[22] , mips1|regm1|mem_rtl_0_bypass[22], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[24]~feeder , mips1|regm1|mem_rtl_1_bypass[24]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[24] , mips1|regm1|mem_rtl_1_bypass[24], cpu_tb, 1
instance = comp, \mips1|alu1|Mux12~4 , mips1|alu1|Mux12~4, cpu_tb, 1
instance = comp, \mips1|Equal3~0 , mips1|Equal3~0, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[0]~3 , mips1|alusrc_data2[0]~3, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[0]~4 , mips1|alusrc_data2[0]~4, cpu_tb, 1
instance = comp, \mips1|Equal3~1 , mips1|Equal3~1, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[0]~17 , mips1|alusrc_data2[0]~17, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[0]~19 , mips1|alusrc_data2[0]~19, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[27]~feeder , mips1|regm1|mem_rtl_0_bypass[27]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[27] , mips1|regm1|mem_rtl_0_bypass[27], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[28]~feeder , mips1|regm1|mem_rtl_1_bypass[28]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[28] , mips1|regm1|mem_rtl_1_bypass[28], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[29]~feeder , mips1|regm1|mem_rtl_0_bypass[29]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[29] , mips1|regm1|mem_rtl_0_bypass[29], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[30]~feeder , mips1|regm1|mem_rtl_1_bypass[30]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[30] , mips1|regm1|mem_rtl_1_bypass[30], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[14]~38 , mips1|alusrc_data2[14]~38, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[31]~feeder , mips1|regm1|mem_rtl_0_bypass[31]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[31] , mips1|regm1|mem_rtl_0_bypass[31], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[32]~feeder , mips1|regm1|mem_rtl_0_bypass[32]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[32] , mips1|regm1|mem_rtl_0_bypass[32], cpu_tb, 1
instance = comp, \mips1|alu1|Mux28~0 , mips1|alu1|Mux28~0, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[34]~feeder , mips1|regm1|mem_rtl_1_bypass[34]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[34] , mips1|regm1|mem_rtl_1_bypass[34], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[36]~feeder , mips1|regm1|mem_rtl_1_bypass[36]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[36] , mips1|regm1|mem_rtl_1_bypass[36], cpu_tb, 1
instance = comp, \mips1|alusrc_data3[6]~1 , mips1|alusrc_data3[6]~1, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[37]~feeder , mips1|regm1|mem_rtl_2_bypass[37]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[37] , mips1|regm1|mem_rtl_2_bypass[37], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[38]~feeder , mips1|regm1|mem_rtl_0_bypass[38]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[38] , mips1|regm1|mem_rtl_0_bypass[38], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[41]~feeder , mips1|regm1|mem_rtl_1_bypass[41]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[41] , mips1|regm1|mem_rtl_1_bypass[41], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[42]~feeder , mips1|regm1|mem_rtl_1_bypass[42]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[42] , mips1|regm1|mem_rtl_1_bypass[42], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0 , mips1|regm1|mem_rtl_1|auto_generated|ram_block1a0, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[65]~47 , mips1|reg_s2_mem|out[65]~47, cpu_tb, 1
instance = comp, \mips1|regm1|Equal1~0 , mips1|regm1|Equal1~0, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[65] , mips1|reg_s2_mem|out[65], cpu_tb, 1
instance = comp, \mips1|Selector30~0 , mips1|Selector30~0, cpu_tb, 1
instance = comp, \mips1|Selector30~1 , mips1|Selector30~1, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[6]~2 , mips1|alusrc_data3[6]~2, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[42]~feeder , mips1|regm1|mem_rtl_2_bypass[42]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[42] , mips1|regm1|mem_rtl_2_bypass[42], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0 , mips1|regm1|mem_rtl_2|auto_generated|ram_block1a0, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[1]~50 , mips1|reg_s2_mem|out[1]~50, cpu_tb, 1
instance = comp, \mips1|regm1|Equal5~0 , mips1|regm1|Equal5~0, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[1] , mips1|reg_s2_mem|out[1], cpu_tb, 1
instance = comp, \mips1|alusrc_data3[1]~5 , mips1|alusrc_data3[1]~5, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[1]~6 , mips1|alusrc_data3[1]~6, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[42]~feeder , mips1|regm1|mem_rtl_0_bypass[42]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[42] , mips1|regm1|mem_rtl_0_bypass[42], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0 , mips1|regm1|mem_rtl_0|auto_generated|ram_block1a0, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[33]~22 , mips1|reg_s2_mem|out[33]~22, cpu_tb, 1
instance = comp, \mips1|regm1|Equal2~0 , mips1|regm1|Equal2~0, cpu_tb, 1
instance = comp, \mips1|regm1|Equal3~0 , mips1|regm1|Equal3~0, cpu_tb, 1
instance = comp, \mips1|regm1|Equal3~1 , mips1|regm1|Equal3~1, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[33] , mips1|reg_s2_mem|out[33], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[1]~66 , mips1|alusrc_data2[1]~66, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[1]~65 , mips1|alusrc_data2[1]~65, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[1]~67 , mips1|alusrc_data2[1]~67, cpu_tb, 1
instance = comp, \mips1|alu1|Mux30~4 , mips1|alu1|Mux30~4, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[0]~0 , mips1|alusrc_data2[0]~0, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[0]~1 , mips1|alusrc_data2[0]~1, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[0]~2 , mips1|alusrc_data2[0]~2, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[11]~feeder , mips1|regm1|mem_rtl_0_bypass[11]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[11] , mips1|regm1|mem_rtl_0_bypass[11], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[32]~21 , mips1|reg_s2_mem|out[32]~21, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[32] , mips1|reg_s2_mem|out[32], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[0]~5 , mips1|alusrc_data2[0]~5, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[11]~feeder , mips1|regm1|mem_rtl_1_bypass[11]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[11] , mips1|regm1|mem_rtl_1_bypass[11], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[64]~46 , mips1|reg_s2_mem|out[64]~46, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[64] , mips1|reg_s2_mem|out[64], cpu_tb, 1
instance = comp, \mips1|Selector31~0 , mips1|Selector31~0, cpu_tb, 1
instance = comp, \mips1|Selector31~1 , mips1|Selector31~1, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[0]~0 , mips1|alu1|add_ab[0]~0, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[1]~2 , mips1|alu1|add_ab[1]~2, cpu_tb, 1
instance = comp, \mips1|alu1|Mux30~5 , mips1|alu1|Mux30~5, cpu_tb, 1
instance = comp, \mips1|alu1|Mux30~2 , mips1|alu1|Mux30~2, cpu_tb, 1
instance = comp, \mips1|alu1|Mux29~0 , mips1|alu1|Mux29~0, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[0]~0 , mips1|alu1|sub_ab[0]~0, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[1]~2 , mips1|alu1|sub_ab[1]~2, cpu_tb, 1
instance = comp, \mips1|alu1|Mux30~0 , mips1|alu1|Mux30~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux30~1 , mips1|alu1|Mux30~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux30~3 , mips1|alu1|Mux30~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux30~6 , mips1|alu1|Mux30~6, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[1] , mips1|reg_alurslt|out[1], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[1] , mips1|reg_alurslt_s4|out[1], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[66]~2 , mips1|reg_s2_mem|out[66]~2, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[66] , mips1|reg_s2_mem|out[66], cpu_tb, 1
instance = comp, \mips1|Selector29~0 , mips1|Selector29~0, cpu_tb, 1
instance = comp, \mips1|Selector29~1 , mips1|Selector29~1, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[41]~feeder , mips1|regm1|mem_rtl_2_bypass[41]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[41] , mips1|regm1|mem_rtl_2_bypass[41], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[2]~0 , mips1|reg_s2_mem|out[2]~0, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[2] , mips1|reg_s2_mem|out[2], cpu_tb, 1
instance = comp, \mips1|alusrc_data3[2]~7 , mips1|alusrc_data3[2]~7, cpu_tb, 1
instance = comp, \mips1|alu1|Mux29~2 , mips1|alu1|Mux29~2, cpu_tb, 1
instance = comp, \mips1|alu1|Mux29~3 , mips1|alu1|Mux29~3, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[2]~63 , mips1|alusrc_data2[2]~63, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[41]~feeder , mips1|regm1|mem_rtl_0_bypass[41]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[41] , mips1|regm1|mem_rtl_0_bypass[41], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[34]~1 , mips1|reg_s2_mem|out[34]~1, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[34] , mips1|reg_s2_mem|out[34], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[2]~62 , mips1|alusrc_data2[2]~62, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[2]~64 , mips1|alusrc_data2[2]~64, cpu_tb, 1
instance = comp, \mips1|alu1|Mux29~4 , mips1|alu1|Mux29~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mux29~6 , mips1|alu1|Mux29~6, cpu_tb, 1
instance = comp, \mips1|alu1|Mux29~5 , mips1|alu1|Mux29~5, cpu_tb, 1
instance = comp, \mips1|alu1|Mux29~7 , mips1|alu1|Mux29~7, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[2]~4 , mips1|alu1|sub_ab[2]~4, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[2]~4 , mips1|alu1|add_ab[2]~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mux29~1 , mips1|alu1|Mux29~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux29~8 , mips1|alu1|Mux29~8, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[2] , mips1|reg_alurslt|out[2], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[2] , mips1|reg_alurslt_s4|out[2], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[40]~feeder , mips1|regm1|mem_rtl_0_bypass[40]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[40] , mips1|regm1|mem_rtl_0_bypass[40], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[35]~4 , mips1|reg_s2_mem|out[35]~4, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[35] , mips1|reg_s2_mem|out[35], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[3]~60 , mips1|alusrc_data2[3]~60, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[3]~61 , mips1|alusrc_data2[3]~61, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[40]~feeder , mips1|regm1|mem_rtl_1_bypass[40]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[40] , mips1|regm1|mem_rtl_1_bypass[40], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[67]~5 , mips1|reg_s2_mem|out[67]~5, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[67] , mips1|reg_s2_mem|out[67], cpu_tb, 1
instance = comp, \mips1|Selector28~0 , mips1|Selector28~0, cpu_tb, 1
instance = comp, \mips1|Selector28~1 , mips1|Selector28~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux28~3 , mips1|alu1|Mux28~3, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[40]~feeder , mips1|regm1|mem_rtl_2_bypass[40]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[40] , mips1|regm1|mem_rtl_2_bypass[40], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[3]~3 , mips1|reg_s2_mem|out[3]~3, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[3] , mips1|reg_s2_mem|out[3], cpu_tb, 1
instance = comp, \mips1|alu1|out~5 , mips1|alu1|out~5, cpu_tb, 1
instance = comp, \mips1|WideNor1 , mips1|WideNor1, cpu_tb, 1
instance = comp, \mips1|alu1|out~6 , mips1|alu1|out~6, cpu_tb, 1
instance = comp, \mips1|alu1|out~7 , mips1|alu1|out~7, cpu_tb, 1
instance = comp, \mips1|alu1|out~8 , mips1|alu1|out~8, cpu_tb, 1
instance = comp, \mips1|alu1|Mux28~2 , mips1|alu1|Mux28~2, cpu_tb, 1
instance = comp, \mips1|alu1|Mux28~4 , mips1|alu1|Mux28~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mux28~7 , mips1|alu1|Mux28~7, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[3]~6 , mips1|alu1|sub_ab[3]~6, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[3]~6 , mips1|alu1|add_ab[3]~6, cpu_tb, 1
instance = comp, \mips1|alu1|Mux28~5 , mips1|alu1|Mux28~5, cpu_tb, 1
instance = comp, \mips1|alu1|Mux31~5 , mips1|alu1|Mux31~5, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[3]~8 , mips1|alusrc_data3[3]~8, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[3]~9 , mips1|alusrc_data3[3]~9, cpu_tb, 1
instance = comp, \mips1|alu1|Mux28~6 , mips1|alu1|Mux28~6, cpu_tb, 1
instance = comp, \mips1|alu1|Mux28~8 , mips1|alu1|Mux28~8, cpu_tb, 1
instance = comp, \mips1|alu1|Mux28~9 , mips1|alu1|Mux28~9, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[3] , mips1|reg_alurslt|out[3], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[3] , mips1|reg_alurslt_s4|out[3], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[39]~feeder , mips1|regm1|mem_rtl_0_bypass[39]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[39] , mips1|regm1|mem_rtl_0_bypass[39], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[36]~7 , mips1|reg_s2_mem|out[36]~7, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[36] , mips1|reg_s2_mem|out[36], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[4]~58 , mips1|alusrc_data2[4]~58, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[4]~59 , mips1|alusrc_data2[4]~59, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[39]~feeder , mips1|regm1|mem_rtl_1_bypass[39]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[39] , mips1|regm1|mem_rtl_1_bypass[39], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[68]~8 , mips1|reg_s2_mem|out[68]~8, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[68] , mips1|reg_s2_mem|out[68], cpu_tb, 1
instance = comp, \mips1|Selector27~0 , mips1|Selector27~0, cpu_tb, 1
instance = comp, \mips1|Selector27~1 , mips1|Selector27~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux27~1 , mips1|alu1|Mux27~1, cpu_tb, 1
instance = comp, \mips1|alu1|out~88 , mips1|alu1|out~88, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[39]~feeder , mips1|regm1|mem_rtl_2_bypass[39]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[39] , mips1|regm1|mem_rtl_2_bypass[39], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[4]~6 , mips1|reg_s2_mem|out[4]~6, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[4] , mips1|reg_s2_mem|out[4], cpu_tb, 1
instance = comp, \mips1|alu1|out~85 , mips1|alu1|out~85, cpu_tb, 1
instance = comp, \mips1|alu1|out~86 , mips1|alu1|out~86, cpu_tb, 1
instance = comp, \mips1|alu1|out~87 , mips1|alu1|out~87, cpu_tb, 1
instance = comp, \mips1|alu1|Mux27~0 , mips1|alu1|Mux27~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux27~2 , mips1|alu1|Mux27~2, cpu_tb, 1
instance = comp, \mips1|alu1|Mux27~3 , mips1|alu1|Mux27~3, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[4]~59 , mips1|alusrc_data3[4]~59, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[4]~60 , mips1|alusrc_data3[4]~60, cpu_tb, 1
instance = comp, \mips1|alu1|out~89 , mips1|alu1|out~89, cpu_tb, 1
instance = comp, \mips1|alu1|Mux27~4 , mips1|alu1|Mux27~4, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[4]~8 , mips1|alu1|sub_ab[4]~8, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[4]~8 , mips1|alu1|add_ab[4]~8, cpu_tb, 1
instance = comp, \mips1|alu1|Mux27~5 , mips1|alu1|Mux27~5, cpu_tb, 1
instance = comp, \mips1|alu1|Mux27~6 , mips1|alu1|Mux27~6, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[4] , mips1|reg_alurslt|out[4], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[4] , mips1|reg_alurslt_s4|out[4], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[37]~10 , mips1|reg_s2_mem|out[37]~10, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[37] , mips1|reg_s2_mem|out[37], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[5]~56 , mips1|alusrc_data2[5]~56, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[5]~57 , mips1|alusrc_data2[5]~57, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[38]~feeder , mips1|regm1|mem_rtl_1_bypass[38]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[38] , mips1|regm1|mem_rtl_1_bypass[38], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[69]~11 , mips1|reg_s2_mem|out[69]~11, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[69] , mips1|reg_s2_mem|out[69], cpu_tb, 1
instance = comp, \mips1|Selector26~0 , mips1|Selector26~0, cpu_tb, 1
instance = comp, \mips1|Selector26~1 , mips1|Selector26~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux26~1 , mips1|alu1|Mux26~1, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[38]~feeder , mips1|regm1|mem_rtl_2_bypass[38]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[38] , mips1|regm1|mem_rtl_2_bypass[38], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[5]~9 , mips1|reg_s2_mem|out[5]~9, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[5] , mips1|reg_s2_mem|out[5], cpu_tb, 1
instance = comp, \mips1|alu1|out~81 , mips1|alu1|out~81, cpu_tb, 1
instance = comp, \mips1|alu1|out~82 , mips1|alu1|out~82, cpu_tb, 1
instance = comp, \mips1|alu1|out~83 , mips1|alu1|out~83, cpu_tb, 1
instance = comp, \mips1|alu1|out~84 , mips1|alu1|out~84, cpu_tb, 1
instance = comp, \mips1|alu1|Mux26~0 , mips1|alu1|Mux26~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux26~2 , mips1|alu1|Mux26~2, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[5]~57 , mips1|alusrc_data3[5]~57, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[5]~58 , mips1|alusrc_data3[5]~58, cpu_tb, 1
instance = comp, \mips1|alu1|Mux26~4 , mips1|alu1|Mux26~4, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[5]~10 , mips1|alu1|sub_ab[5]~10, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[5]~10 , mips1|alu1|add_ab[5]~10, cpu_tb, 1
instance = comp, \mips1|alu1|Mux26~3 , mips1|alu1|Mux26~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux26~5 , mips1|alu1|Mux26~5, cpu_tb, 1
instance = comp, \mips1|alu1|Mux26~6 , mips1|alu1|Mux26~6, cpu_tb, 1
instance = comp, \mips1|alu1|Mux26~7 , mips1|alu1|Mux26~7, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[5] , mips1|reg_alurslt|out[5], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[5] , mips1|reg_alurslt_s4|out[5], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[6]~12 , mips1|reg_s2_mem|out[6]~12, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[6] , mips1|reg_s2_mem|out[6], cpu_tb, 1
instance = comp, \mips1|alusrc_data3[6]~55 , mips1|alusrc_data3[6]~55, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[6]~56 , mips1|alusrc_data3[6]~56, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[37]~feeder , mips1|regm1|mem_rtl_1_bypass[37]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[37] , mips1|regm1|mem_rtl_1_bypass[37], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[70]~14 , mips1|reg_s2_mem|out[70]~14, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[70] , mips1|reg_s2_mem|out[70], cpu_tb, 1
instance = comp, \mips1|Selector25~0 , mips1|Selector25~0, cpu_tb, 1
instance = comp, \mips1|Selector25~1 , mips1|Selector25~1, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[37]~feeder , mips1|regm1|mem_rtl_0_bypass[37]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[37] , mips1|regm1|mem_rtl_0_bypass[37], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[38]~13 , mips1|reg_s2_mem|out[38]~13, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[38] , mips1|reg_s2_mem|out[38], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[6]~54 , mips1|alusrc_data2[6]~54, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[6]~55 , mips1|alusrc_data2[6]~55, cpu_tb, 1
instance = comp, \mips1|alu1|Mux25~10 , mips1|alu1|Mux25~10, cpu_tb, 1
instance = comp, \mips1|alu1|Mux25~6 , mips1|alu1|Mux25~6, cpu_tb, 1
instance = comp, \mips1|alu1|Mux25~4 , mips1|alu1|Mux25~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mux17~3 , mips1|alu1|Mux17~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux25~3 , mips1|alu1|Mux25~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux25~5 , mips1|alu1|Mux25~5, cpu_tb, 1
instance = comp, \mips1|alu1|Mux25~7 , mips1|alu1|Mux25~7, cpu_tb, 1
instance = comp, \mips1|alu1|Mux25~8 , mips1|alu1|Mux25~8, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[6]~12 , mips1|alu1|add_ab[6]~12, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[6]~12 , mips1|alu1|sub_ab[6]~12, cpu_tb, 1
instance = comp, \mips1|alu1|Mux25~2 , mips1|alu1|Mux25~2, cpu_tb, 1
instance = comp, \mips1|alu1|Mux25~9 , mips1|alu1|Mux25~9, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[6] , mips1|reg_alurslt|out[6], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[6] , mips1|reg_alurslt_s4|out[6], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[71]~17 , mips1|reg_s2_mem|out[71]~17, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[71] , mips1|reg_s2_mem|out[71], cpu_tb, 1
instance = comp, \mips1|Selector24~0 , mips1|Selector24~0, cpu_tb, 1
instance = comp, \mips1|Selector24~1 , mips1|Selector24~1, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[36]~feeder , mips1|regm1|mem_rtl_0_bypass[36]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[36] , mips1|regm1|mem_rtl_0_bypass[36], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[39]~16 , mips1|reg_s2_mem|out[39]~16, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[39] , mips1|reg_s2_mem|out[39], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[7]~52 , mips1|alusrc_data2[7]~52, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[7]~53 , mips1|alusrc_data2[7]~53, cpu_tb, 1
instance = comp, \mips1|alu1|Mux24~5 , mips1|alu1|Mux24~5, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[36]~feeder , mips1|regm1|mem_rtl_2_bypass[36]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[36] , mips1|regm1|mem_rtl_2_bypass[36], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[7]~15 , mips1|reg_s2_mem|out[7]~15, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[7] , mips1|reg_s2_mem|out[7], cpu_tb, 1
instance = comp, \mips1|alusrc_data3[7]~53 , mips1|alusrc_data3[7]~53, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[7]~54 , mips1|alusrc_data3[7]~54, cpu_tb, 1
instance = comp, \mips1|alu1|Mux24~4 , mips1|alu1|Mux24~4, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[7]~14 , mips1|alu1|sub_ab[7]~14, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[7]~14 , mips1|alu1|add_ab[7]~14, cpu_tb, 1
instance = comp, \mips1|alu1|Mux24~3 , mips1|alu1|Mux24~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux24~6 , mips1|alu1|Mux24~6, cpu_tb, 1
instance = comp, \mips1|alu1|Mux24~1 , mips1|alu1|Mux24~1, cpu_tb, 1
instance = comp, \mips1|alu1|out~77 , mips1|alu1|out~77, cpu_tb, 1
instance = comp, \mips1|alu1|out~78 , mips1|alu1|out~78, cpu_tb, 1
instance = comp, \mips1|alu1|out~79 , mips1|alu1|out~79, cpu_tb, 1
instance = comp, \mips1|alu1|out~80 , mips1|alu1|out~80, cpu_tb, 1
instance = comp, \mips1|alu1|Mux24~0 , mips1|alu1|Mux24~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux24~2 , mips1|alu1|Mux24~2, cpu_tb, 1
instance = comp, \mips1|alu1|Mux24~7 , mips1|alu1|Mux24~7, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[7] , mips1|reg_alurslt|out[7], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[7] , mips1|reg_alurslt_s4|out[7], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[35]~feeder , mips1|regm1|mem_rtl_2_bypass[35]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[35] , mips1|regm1|mem_rtl_2_bypass[35], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[8]~18 , mips1|reg_s2_mem|out[8]~18, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[8] , mips1|reg_s2_mem|out[8], cpu_tb, 1
instance = comp, \mips1|alusrc_data3[8]~51 , mips1|alusrc_data3[8]~51, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[8]~52 , mips1|alusrc_data3[8]~52, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[35]~feeder , mips1|regm1|mem_rtl_1_bypass[35]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[35] , mips1|regm1|mem_rtl_1_bypass[35], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[72]~20 , mips1|reg_s2_mem|out[72]~20, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[72] , mips1|reg_s2_mem|out[72], cpu_tb, 1
instance = comp, \mips1|Selector23~0 , mips1|Selector23~0, cpu_tb, 1
instance = comp, \mips1|Selector23~1 , mips1|Selector23~1, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[35]~feeder , mips1|regm1|mem_rtl_0_bypass[35]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[35] , mips1|regm1|mem_rtl_0_bypass[35], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[40]~19 , mips1|reg_s2_mem|out[40]~19, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[40] , mips1|reg_s2_mem|out[40], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[8]~50 , mips1|alusrc_data2[8]~50, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[8]~51 , mips1|alusrc_data2[8]~51, cpu_tb, 1
instance = comp, \mips1|alu1|Mux23~4 , mips1|alu1|Mux23~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mux23~5 , mips1|alu1|Mux23~5, cpu_tb, 1
instance = comp, \mips1|alu1|Mux23~2 , mips1|alu1|Mux23~2, cpu_tb, 1
instance = comp, \mips1|alu1|out~73 , mips1|alu1|out~73, cpu_tb, 1
instance = comp, \mips1|alu1|out~74 , mips1|alu1|out~74, cpu_tb, 1
instance = comp, \mips1|alu1|out~75 , mips1|alu1|out~75, cpu_tb, 1
instance = comp, \mips1|alu1|out~76 , mips1|alu1|out~76, cpu_tb, 1
instance = comp, \mips1|alu1|Mux23~1 , mips1|alu1|Mux23~1, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[8]~16 , mips1|alu1|sub_ab[8]~16, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[8]~16 , mips1|alu1|add_ab[8]~16, cpu_tb, 1
instance = comp, \mips1|alu1|Mux23~0 , mips1|alu1|Mux23~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux23~3 , mips1|alu1|Mux23~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux23~6 , mips1|alu1|Mux23~6, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[8] , mips1|reg_alurslt|out[8], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[8] , mips1|reg_alurslt_s4|out[8], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[73]~52 , mips1|reg_s2_mem|out[73]~52, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[73] , mips1|reg_s2_mem|out[73], cpu_tb, 1
instance = comp, \mips1|Selector22~0 , mips1|Selector22~0, cpu_tb, 1
instance = comp, \mips1|Selector22~1 , mips1|Selector22~1, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[34]~feeder , mips1|regm1|mem_rtl_0_bypass[34]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[34] , mips1|regm1|mem_rtl_0_bypass[34], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[41]~23 , mips1|reg_s2_mem|out[41]~23, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[41] , mips1|reg_s2_mem|out[41], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[9]~48 , mips1|alusrc_data2[9]~48, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[9]~49 , mips1|alusrc_data2[9]~49, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[9]~18 , mips1|alu1|sub_ab[9]~18, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[9]~18 , mips1|alu1|add_ab[9]~18, cpu_tb, 1
instance = comp, \mips1|alu1|Mux22~2 , mips1|alu1|Mux22~2, cpu_tb, 1
instance = comp, \mips1|alu1|Mux22~10 , mips1|alu1|Mux22~10, cpu_tb, 1
instance = comp, \mips1|alu1|Mux22~7 , mips1|alu1|Mux22~7, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[34]~feeder , mips1|regm1|mem_rtl_2_bypass[34]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[34] , mips1|regm1|mem_rtl_2_bypass[34], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[9]~51 , mips1|reg_s2_mem|out[9]~51, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[9] , mips1|reg_s2_mem|out[9], cpu_tb, 1
instance = comp, \mips1|alusrc_data3[9]~49 , mips1|alusrc_data3[9]~49, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[9]~50 , mips1|alusrc_data3[9]~50, cpu_tb, 1
instance = comp, \mips1|alu1|Mux22~6 , mips1|alu1|Mux22~6, cpu_tb, 1
instance = comp, \mips1|alu1|Mux22~8 , mips1|alu1|Mux22~8, cpu_tb, 1
instance = comp, \mips1|alu1|Mux22~3 , mips1|alu1|Mux22~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux22~4 , mips1|alu1|Mux22~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mux22~5 , mips1|alu1|Mux22~5, cpu_tb, 1
instance = comp, \mips1|alu1|Mux22~9 , mips1|alu1|Mux22~9, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[9] , mips1|reg_alurslt|out[9], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[9] , mips1|reg_alurslt_s4|out[9], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[33]~feeder , mips1|regm1|mem_rtl_1_bypass[33]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[33] , mips1|regm1|mem_rtl_1_bypass[33], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[74]~54 , mips1|reg_s2_mem|out[74]~54, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[74] , mips1|reg_s2_mem|out[74], cpu_tb, 1
instance = comp, \mips1|Selector21~0 , mips1|Selector21~0, cpu_tb, 1
instance = comp, \mips1|Selector21~1 , mips1|Selector21~1, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[33]~feeder , mips1|regm1|mem_rtl_0_bypass[33]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[33] , mips1|regm1|mem_rtl_0_bypass[33], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[42]~24 , mips1|reg_s2_mem|out[42]~24, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[42] , mips1|reg_s2_mem|out[42], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[10]~46 , mips1|alusrc_data2[10]~46, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[10]~47 , mips1|alusrc_data2[10]~47, cpu_tb, 1
instance = comp, \mips1|alu1|Mux21~2 , mips1|alu1|Mux21~2, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[33]~feeder , mips1|regm1|mem_rtl_2_bypass[33]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[33] , mips1|regm1|mem_rtl_2_bypass[33], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[10]~53 , mips1|reg_s2_mem|out[10]~53, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[10] , mips1|reg_s2_mem|out[10], cpu_tb, 1
instance = comp, \mips1|alu1|out~69 , mips1|alu1|out~69, cpu_tb, 1
instance = comp, \mips1|alu1|out~70 , mips1|alu1|out~70, cpu_tb, 1
instance = comp, \mips1|alu1|out~71 , mips1|alu1|out~71, cpu_tb, 1
instance = comp, \mips1|alu1|out~72 , mips1|alu1|out~72, cpu_tb, 1
instance = comp, \mips1|alu1|Mux21~1 , mips1|alu1|Mux21~1, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[10]~20 , mips1|alu1|sub_ab[10]~20, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[10]~20 , mips1|alu1|add_ab[10]~20, cpu_tb, 1
instance = comp, \mips1|alu1|Mux21~0 , mips1|alu1|Mux21~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux21~3 , mips1|alu1|Mux21~3, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[10]~47 , mips1|alusrc_data3[10]~47, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[10]~48 , mips1|alusrc_data3[10]~48, cpu_tb, 1
instance = comp, \mips1|alu1|Mux21~4 , mips1|alu1|Mux21~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mux21~5 , mips1|alu1|Mux21~5, cpu_tb, 1
instance = comp, \mips1|alu1|Mux21~6 , mips1|alu1|Mux21~6, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[10] , mips1|reg_alurslt|out[10], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[10] , mips1|reg_alurslt_s4|out[10], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[43]~25 , mips1|reg_s2_mem|out[43]~25, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[43] , mips1|reg_s2_mem|out[43], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[11]~44 , mips1|alusrc_data2[11]~44, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[11]~45 , mips1|alusrc_data2[11]~45, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[32]~feeder , mips1|regm1|mem_rtl_1_bypass[32]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[32] , mips1|regm1|mem_rtl_1_bypass[32], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[75]~56 , mips1|reg_s2_mem|out[75]~56, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[75] , mips1|reg_s2_mem|out[75], cpu_tb, 1
instance = comp, \mips1|Selector20~0 , mips1|Selector20~0, cpu_tb, 1
instance = comp, \mips1|Selector20~1 , mips1|Selector20~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux20~7 , mips1|alu1|Mux20~7, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[32]~feeder , mips1|regm1|mem_rtl_2_bypass[32]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[32] , mips1|regm1|mem_rtl_2_bypass[32], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[11]~55 , mips1|reg_s2_mem|out[11]~55, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[11] , mips1|reg_s2_mem|out[11], cpu_tb, 1
instance = comp, \mips1|alusrc_data3[11]~45 , mips1|alusrc_data3[11]~45, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[11]~46 , mips1|alusrc_data3[11]~46, cpu_tb, 1
instance = comp, \mips1|alu1|Mux20~10 , mips1|alu1|Mux20~10, cpu_tb, 1
instance = comp, \mips1|alu1|Mux20~6 , mips1|alu1|Mux20~6, cpu_tb, 1
instance = comp, \mips1|alu1|Mux20~4 , mips1|alu1|Mux20~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mux20~3 , mips1|alu1|Mux20~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux20~5 , mips1|alu1|Mux20~5, cpu_tb, 1
instance = comp, \mips1|alu1|Mux20~8 , mips1|alu1|Mux20~8, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[11]~22 , mips1|alu1|add_ab[11]~22, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[11]~22 , mips1|alu1|sub_ab[11]~22, cpu_tb, 1
instance = comp, \mips1|alu1|Mux20~2 , mips1|alu1|Mux20~2, cpu_tb, 1
instance = comp, \mips1|alu1|Mux20~9 , mips1|alu1|Mux20~9, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[11] , mips1|reg_alurslt|out[11], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[11] , mips1|reg_alurslt_s4|out[11], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[44]~26 , mips1|reg_s2_mem|out[44]~26, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[44] , mips1|reg_s2_mem|out[44], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[12]~42 , mips1|alusrc_data2[12]~42, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[12]~43 , mips1|alusrc_data2[12]~43, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[31]~feeder , mips1|regm1|mem_rtl_1_bypass[31]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[31] , mips1|regm1|mem_rtl_1_bypass[31], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[76]~58 , mips1|reg_s2_mem|out[76]~58, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[76] , mips1|reg_s2_mem|out[76], cpu_tb, 1
instance = comp, \mips1|Selector19~0 , mips1|Selector19~0, cpu_tb, 1
instance = comp, \mips1|Selector19~1 , mips1|Selector19~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux19~9 , mips1|alu1|Mux19~9, cpu_tb, 1
instance = comp, \mips1|alu1|Mux19~11 , mips1|alu1|Mux19~11, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[31]~feeder , mips1|regm1|mem_rtl_2_bypass[31]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[31] , mips1|regm1|mem_rtl_2_bypass[31], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[12]~57 , mips1|reg_s2_mem|out[12]~57, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[12] , mips1|reg_s2_mem|out[12], cpu_tb, 1
instance = comp, \mips1|alusrc_data3[12]~43 , mips1|alusrc_data3[12]~43, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[12]~44 , mips1|alusrc_data3[12]~44, cpu_tb, 1
instance = comp, \mips1|alu1|Mux19~8 , mips1|alu1|Mux19~8, cpu_tb, 1
instance = comp, \mips1|alu1|Mux19~12 , mips1|alu1|Mux19~12, cpu_tb, 1
instance = comp, \mips1|alu1|Mux19~6 , mips1|alu1|Mux19~6, cpu_tb, 1
instance = comp, \mips1|alu1|Mux19~5 , mips1|alu1|Mux19~5, cpu_tb, 1
instance = comp, \mips1|alu1|Mux19~7 , mips1|alu1|Mux19~7, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[12]~24 , mips1|alu1|add_ab[12]~24, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[12]~24 , mips1|alu1|sub_ab[12]~24, cpu_tb, 1
instance = comp, \mips1|alu1|Mux19~4 , mips1|alu1|Mux19~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mux19~10 , mips1|alu1|Mux19~10, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[12] , mips1|reg_alurslt|out[12], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[12] , mips1|reg_alurslt_s4|out[12], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[77]~60 , mips1|reg_s2_mem|out[77]~60, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[77] , mips1|reg_s2_mem|out[77], cpu_tb, 1
instance = comp, \mips1|Selector18~0 , mips1|Selector18~0, cpu_tb, 1
instance = comp, \mips1|Selector18~1 , mips1|Selector18~1, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[30]~feeder , mips1|regm1|mem_rtl_0_bypass[30]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[30] , mips1|regm1|mem_rtl_0_bypass[30], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[45]~27 , mips1|reg_s2_mem|out[45]~27, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[45] , mips1|reg_s2_mem|out[45], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[13]~40 , mips1|alusrc_data2[13]~40, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[13]~41 , mips1|alusrc_data2[13]~41, cpu_tb, 1
instance = comp, \mips1|alu1|Mux18~5 , mips1|alu1|Mux18~5, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[30]~feeder , mips1|regm1|mem_rtl_2_bypass[30]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[30] , mips1|regm1|mem_rtl_2_bypass[30], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[13]~59 , mips1|reg_s2_mem|out[13]~59, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[13] , mips1|reg_s2_mem|out[13], cpu_tb, 1
instance = comp, \mips1|alusrc_data3[13]~41 , mips1|alusrc_data3[13]~41, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[13]~42 , mips1|alusrc_data3[13]~42, cpu_tb, 1
instance = comp, \mips1|alu1|Mux18~4 , mips1|alu1|Mux18~4, cpu_tb, 1
instance = comp, \mips1|alu1|out~66 , mips1|alu1|out~66, cpu_tb, 1
instance = comp, \mips1|alu1|out~65 , mips1|alu1|out~65, cpu_tb, 1
instance = comp, \mips1|alu1|out~67 , mips1|alu1|out~67, cpu_tb, 1
instance = comp, \mips1|alu1|out~68 , mips1|alu1|out~68, cpu_tb, 1
instance = comp, \mips1|alu1|Mux18~1 , mips1|alu1|Mux18~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux18~2 , mips1|alu1|Mux18~2, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[13]~26 , mips1|alu1|sub_ab[13]~26, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[13]~26 , mips1|alu1|add_ab[13]~26, cpu_tb, 1
instance = comp, \mips1|alu1|Mux18~0 , mips1|alu1|Mux18~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux18~3 , mips1|alu1|Mux18~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux18~6 , mips1|alu1|Mux18~6, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[13] , mips1|reg_alurslt|out[13], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[13] , mips1|reg_alurslt_s4|out[13], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[46]~28 , mips1|reg_s2_mem|out[46]~28, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[46] , mips1|reg_s2_mem|out[46], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[14]~37 , mips1|alusrc_data2[14]~37, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[14]~39 , mips1|alusrc_data2[14]~39, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[29]~feeder , mips1|regm1|mem_rtl_1_bypass[29]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[29] , mips1|regm1|mem_rtl_1_bypass[29], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[78]~62 , mips1|reg_s2_mem|out[78]~62, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[78] , mips1|reg_s2_mem|out[78], cpu_tb, 1
instance = comp, \mips1|Selector17~0 , mips1|Selector17~0, cpu_tb, 1
instance = comp, \mips1|Selector17~1 , mips1|Selector17~1, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[14]~28 , mips1|alu1|sub_ab[14]~28, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[14]~28 , mips1|alu1|add_ab[14]~28, cpu_tb, 1
instance = comp, \mips1|alu1|Mux17~2 , mips1|alu1|Mux17~2, cpu_tb, 1
instance = comp, \mips1|alu1|Mux17~11 , mips1|alu1|Mux17~11, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[29]~feeder , mips1|regm1|mem_rtl_2_bypass[29]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[29] , mips1|regm1|mem_rtl_2_bypass[29], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[14]~61 , mips1|reg_s2_mem|out[14]~61, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[14] , mips1|reg_s2_mem|out[14], cpu_tb, 1
instance = comp, \mips1|alusrc_data3[14]~39 , mips1|alusrc_data3[14]~39, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[14]~40 , mips1|alusrc_data3[14]~40, cpu_tb, 1
instance = comp, \mips1|alu1|Mux17~7 , mips1|alu1|Mux17~7, cpu_tb, 1
instance = comp, \mips1|alu1|Mux17~8 , mips1|alu1|Mux17~8, cpu_tb, 1
instance = comp, \mips1|alu1|Mux17~5 , mips1|alu1|Mux17~5, cpu_tb, 1
instance = comp, \mips1|alu1|Mux17~4 , mips1|alu1|Mux17~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mux17~6 , mips1|alu1|Mux17~6, cpu_tb, 1
instance = comp, \mips1|alu1|Mux17~9 , mips1|alu1|Mux17~9, cpu_tb, 1
instance = comp, \mips1|alu1|Mux17~10 , mips1|alu1|Mux17~10, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[14] , mips1|reg_alurslt|out[14], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[14] , mips1|reg_alurslt_s4|out[14], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[79]~64 , mips1|reg_s2_mem|out[79]~64, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[79] , mips1|reg_s2_mem|out[79], cpu_tb, 1
instance = comp, \mips1|Selector16~0 , mips1|Selector16~0, cpu_tb, 1
instance = comp, \mips1|Selector16~1 , mips1|Selector16~1, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[28]~feeder , mips1|regm1|mem_rtl_0_bypass[28]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[28] , mips1|regm1|mem_rtl_0_bypass[28], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[47]~29 , mips1|reg_s2_mem|out[47]~29, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[47] , mips1|reg_s2_mem|out[47], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[15]~35 , mips1|alusrc_data2[15]~35, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[15]~36 , mips1|alusrc_data2[15]~36, cpu_tb, 1
instance = comp, \mips1|alu1|Mux16~5 , mips1|alu1|Mux16~5, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[28]~feeder , mips1|regm1|mem_rtl_2_bypass[28]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[28] , mips1|regm1|mem_rtl_2_bypass[28], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[15]~63 , mips1|reg_s2_mem|out[15]~63, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[15] , mips1|reg_s2_mem|out[15], cpu_tb, 1
instance = comp, \mips1|alusrc_data3[15]~37 , mips1|alusrc_data3[15]~37, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[15]~38 , mips1|alusrc_data3[15]~38, cpu_tb, 1
instance = comp, \mips1|alu1|Mux16~4 , mips1|alu1|Mux16~4, cpu_tb, 1
instance = comp, \mips1|alu1|out~64 , mips1|alu1|out~64, cpu_tb, 1
instance = comp, \mips1|alu1|out~62 , mips1|alu1|out~62, cpu_tb, 1
instance = comp, \mips1|alu1|out~61 , mips1|alu1|out~61, cpu_tb, 1
instance = comp, \mips1|alu1|out~63 , mips1|alu1|out~63, cpu_tb, 1
instance = comp, \mips1|alu1|Mux16~1 , mips1|alu1|Mux16~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux16~2 , mips1|alu1|Mux16~2, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[15]~30 , mips1|alu1|sub_ab[15]~30, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[15]~30 , mips1|alu1|add_ab[15]~30, cpu_tb, 1
instance = comp, \mips1|alu1|Mux16~0 , mips1|alu1|Mux16~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux16~3 , mips1|alu1|Mux16~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux16~6 , mips1|alu1|Mux16~6, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[15] , mips1|reg_alurslt|out[15], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[15] , mips1|reg_alurslt_s4|out[15], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[48]~30 , mips1|reg_s2_mem|out[48]~30, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[48] , mips1|reg_s2_mem|out[48], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[16]~33 , mips1|alusrc_data2[16]~33, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[16]~34 , mips1|alusrc_data2[16]~34, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[27]~feeder , mips1|regm1|mem_rtl_1_bypass[27]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[27] , mips1|regm1|mem_rtl_1_bypass[27], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[80]~66 , mips1|reg_s2_mem|out[80]~66, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[80] , mips1|reg_s2_mem|out[80], cpu_tb, 1
instance = comp, \mips1|Selector15~0 , mips1|Selector15~0, cpu_tb, 1
instance = comp, \mips1|Selector15~1 , mips1|Selector15~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux15~5 , mips1|alu1|Mux15~5, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[27]~feeder , mips1|regm1|mem_rtl_2_bypass[27]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[27] , mips1|regm1|mem_rtl_2_bypass[27], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[16]~65 , mips1|reg_s2_mem|out[16]~65, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[16] , mips1|reg_s2_mem|out[16], cpu_tb, 1
instance = comp, \mips1|alusrc_data3[16]~35 , mips1|alusrc_data3[16]~35, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[16]~36 , mips1|alusrc_data3[16]~36, cpu_tb, 1
instance = comp, \mips1|alu1|Mux15~4 , mips1|alu1|Mux15~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mux15~2 , mips1|alu1|Mux15~2, cpu_tb, 1
instance = comp, \mips1|alu1|out~60 , mips1|alu1|out~60, cpu_tb, 1
instance = comp, \mips1|alu1|out~58 , mips1|alu1|out~58, cpu_tb, 1
instance = comp, \mips1|alu1|out~57 , mips1|alu1|out~57, cpu_tb, 1
instance = comp, \mips1|alu1|out~59 , mips1|alu1|out~59, cpu_tb, 1
instance = comp, \mips1|alu1|Mux15~1 , mips1|alu1|Mux15~1, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[16]~32 , mips1|alu1|sub_ab[16]~32, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[16]~32 , mips1|alu1|add_ab[16]~32, cpu_tb, 1
instance = comp, \mips1|alu1|Mux15~0 , mips1|alu1|Mux15~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux15~3 , mips1|alu1|Mux15~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux15~6 , mips1|alu1|Mux15~6, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[16] , mips1|reg_alurslt|out[16], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[16] , mips1|reg_alurslt_s4|out[16], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[26]~feeder , mips1|regm1|mem_rtl_0_bypass[26]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[26] , mips1|regm1|mem_rtl_0_bypass[26], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[49]~31 , mips1|reg_s2_mem|out[49]~31, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[49] , mips1|reg_s2_mem|out[49], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[17]~31 , mips1|alusrc_data2[17]~31, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[17]~32 , mips1|alusrc_data2[17]~32, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[26]~feeder , mips1|regm1|mem_rtl_2_bypass[26]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[26] , mips1|regm1|mem_rtl_2_bypass[26], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[17]~67 , mips1|reg_s2_mem|out[17]~67, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[17] , mips1|reg_s2_mem|out[17], cpu_tb, 1
instance = comp, \mips1|alusrc_data3[17]~33 , mips1|alusrc_data3[17]~33, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[17]~34 , mips1|alusrc_data3[17]~34, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[26]~feeder , mips1|regm1|mem_rtl_1_bypass[26]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[26] , mips1|regm1|mem_rtl_1_bypass[26], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[81]~68 , mips1|reg_s2_mem|out[81]~68, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[81] , mips1|reg_s2_mem|out[81], cpu_tb, 1
instance = comp, \mips1|Selector14~0 , mips1|Selector14~0, cpu_tb, 1
instance = comp, \mips1|Selector14~1 , mips1|Selector14~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux14~4 , mips1|alu1|Mux14~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mux14~5 , mips1|alu1|Mux14~5, cpu_tb, 1
instance = comp, \mips1|alu1|Mux14~2 , mips1|alu1|Mux14~2, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[17]~34 , mips1|alu1|sub_ab[17]~34, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[17]~34 , mips1|alu1|add_ab[17]~34, cpu_tb, 1
instance = comp, \mips1|alu1|Mux14~0 , mips1|alu1|Mux14~0, cpu_tb, 1
instance = comp, \mips1|alu1|out~56 , mips1|alu1|out~56, cpu_tb, 1
instance = comp, \mips1|alu1|out~53 , mips1|alu1|out~53, cpu_tb, 1
instance = comp, \mips1|alu1|out~54 , mips1|alu1|out~54, cpu_tb, 1
instance = comp, \mips1|alu1|out~55 , mips1|alu1|out~55, cpu_tb, 1
instance = comp, \mips1|alu1|Mux14~1 , mips1|alu1|Mux14~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux14~3 , mips1|alu1|Mux14~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux14~6 , mips1|alu1|Mux14~6, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[17] , mips1|reg_alurslt|out[17], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[17] , mips1|reg_alurslt_s4|out[17], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[25]~feeder , mips1|regm1|mem_rtl_0_bypass[25]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[25] , mips1|regm1|mem_rtl_0_bypass[25], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[50]~32 , mips1|reg_s2_mem|out[50]~32, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[50] , mips1|reg_s2_mem|out[50], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[18]~29 , mips1|alusrc_data2[18]~29, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[18]~30 , mips1|alusrc_data2[18]~30, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[25]~feeder , mips1|regm1|mem_rtl_1_bypass[25]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[25] , mips1|regm1|mem_rtl_1_bypass[25], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[82]~70 , mips1|reg_s2_mem|out[82]~70, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[82] , mips1|reg_s2_mem|out[82], cpu_tb, 1
instance = comp, \mips1|Selector13~0 , mips1|Selector13~0, cpu_tb, 1
instance = comp, \mips1|Selector13~1 , mips1|Selector13~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux13~5 , mips1|alu1|Mux13~5, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[25]~feeder , mips1|regm1|mem_rtl_2_bypass[25]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[25] , mips1|regm1|mem_rtl_2_bypass[25], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[18]~69 , mips1|reg_s2_mem|out[18]~69, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[18] , mips1|reg_s2_mem|out[18], cpu_tb, 1
instance = comp, \mips1|alusrc_data3[18]~31 , mips1|alusrc_data3[18]~31, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[18]~32 , mips1|alusrc_data3[18]~32, cpu_tb, 1
instance = comp, \mips1|alu1|Mux13~4 , mips1|alu1|Mux13~4, cpu_tb, 1
instance = comp, \mips1|alu1|out~49 , mips1|alu1|out~49, cpu_tb, 1
instance = comp, \mips1|alu1|out~50 , mips1|alu1|out~50, cpu_tb, 1
instance = comp, \mips1|alu1|out~51 , mips1|alu1|out~51, cpu_tb, 1
instance = comp, \mips1|alu1|out~52 , mips1|alu1|out~52, cpu_tb, 1
instance = comp, \mips1|alu1|Mux13~1 , mips1|alu1|Mux13~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux13~2 , mips1|alu1|Mux13~2, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[18]~36 , mips1|alu1|sub_ab[18]~36, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[18]~36 , mips1|alu1|add_ab[18]~36, cpu_tb, 1
instance = comp, \mips1|alu1|Mux13~0 , mips1|alu1|Mux13~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux13~3 , mips1|alu1|Mux13~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux13~6 , mips1|alu1|Mux13~6, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[18] , mips1|reg_alurslt|out[18], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[18] , mips1|reg_alurslt_s4|out[18], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[83]~72 , mips1|reg_s2_mem|out[83]~72, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[83] , mips1|reg_s2_mem|out[83], cpu_tb, 1
instance = comp, \mips1|Selector12~0 , mips1|Selector12~0, cpu_tb, 1
instance = comp, \mips1|Selector12~1 , mips1|Selector12~1, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[24]~feeder , mips1|regm1|mem_rtl_0_bypass[24]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[24] , mips1|regm1|mem_rtl_0_bypass[24], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[51]~33 , mips1|reg_s2_mem|out[51]~33, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[51] , mips1|reg_s2_mem|out[51], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[19]~27 , mips1|alusrc_data2[19]~27, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[19]~28 , mips1|alusrc_data2[19]~28, cpu_tb, 1
instance = comp, \mips1|alu1|Mux12~6 , mips1|alu1|Mux12~6, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[24]~feeder , mips1|regm1|mem_rtl_2_bypass[24]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[24] , mips1|regm1|mem_rtl_2_bypass[24], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[19]~71 , mips1|reg_s2_mem|out[19]~71, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[19] , mips1|reg_s2_mem|out[19], cpu_tb, 1
instance = comp, \mips1|alusrc_data3[19]~29 , mips1|alusrc_data3[19]~29, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[19]~30 , mips1|alusrc_data3[19]~30, cpu_tb, 1
instance = comp, \mips1|alu1|Mux12~5 , mips1|alu1|Mux12~5, cpu_tb, 1
instance = comp, \mips1|alu1|out~46 , mips1|alu1|out~46, cpu_tb, 1
instance = comp, \mips1|alu1|out~45 , mips1|alu1|out~45, cpu_tb, 1
instance = comp, \mips1|alu1|out~47 , mips1|alu1|out~47, cpu_tb, 1
instance = comp, \mips1|alu1|out~48 , mips1|alu1|out~48, cpu_tb, 1
instance = comp, \mips1|alu1|Mux12~1 , mips1|alu1|Mux12~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux12~2 , mips1|alu1|Mux12~2, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[19]~38 , mips1|alu1|add_ab[19]~38, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[19]~38 , mips1|alu1|sub_ab[19]~38, cpu_tb, 1
instance = comp, \mips1|alu1|Mux12~0 , mips1|alu1|Mux12~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux12~3 , mips1|alu1|Mux12~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux12~7 , mips1|alu1|Mux12~7, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[19] , mips1|reg_alurslt|out[19], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[19] , mips1|reg_alurslt_s4|out[19], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[23]~feeder , mips1|regm1|mem_rtl_2_bypass[23]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[23] , mips1|regm1|mem_rtl_2_bypass[23], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[20]~73 , mips1|reg_s2_mem|out[20]~73, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[20] , mips1|reg_s2_mem|out[20], cpu_tb, 1
instance = comp, \mips1|alusrc_data3[20]~27 , mips1|alusrc_data3[20]~27, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[20]~28 , mips1|alusrc_data3[20]~28, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[23]~feeder , mips1|regm1|mem_rtl_1_bypass[23]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[23] , mips1|regm1|mem_rtl_1_bypass[23], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[84]~74 , mips1|reg_s2_mem|out[84]~74, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[84] , mips1|reg_s2_mem|out[84], cpu_tb, 1
instance = comp, \mips1|Selector11~0 , mips1|Selector11~0, cpu_tb, 1
instance = comp, \mips1|Selector11~1 , mips1|Selector11~1, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[23]~feeder , mips1|regm1|mem_rtl_0_bypass[23]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[23] , mips1|regm1|mem_rtl_0_bypass[23], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[52]~34 , mips1|reg_s2_mem|out[52]~34, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[52] , mips1|reg_s2_mem|out[52], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[20]~25 , mips1|alusrc_data2[20]~25, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[20]~26 , mips1|alusrc_data2[20]~26, cpu_tb, 1
instance = comp, \mips1|alu1|Mux11~1 , mips1|alu1|Mux11~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux11~2 , mips1|alu1|Mux11~2, cpu_tb, 1
instance = comp, \mips1|alu1|Mux11~3 , mips1|alu1|Mux11~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux11~5 , mips1|alu1|Mux11~5, cpu_tb, 1
instance = comp, \mips1|alu1|out~44 , mips1|alu1|out~44, cpu_tb, 1
instance = comp, \mips1|alu1|out~42 , mips1|alu1|out~42, cpu_tb, 1
instance = comp, \mips1|alu1|out~41 , mips1|alu1|out~41, cpu_tb, 1
instance = comp, \mips1|alu1|out~43 , mips1|alu1|out~43, cpu_tb, 1
instance = comp, \mips1|alu1|Mux11~4 , mips1|alu1|Mux11~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mux11~6 , mips1|alu1|Mux11~6, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[20]~40 , mips1|alu1|add_ab[20]~40, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[20]~40 , mips1|alu1|sub_ab[20]~40, cpu_tb, 1
instance = comp, \mips1|alu1|Mux11~0 , mips1|alu1|Mux11~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux11~7 , mips1|alu1|Mux11~7, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[20] , mips1|reg_alurslt|out[20], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[20] , mips1|reg_alurslt_s4|out[20], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[53]~35 , mips1|reg_s2_mem|out[53]~35, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[53] , mips1|reg_s2_mem|out[53], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[21]~23 , mips1|alusrc_data2[21]~23, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[21]~24 , mips1|alusrc_data2[21]~24, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[22]~feeder , mips1|regm1|mem_rtl_1_bypass[22]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[22] , mips1|regm1|mem_rtl_1_bypass[22], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[85]~76 , mips1|reg_s2_mem|out[85]~76, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[85] , mips1|reg_s2_mem|out[85], cpu_tb, 1
instance = comp, \mips1|Selector10~0 , mips1|Selector10~0, cpu_tb, 1
instance = comp, \mips1|Selector10~1 , mips1|Selector10~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux10~5 , mips1|alu1|Mux10~5, cpu_tb, 1
instance = comp, \mips1|alu1|out~40 , mips1|alu1|out~40, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[22]~feeder , mips1|regm1|mem_rtl_2_bypass[22]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[22] , mips1|regm1|mem_rtl_2_bypass[22], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[21]~75 , mips1|reg_s2_mem|out[21]~75, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[21] , mips1|reg_s2_mem|out[21], cpu_tb, 1
instance = comp, \mips1|alu1|out~37 , mips1|alu1|out~37, cpu_tb, 1
instance = comp, \mips1|alu1|out~38 , mips1|alu1|out~38, cpu_tb, 1
instance = comp, \mips1|alu1|out~39 , mips1|alu1|out~39, cpu_tb, 1
instance = comp, \mips1|alu1|Mux10~4 , mips1|alu1|Mux10~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mux10~2 , mips1|alu1|Mux10~2, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[21]~25 , mips1|alusrc_data3[21]~25, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[21]~26 , mips1|alusrc_data3[21]~26, cpu_tb, 1
instance = comp, \mips1|alu1|Mux10~1 , mips1|alu1|Mux10~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux10~3 , mips1|alu1|Mux10~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux10~6 , mips1|alu1|Mux10~6, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[21]~42 , mips1|alu1|add_ab[21]~42, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[21]~42 , mips1|alu1|sub_ab[21]~42, cpu_tb, 1
instance = comp, \mips1|alu1|Mux10~0 , mips1|alu1|Mux10~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux10~7 , mips1|alu1|Mux10~7, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[21] , mips1|reg_alurslt|out[21], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[21] , mips1|reg_alurslt_s4|out[21], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[22]~77 , mips1|reg_s2_mem|out[22]~77, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[22] , mips1|reg_s2_mem|out[22], cpu_tb, 1
instance = comp, \mips1|alu1|out~34 , mips1|alu1|out~34, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[21]~feeder , mips1|regm1|mem_rtl_1_bypass[21]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[21] , mips1|regm1|mem_rtl_1_bypass[21], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[86]~78 , mips1|reg_s2_mem|out[86]~78, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[86] , mips1|reg_s2_mem|out[86], cpu_tb, 1
instance = comp, \mips1|Selector9~0 , mips1|Selector9~0, cpu_tb, 1
instance = comp, \mips1|Selector9~1 , mips1|Selector9~1, cpu_tb, 1
instance = comp, \mips1|alu1|out~35 , mips1|alu1|out~35, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[21]~feeder , mips1|regm1|mem_rtl_0_bypass[21]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[21] , mips1|regm1|mem_rtl_0_bypass[21], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[54]~36 , mips1|reg_s2_mem|out[54]~36, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[54] , mips1|reg_s2_mem|out[54], cpu_tb, 1
instance = comp, \mips1|alu1|out~33 , mips1|alu1|out~33, cpu_tb, 1
instance = comp, \mips1|alu1|out~36 , mips1|alu1|out~36, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[22]~21 , mips1|alusrc_data2[22]~21, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[22]~22 , mips1|alusrc_data2[22]~22, cpu_tb, 1
instance = comp, \mips1|alu1|Mux9~4 , mips1|alu1|Mux9~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mux9~5 , mips1|alu1|Mux9~5, cpu_tb, 1
instance = comp, \mips1|alu1|Mux9~2 , mips1|alu1|Mux9~2, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[22]~23 , mips1|alusrc_data3[22]~23, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[22]~24 , mips1|alusrc_data3[22]~24, cpu_tb, 1
instance = comp, \mips1|alu1|Mux9~1 , mips1|alu1|Mux9~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux9~3 , mips1|alu1|Mux9~3, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[22]~44 , mips1|alu1|add_ab[22]~44, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[22]~44 , mips1|alu1|sub_ab[22]~44, cpu_tb, 1
instance = comp, \mips1|alu1|Mux9~0 , mips1|alu1|Mux9~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux9~6 , mips1|alu1|Mux9~6, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[22] , mips1|reg_alurslt|out[22], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[22] , mips1|reg_alurslt_s4|out[22], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[87]~80 , mips1|reg_s2_mem|out[87]~80, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[87] , mips1|reg_s2_mem|out[87], cpu_tb, 1
instance = comp, \mips1|Selector8~0 , mips1|Selector8~0, cpu_tb, 1
instance = comp, \mips1|Selector8~1 , mips1|Selector8~1, cpu_tb, 1
instance = comp, \mips1|alu1|out~32 , mips1|alu1|out~32, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[20]~feeder , mips1|regm1|mem_rtl_0_bypass[20]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[20] , mips1|regm1|mem_rtl_0_bypass[20], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[55]~37 , mips1|reg_s2_mem|out[55]~37, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[55] , mips1|reg_s2_mem|out[55], cpu_tb, 1
instance = comp, \mips1|alu1|out~30 , mips1|alu1|out~30, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[20]~feeder , mips1|regm1|mem_rtl_2_bypass[20]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[20] , mips1|regm1|mem_rtl_2_bypass[20], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[23]~79 , mips1|reg_s2_mem|out[23]~79, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[23] , mips1|reg_s2_mem|out[23], cpu_tb, 1
instance = comp, \mips1|alu1|out~29 , mips1|alu1|out~29, cpu_tb, 1
instance = comp, \mips1|alu1|out~31 , mips1|alu1|out~31, cpu_tb, 1
instance = comp, \mips1|alu1|Mux8~4 , mips1|alu1|Mux8~4, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[23]~18 , mips1|alusrc_data2[23]~18, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[23]~20 , mips1|alusrc_data2[23]~20, cpu_tb, 1
instance = comp, \mips1|alu1|Mux8~5 , mips1|alu1|Mux8~5, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[23]~21 , mips1|alusrc_data3[23]~21, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[23]~22 , mips1|alusrc_data3[23]~22, cpu_tb, 1
instance = comp, \mips1|alu1|Mux8~1 , mips1|alu1|Mux8~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux8~2 , mips1|alu1|Mux8~2, cpu_tb, 1
instance = comp, \mips1|alu1|Mux8~3 , mips1|alu1|Mux8~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux8~6 , mips1|alu1|Mux8~6, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[23]~46 , mips1|alu1|add_ab[23]~46, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[23]~46 , mips1|alu1|sub_ab[23]~46, cpu_tb, 1
instance = comp, \mips1|alu1|Mux8~0 , mips1|alu1|Mux8~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux8~7 , mips1|alu1|Mux8~7, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[23] , mips1|reg_alurslt|out[23], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[23] , mips1|reg_alurslt_s4|out[23], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[88]~82 , mips1|reg_s2_mem|out[88]~82, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[88] , mips1|reg_s2_mem|out[88], cpu_tb, 1
instance = comp, \mips1|Selector7~0 , mips1|Selector7~0, cpu_tb, 1
instance = comp, \mips1|Selector7~1 , mips1|Selector7~1, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[19]~feeder , mips1|regm1|mem_rtl_2_bypass[19]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[19] , mips1|regm1|mem_rtl_2_bypass[19], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[24]~81 , mips1|reg_s2_mem|out[24]~81, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[24] , mips1|reg_s2_mem|out[24], cpu_tb, 1
instance = comp, \mips1|alusrc_data3[24]~19 , mips1|alusrc_data3[24]~19, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[24]~20 , mips1|alusrc_data3[24]~20, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[19]~feeder , mips1|regm1|mem_rtl_0_bypass[19]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[19] , mips1|regm1|mem_rtl_0_bypass[19], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[56]~38 , mips1|reg_s2_mem|out[56]~38, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[56] , mips1|reg_s2_mem|out[56], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[24]~15 , mips1|alusrc_data2[24]~15, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[24]~16 , mips1|alusrc_data2[24]~16, cpu_tb, 1
instance = comp, \mips1|alu1|Mux7~3 , mips1|alu1|Mux7~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux7~4 , mips1|alu1|Mux7~4, cpu_tb, 1
instance = comp, \mips1|alu1|out~26 , mips1|alu1|out~26, cpu_tb, 1
instance = comp, \mips1|alu1|out~27 , mips1|alu1|out~27, cpu_tb, 1
instance = comp, \mips1|alu1|out~28 , mips1|alu1|out~28, cpu_tb, 1
instance = comp, \mips1|alu1|out~25 , mips1|alu1|out~25, cpu_tb, 1
instance = comp, \mips1|alu1|Mux7~1 , mips1|alu1|Mux7~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux7~2 , mips1|alu1|Mux7~2, cpu_tb, 1
instance = comp, \mips1|alu1|Mux7~5 , mips1|alu1|Mux7~5, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[24]~48 , mips1|alu1|sub_ab[24]~48, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[24]~48 , mips1|alu1|add_ab[24]~48, cpu_tb, 1
instance = comp, \mips1|alu1|Mux7~0 , mips1|alu1|Mux7~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux7~6 , mips1|alu1|Mux7~6, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[24] , mips1|reg_alurslt|out[24], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[24] , mips1|reg_alurslt_s4|out[24], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[18]~feeder , mips1|regm1|mem_rtl_2_bypass[18]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[18] , mips1|regm1|mem_rtl_2_bypass[18], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[25]~83 , mips1|reg_s2_mem|out[25]~83, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[25] , mips1|reg_s2_mem|out[25], cpu_tb, 1
instance = comp, \mips1|alusrc_data3[25]~17 , mips1|alusrc_data3[25]~17, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[25]~18 , mips1|alusrc_data3[25]~18, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[18]~feeder , mips1|regm1|mem_rtl_1_bypass[18]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[18] , mips1|regm1|mem_rtl_1_bypass[18], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[89]~84 , mips1|reg_s2_mem|out[89]~84, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[89] , mips1|reg_s2_mem|out[89], cpu_tb, 1
instance = comp, \mips1|Selector6~0 , mips1|Selector6~0, cpu_tb, 1
instance = comp, \mips1|Selector6~1 , mips1|Selector6~1, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[18]~feeder , mips1|regm1|mem_rtl_0_bypass[18]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[18] , mips1|regm1|mem_rtl_0_bypass[18], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[57]~39 , mips1|reg_s2_mem|out[57]~39, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[57] , mips1|reg_s2_mem|out[57], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[25]~13 , mips1|alusrc_data2[25]~13, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[25]~14 , mips1|alusrc_data2[25]~14, cpu_tb, 1
instance = comp, \mips1|alu1|Mux6~6 , mips1|alu1|Mux6~6, cpu_tb, 1
instance = comp, \mips1|alu1|Mux6~7 , mips1|alu1|Mux6~7, cpu_tb, 1
instance = comp, \mips1|alu1|Mux6~8 , mips1|alu1|Mux6~8, cpu_tb, 1
instance = comp, \mips1|alu1|Mux6~9 , mips1|alu1|Mux6~9, cpu_tb, 1
instance = comp, \mips1|alu1|Mux6~1 , mips1|alu1|Mux6~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux6~2 , mips1|alu1|Mux6~2, cpu_tb, 1
instance = comp, \mips1|alu1|Mux6~0 , mips1|alu1|Mux6~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux6~3 , mips1|alu1|Mux6~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux6~10 , mips1|alu1|Mux6~10, cpu_tb, 1
instance = comp, \mips1|alu1|Mux6~11 , mips1|alu1|Mux6~11, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[25]~50 , mips1|alu1|sub_ab[25]~50, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[25]~50 , mips1|alu1|add_ab[25]~50, cpu_tb, 1
instance = comp, \mips1|alu1|Mux6~13 , mips1|alu1|Mux6~13, cpu_tb, 1
instance = comp, \mips1|alu1|Mux6~14 , mips1|alu1|Mux6~14, cpu_tb, 1
instance = comp, \mips1|alu1|Mux6~4 , mips1|alu1|Mux6~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mux6~5 , mips1|alu1|Mux6~5, cpu_tb, 1
instance = comp, \mips1|alu1|Mux6~12 , mips1|alu1|Mux6~12, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[25] , mips1|reg_alurslt|out[25], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[25] , mips1|reg_alurslt_s4|out[25], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[17]~feeder , mips1|regm1|mem_rtl_1_bypass[17]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[17] , mips1|regm1|mem_rtl_1_bypass[17], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[90]~86 , mips1|reg_s2_mem|out[90]~86, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[90] , mips1|reg_s2_mem|out[90], cpu_tb, 1
instance = comp, \mips1|Selector5~0 , mips1|Selector5~0, cpu_tb, 1
instance = comp, \mips1|Selector5~1 , mips1|Selector5~1, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[17]~feeder , mips1|regm1|mem_rtl_2_bypass[17]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[17] , mips1|regm1|mem_rtl_2_bypass[17], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[26]~85 , mips1|reg_s2_mem|out[26]~85, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[26] , mips1|reg_s2_mem|out[26], cpu_tb, 1
instance = comp, \mips1|alusrc_data3[26]~15 , mips1|alusrc_data3[26]~15, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[26]~16 , mips1|alusrc_data3[26]~16, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[17]~feeder , mips1|regm1|mem_rtl_0_bypass[17]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[17] , mips1|regm1|mem_rtl_0_bypass[17], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[58]~40 , mips1|reg_s2_mem|out[58]~40, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[58] , mips1|reg_s2_mem|out[58], cpu_tb, 1
instance = comp, \mips1|alusrc_data2[26]~11 , mips1|alusrc_data2[26]~11, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[26]~12 , mips1|alusrc_data2[26]~12, cpu_tb, 1
instance = comp, \mips1|alu1|Mux5~6 , mips1|alu1|Mux5~6, cpu_tb, 1
instance = comp, \mips1|alu1|Mux5~7 , mips1|alu1|Mux5~7, cpu_tb, 1
instance = comp, \mips1|alu1|Mux5~8 , mips1|alu1|Mux5~8, cpu_tb, 1
instance = comp, \mips1|alu1|Mux5~9 , mips1|alu1|Mux5~9, cpu_tb, 1
instance = comp, \mips1|alu1|Mux5~0 , mips1|alu1|Mux5~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux5~1 , mips1|alu1|Mux5~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux5~2 , mips1|alu1|Mux5~2, cpu_tb, 1
instance = comp, \mips1|alu1|Mux5~3 , mips1|alu1|Mux5~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux5~10 , mips1|alu1|Mux5~10, cpu_tb, 1
instance = comp, \mips1|alu1|Mux5~11 , mips1|alu1|Mux5~11, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[26]~52 , mips1|alu1|sub_ab[26]~52, cpu_tb, 1
instance = comp, \mips1|alu1|Mux5~13 , mips1|alu1|Mux5~13, cpu_tb, 1
instance = comp, \mips1|alu1|Mux5~14 , mips1|alu1|Mux5~14, cpu_tb, 1
instance = comp, \mips1|alu1|Mux5~4 , mips1|alu1|Mux5~4, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[26]~52 , mips1|alu1|add_ab[26]~52, cpu_tb, 1
instance = comp, \mips1|alu1|Mux5~5 , mips1|alu1|Mux5~5, cpu_tb, 1
instance = comp, \mips1|alu1|Mux5~12 , mips1|alu1|Mux5~12, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[26] , mips1|reg_alurslt|out[26], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[26]~feeder , mips1|reg_alurslt_s4|out[26]~feeder, cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[26] , mips1|reg_alurslt_s4|out[26], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[16]~feeder , mips1|regm1|mem_rtl_1_bypass[16]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[16] , mips1|regm1|mem_rtl_1_bypass[16], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[91]~88 , mips1|reg_s2_mem|out[91]~88, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[91] , mips1|reg_s2_mem|out[91], cpu_tb, 1
instance = comp, \mips1|Selector4~0 , mips1|Selector4~0, cpu_tb, 1
instance = comp, \mips1|Selector4~1 , mips1|Selector4~1, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[16]~feeder , mips1|regm1|mem_rtl_0_bypass[16]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[16] , mips1|regm1|mem_rtl_0_bypass[16], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[59]~41 , mips1|reg_s2_mem|out[59]~41, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[59] , mips1|reg_s2_mem|out[59], cpu_tb, 1
instance = comp, \mips1|alu1|out~4 , mips1|alu1|out~4, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[27]~10 , mips1|alusrc_data2[27]~10, cpu_tb, 1
instance = comp, \mips1|alu1|Mux4~5 , mips1|alu1|Mux4~5, cpu_tb, 1
instance = comp, \mips1|alu1|out~23 , mips1|alu1|out~23, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[16]~feeder , mips1|regm1|mem_rtl_2_bypass[16]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[16] , mips1|regm1|mem_rtl_2_bypass[16], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[27]~87 , mips1|reg_s2_mem|out[27]~87, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[27] , mips1|reg_s2_mem|out[27], cpu_tb, 1
instance = comp, \mips1|alu1|out~22 , mips1|alu1|out~22, cpu_tb, 1
instance = comp, \mips1|alu1|out~24 , mips1|alu1|out~24, cpu_tb, 1
instance = comp, \mips1|alu1|Mux4~4 , mips1|alu1|Mux4~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mux4~2 , mips1|alu1|Mux4~2, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[27]~14 , mips1|alusrc_data3[27]~14, cpu_tb, 1
instance = comp, \mips1|alu1|Mux4~1 , mips1|alu1|Mux4~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux4~3 , mips1|alu1|Mux4~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux4~6 , mips1|alu1|Mux4~6, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[27]~54 , mips1|alu1|sub_ab[27]~54, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[27]~54 , mips1|alu1|add_ab[27]~54, cpu_tb, 1
instance = comp, \mips1|alu1|Mux4~0 , mips1|alu1|Mux4~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux4~7 , mips1|alu1|Mux4~7, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[27] , mips1|reg_alurslt|out[27], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[27] , mips1|reg_alurslt_s4|out[27], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[15]~feeder , mips1|regm1|mem_rtl_2_bypass[15]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[15] , mips1|regm1|mem_rtl_2_bypass[15], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[28]~89 , mips1|reg_s2_mem|out[28]~89, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[28] , mips1|reg_s2_mem|out[28], cpu_tb, 1
instance = comp, \mips1|alu1|out~18 , mips1|alu1|out~18, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[28]~13 , mips1|alusrc_data3[28]~13, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[15]~feeder , mips1|regm1|mem_rtl_1_bypass[15]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[15] , mips1|regm1|mem_rtl_1_bypass[15], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[92]~90 , mips1|reg_s2_mem|out[92]~90, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[92] , mips1|reg_s2_mem|out[92], cpu_tb, 1
instance = comp, \mips1|Selector3~0 , mips1|Selector3~0, cpu_tb, 1
instance = comp, \mips1|Selector3~1 , mips1|Selector3~1, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[15]~feeder , mips1|regm1|mem_rtl_0_bypass[15]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[15] , mips1|regm1|mem_rtl_0_bypass[15], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[60]~42 , mips1|reg_s2_mem|out[60]~42, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[60] , mips1|reg_s2_mem|out[60], cpu_tb, 1
instance = comp, \mips1|alu1|out~3 , mips1|alu1|out~3, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[28]~9 , mips1|alusrc_data2[28]~9, cpu_tb, 1
instance = comp, \mips1|alu1|Mux3~2 , mips1|alu1|Mux3~2, cpu_tb, 1
instance = comp, \mips1|alu1|out~19 , mips1|alu1|out~19, cpu_tb, 1
instance = comp, \mips1|alu1|out~20 , mips1|alu1|out~20, cpu_tb, 1
instance = comp, \mips1|alu1|out~21 , mips1|alu1|out~21, cpu_tb, 1
instance = comp, \mips1|alu1|Mux3~4 , mips1|alu1|Mux3~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mux3~3 , mips1|alu1|Mux3~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux3~5 , mips1|alu1|Mux3~5, cpu_tb, 1
instance = comp, \mips1|alu1|Mux3~6 , mips1|alu1|Mux3~6, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[28]~56 , mips1|alu1|sub_ab[28]~56, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[28]~56 , mips1|alu1|add_ab[28]~56, cpu_tb, 1
instance = comp, \mips1|alu1|Mux3~8 , mips1|alu1|Mux3~8, cpu_tb, 1
instance = comp, \mips1|alu1|Mux3~7 , mips1|alu1|Mux3~7, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[28] , mips1|reg_alurslt|out[28], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[28] , mips1|reg_alurslt_s4|out[28], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[14]~feeder , mips1|regm1|mem_rtl_1_bypass[14]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[14] , mips1|regm1|mem_rtl_1_bypass[14], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[93]~92 , mips1|reg_s2_mem|out[93]~92, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[93] , mips1|reg_s2_mem|out[93], cpu_tb, 1
instance = comp, \mips1|Selector2~0 , mips1|Selector2~0, cpu_tb, 1
instance = comp, \mips1|Selector2~1 , mips1|Selector2~1, cpu_tb, 1
instance = comp, \mips1|alu1|out~16 , mips1|alu1|out~16, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[14]~feeder , mips1|regm1|mem_rtl_2_bypass[14]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[14] , mips1|regm1|mem_rtl_2_bypass[14], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[29]~91 , mips1|reg_s2_mem|out[29]~91, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[29] , mips1|reg_s2_mem|out[29], cpu_tb, 1
instance = comp, \mips1|alu1|out~15 , mips1|alu1|out~15, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[14]~feeder , mips1|regm1|mem_rtl_0_bypass[14]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[14] , mips1|regm1|mem_rtl_0_bypass[14], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[61]~43 , mips1|reg_s2_mem|out[61]~43, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[61] , mips1|reg_s2_mem|out[61], cpu_tb, 1
instance = comp, \mips1|alu1|out~2 , mips1|alu1|out~2, cpu_tb, 1
instance = comp, \mips1|alu1|out~17 , mips1|alu1|out~17, cpu_tb, 1
instance = comp, \mips1|alu1|Mux2~4 , mips1|alu1|Mux2~4, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[29]~8 , mips1|alusrc_data2[29]~8, cpu_tb, 1
instance = comp, \mips1|alu1|Mux2~5 , mips1|alu1|Mux2~5, cpu_tb, 1
instance = comp, \mips1|alu1|Mux2~2 , mips1|alu1|Mux2~2, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[29]~12 , mips1|alusrc_data3[29]~12, cpu_tb, 1
instance = comp, \mips1|alu1|Mux2~1 , mips1|alu1|Mux2~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux2~3 , mips1|alu1|Mux2~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux2~6 , mips1|alu1|Mux2~6, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[29]~58 , mips1|alu1|sub_ab[29]~58, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[29]~58 , mips1|alu1|add_ab[29]~58, cpu_tb, 1
instance = comp, \mips1|alu1|Mux2~0 , mips1|alu1|Mux2~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux2~7 , mips1|alu1|Mux2~7, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[29] , mips1|reg_alurslt|out[29], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[29] , mips1|reg_alurslt_s4|out[29], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[13]~feeder , mips1|regm1|mem_rtl_1_bypass[13]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[13] , mips1|regm1|mem_rtl_1_bypass[13], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[94]~94 , mips1|reg_s2_mem|out[94]~94, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[94] , mips1|reg_s2_mem|out[94], cpu_tb, 1
instance = comp, \mips1|Selector1~0 , mips1|Selector1~0, cpu_tb, 1
instance = comp, \mips1|Selector1~1 , mips1|Selector1~1, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[13]~feeder , mips1|regm1|mem_rtl_0_bypass[13]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_0_bypass[13] , mips1|regm1|mem_rtl_0_bypass[13], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[62]~44 , mips1|reg_s2_mem|out[62]~44, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[62] , mips1|reg_s2_mem|out[62], cpu_tb, 1
instance = comp, \mips1|alu1|out~1 , mips1|alu1|out~1, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[30]~7 , mips1|alusrc_data2[30]~7, cpu_tb, 1
instance = comp, \mips1|alu1|Mux1~5 , mips1|alu1|Mux1~5, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[13]~feeder , mips1|regm1|mem_rtl_2_bypass[13]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[13] , mips1|regm1|mem_rtl_2_bypass[13], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[30]~93 , mips1|reg_s2_mem|out[30]~93, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[30] , mips1|reg_s2_mem|out[30], cpu_tb, 1
instance = comp, \mips1|alu1|out~12 , mips1|alu1|out~12, cpu_tb, 1
instance = comp, \mips1|alu1|out~13 , mips1|alu1|out~13, cpu_tb, 1
instance = comp, \mips1|alu1|out~14 , mips1|alu1|out~14, cpu_tb, 1
instance = comp, \mips1|alu1|Mux1~4 , mips1|alu1|Mux1~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mux1~2 , mips1|alu1|Mux1~2, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[30]~11 , mips1|alusrc_data3[30]~11, cpu_tb, 1
instance = comp, \mips1|alu1|Mux1~1 , mips1|alu1|Mux1~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux1~3 , mips1|alu1|Mux1~3, cpu_tb, 1
instance = comp, \mips1|alu1|Mux1~6 , mips1|alu1|Mux1~6, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[30]~60 , mips1|alu1|add_ab[30]~60, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[30]~60 , mips1|alu1|sub_ab[30]~60, cpu_tb, 1
instance = comp, \mips1|alu1|Mux1~0 , mips1|alu1|Mux1~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux1~7 , mips1|alu1|Mux1~7, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[30] , mips1|reg_alurslt|out[30], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[30] , mips1|reg_alurslt_s4|out[30], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[63]~45 , mips1|reg_s2_mem|out[63]~45, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[63] , mips1|reg_s2_mem|out[63], cpu_tb, 1
instance = comp, \mips1|alu1|out~0 , mips1|alu1|out~0, cpu_tb, 1
instance = comp, \mips1|alusrc_data2[31]~6 , mips1|alusrc_data2[31]~6, cpu_tb, 1
instance = comp, \mips1|alu1|Mux0~5 , mips1|alu1|Mux0~5, cpu_tb, 1
instance = comp, \mips1|alu1|Mux0~2 , mips1|alu1|Mux0~2, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[12]~feeder , mips1|regm1|mem_rtl_2_bypass[12]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[12] , mips1|regm1|mem_rtl_2_bypass[12], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[31]~95 , mips1|reg_s2_mem|out[31]~95, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[31] , mips1|reg_s2_mem|out[31], cpu_tb, 1
instance = comp, \mips1|alu1|out~9 , mips1|alu1|out~9, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[31]~10 , mips1|alusrc_data3[31]~10, cpu_tb, 1
instance = comp, \mips1|alu1|Mux0~1 , mips1|alu1|Mux0~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux0~3 , mips1|alu1|Mux0~3, cpu_tb, 1
instance = comp, \mips1|alu1|out~10 , mips1|alu1|out~10, cpu_tb, 1
instance = comp, \mips1|alu1|out~11 , mips1|alu1|out~11, cpu_tb, 1
instance = comp, \mips1|alu1|Mux0~4 , mips1|alu1|Mux0~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mux0~6 , mips1|alu1|Mux0~6, cpu_tb, 1
instance = comp, \mips1|alu1|add_ab[31]~62 , mips1|alu1|add_ab[31]~62, cpu_tb, 1
instance = comp, \mips1|alu1|sub_ab[31]~62 , mips1|alu1|sub_ab[31]~62, cpu_tb, 1
instance = comp, \mips1|alu1|Mux0~0 , mips1|alu1|Mux0~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux0~7 , mips1|alu1|Mux0~7, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[31] , mips1|reg_alurslt|out[31], cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[12]~feeder , mips1|regm1|mem_rtl_1_bypass[12]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_1_bypass[12] , mips1|regm1|mem_rtl_1_bypass[12], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[95]~49 , mips1|reg_s2_mem|out[95]~49, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[95] , mips1|reg_s2_mem|out[95], cpu_tb, 1
instance = comp, \mips1|Selector0~0 , mips1|Selector0~0, cpu_tb, 1
instance = comp, \mips1|Selector0~1 , mips1|Selector0~1, cpu_tb, 1
instance = comp, \mips1|alu1|Mux31~4 , mips1|alu1|Mux31~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mux31~6 , mips1|alu1|Mux31~6, cpu_tb, 1
instance = comp, \mips1|alu1|Mux31~7 , mips1|alu1|Mux31~7, cpu_tb, 1
instance = comp, \mips1|alu1|Mux31~8 , mips1|alu1|Mux31~8, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[11]~feeder , mips1|regm1|mem_rtl_2_bypass[11]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem_rtl_2_bypass[11] , mips1|regm1|mem_rtl_2_bypass[11], cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[0]~48 , mips1|reg_s2_mem|out[0]~48, cpu_tb, 1
instance = comp, \mips1|reg_s2_mem|out[0] , mips1|reg_s2_mem|out[0], cpu_tb, 1
instance = comp, \mips1|alusrc_data3[0]~3 , mips1|alusrc_data3[0]~3, cpu_tb, 1
instance = comp, \mips1|alusrc_data3[0]~4 , mips1|alusrc_data3[0]~4, cpu_tb, 1
instance = comp, \mips1|alu1|Mult0|auto_generated|le3a[0] , mips1|alu1|Mult0|auto_generated|le3a[0], cpu_tb, 1
instance = comp, \mips1|alu1|Mult0|auto_generated|op_3~0 , mips1|alu1|Mult0|auto_generated|op_3~0, cpu_tb, 1
instance = comp, \mips1|alu1|Mux31~9 , mips1|alu1|Mux31~9, cpu_tb, 1
instance = comp, \mips1|alu1|Mux31~10 , mips1|alu1|Mux31~10, cpu_tb, 1
instance = comp, \mips1|alu1|Mux31~11 , mips1|alu1|Mux31~11, cpu_tb, 1
instance = comp, \mips1|alu1|Mux31~12 , mips1|alu1|Mux31~12, cpu_tb, 1
instance = comp, \mips1|alu1|Mux31~13 , mips1|alu1|Mux31~13, cpu_tb, 1
instance = comp, \mips1|alu1|Mux31~14 , mips1|alu1|Mux31~14, cpu_tb, 1
instance = comp, \mips1|alu1|Mux31~15 , mips1|alu1|Mux31~15, cpu_tb, 1
instance = comp, \mips1|alu1|Mux31~16 , mips1|alu1|Mux31~16, cpu_tb, 1
instance = comp, \mips1|alu1|Mux31~17 , mips1|alu1|Mux31~17, cpu_tb, 1
instance = comp, \mips1|reg_alurslt|out[0] , mips1|reg_alurslt|out[0], cpu_tb, 1
instance = comp, \mips1|reg_alurslt_s4|out[0] , mips1|reg_alurslt_s4|out[0], cpu_tb, 1
instance = comp, \mips1|regm1|mem[11][0]~feeder , mips1|regm1|mem[11][0]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|Decoder0~0 , mips1|regm1|Decoder0~0, cpu_tb, 1
instance = comp, \mips1|regm1|mem[11][0] , mips1|regm1|mem[11][0], cpu_tb, 1
instance = comp, \mips1|regm1|mem[11][1]~feeder , mips1|regm1|mem[11][1]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem[11][1] , mips1|regm1|mem[11][1], cpu_tb, 1
instance = comp, \mips1|regm1|mem[11][2]~feeder , mips1|regm1|mem[11][2]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem[11][2] , mips1|regm1|mem[11][2], cpu_tb, 1
instance = comp, \mips1|regm1|mem[11][3]~feeder , mips1|regm1|mem[11][3]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem[11][3] , mips1|regm1|mem[11][3], cpu_tb, 1
instance = comp, \mips1|regm1|Decoder0~1 , mips1|regm1|Decoder0~1, cpu_tb, 1
instance = comp, \mips1|regm1|mem[9][0] , mips1|regm1|mem[9][0], cpu_tb, 1
instance = comp, \mips1|regm1|mem[9][1]~feeder , mips1|regm1|mem[9][1]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem[9][1] , mips1|regm1|mem[9][1], cpu_tb, 1
instance = comp, \mips1|regm1|mem[9][2]~feeder , mips1|regm1|mem[9][2]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem[9][2] , mips1|regm1|mem[9][2], cpu_tb, 1
instance = comp, \mips1|regm1|mem[9][3] , mips1|regm1|mem[9][3], cpu_tb, 1
instance = comp, \mips1|regm1|Decoder0~2 , mips1|regm1|Decoder0~2, cpu_tb, 1
instance = comp, \mips1|regm1|mem[8][0] , mips1|regm1|mem[8][0], cpu_tb, 1
instance = comp, \mips1|regm1|mem[8][1]~feeder , mips1|regm1|mem[8][1]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem[8][1] , mips1|regm1|mem[8][1], cpu_tb, 1
instance = comp, \mips1|regm1|mem[8][2]~feeder , mips1|regm1|mem[8][2]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem[8][2] , mips1|regm1|mem[8][2], cpu_tb, 1
instance = comp, \mips1|regm1|mem[8][3] , mips1|regm1|mem[8][3], cpu_tb, 1
instance = comp, \mips1|regm1|Decoder0~3 , mips1|regm1|Decoder0~3, cpu_tb, 1
instance = comp, \mips1|regm1|mem[3][0] , mips1|regm1|mem[3][0], cpu_tb, 1
instance = comp, \mips1|regm1|mem[3][1]~feeder , mips1|regm1|mem[3][1]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem[3][1] , mips1|regm1|mem[3][1], cpu_tb, 1
instance = comp, \mips1|regm1|mem[3][2] , mips1|regm1|mem[3][2], cpu_tb, 1
instance = comp, \mips1|regm1|mem[3][3]~feeder , mips1|regm1|mem[3][3]~feeder, cpu_tb, 1
instance = comp, \mips1|regm1|mem[3][3] , mips1|regm1|mem[3][3], cpu_tb, 1
