---
qno: 14
year: 2022
type: msq
option_a: Each cache block in WB and WT has a dirty bit
option_b: Every write hit in WB leads to a data transfer from cache to main memory. 
option_c: Eviction of a block from WT will not lead to data transfer from cache to main memory
option_d: A read miss in WB will never lead to eviction of a dirty block from WB
answer: abd
---

Let WB and WT be two set associative cache organizations that use LRU algorithm for cache block replacement. WB is a write back cache and WT is a write through cache. Which of the following statements is/are FALSE?

{% contentfor explaination %}
{% endcontentfor %}