# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 18:07:37  March 09, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		blinkingLed_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CGXFC5C6F27C7
set_global_assignment -name TOP_LEVEL_ENTITY Verilog1
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:07:37  MARCH 09, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "<None>"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT NONE -section_id eda_simulation
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_R20 -to CLOCK_50
set_location_assignment PIN_H9 -to LED[7]
set_location_assignment PIN_H8 -to LED[6]
set_location_assignment PIN_B6 -to LED[5]
set_location_assignment PIN_A5 -to LED[4]
set_location_assignment PIN_E9 -to LED[3]
set_location_assignment PIN_D8 -to LED[2]
set_location_assignment PIN_K6 -to LED[1]
set_location_assignment PIN_L7 -to LED[0]
set_global_assignment -name VERILOG_FILE Verilog1.v
set_global_assignment -name VERILOG_FILE System/synthesis/submodules/System_sysid_qsys.v
set_global_assignment -name SYSTEMVERILOG_FILE System/synthesis/submodules/System_rsp_xbar_mux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE System/synthesis/submodules/System_rsp_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE System/synthesis/submodules/System_rsp_xbar_demux_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE System/synthesis/submodules/System_rsp_xbar_demux.sv
set_global_assignment -name VERILOG_FILE System/synthesis/submodules/System_onchip_memory2.v
set_global_assignment -name VERILOG_FILE System/synthesis/submodules/System_nios2_qsys_test_bench.v
set_global_assignment -name VERILOG_FILE System/synthesis/submodules/System_nios2_qsys_oci_test_bench.v
set_global_assignment -name VERILOG_FILE System/synthesis/submodules/System_nios2_qsys_mult_cell.v
set_global_assignment -name VERILOG_FILE System/synthesis/submodules/System_nios2_qsys_jtag_debug_module_wrapper.v
set_global_assignment -name VERILOG_FILE System/synthesis/submodules/System_nios2_qsys_jtag_debug_module_tck.v
set_global_assignment -name VERILOG_FILE System/synthesis/submodules/System_nios2_qsys_jtag_debug_module_sysclk.v
set_global_assignment -name VERILOG_FILE System/synthesis/submodules/System_nios2_qsys.v
set_global_assignment -name VERILOG_FILE System/synthesis/submodules/System_led.v
set_global_assignment -name VERILOG_FILE System/synthesis/submodules/System_jtag_uart.v
set_global_assignment -name SYSTEMVERILOG_FILE System/synthesis/submodules/System_irq_mapper.sv
set_global_assignment -name SYSTEMVERILOG_FILE System/synthesis/submodules/System_id_router_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE System/synthesis/submodules/System_id_router.sv
set_global_assignment -name SYSTEMVERILOG_FILE System/synthesis/submodules/System_cmd_xbar_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE System/synthesis/submodules/System_cmd_xbar_demux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE System/synthesis/submodules/System_cmd_xbar_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE System/synthesis/submodules/System_addr_router_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE System/synthesis/submodules/System_addr_router.sv
set_global_assignment -name VERILOG_FILE System/synthesis/submodules/altera_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE System/synthesis/submodules/altera_reset_controller.v
set_global_assignment -name SYSTEMVERILOG_FILE System/synthesis/submodules/altera_merlin_traffic_limiter.sv
set_global_assignment -name SYSTEMVERILOG_FILE System/synthesis/submodules/altera_merlin_slave_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE System/synthesis/submodules/altera_merlin_slave_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE System/synthesis/submodules/altera_merlin_master_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE System/synthesis/submodules/altera_merlin_master_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE System/synthesis/submodules/altera_merlin_burst_uncompressor.sv
set_global_assignment -name SYSTEMVERILOG_FILE System/synthesis/submodules/altera_merlin_arbitrator.sv
set_global_assignment -name VERILOG_FILE System/synthesis/submodules/altera_avalon_st_pipeline_base.v
set_global_assignment -name VERILOG_FILE System/synthesis/submodules/altera_avalon_sc_fifo.v
set_global_assignment -name VERILOG_FILE System/synthesis/System.v
set_global_assignment -name QSYS_FILE System.qsys
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top