

================================================================
== Vitis HLS Report for 'rdc_mont_2'
================================================================
* Date:           Tue May 20 14:36:15 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      190|      352|  1.900 us|  3.520 us|  190|  352|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max   | min | max |                      Type                      |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+
        |grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196  |rdc_mont_2_Pipeline_VITIS_LOOP_180_1  |       10|       10|   0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205  |rdc_mont_2_Pipeline_VITIS_LOOP_185_3  |        2|       17|  20.000 ns|  0.170 us|    1|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222  |rdc_mont_2_Pipeline_VITIS_LOOP_206_5  |       11|       17|   0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_184_2  |       56|      176|    7 ~ 22|          -|          -|     8|        no|
        |- VITIS_LOOP_202_4  |      119|      161|   17 ~ 23|          -|          -|     7|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1418|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   16|    3415|   3740|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    432|    -|
|Register         |        -|    -|     763|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|    4178|   5590|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|       3|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |mul_32ns_32ns_64_2_1_U1477                       |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1478                       |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1479                       |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |mul_32ns_32ns_64_2_1_U1480                       |mul_32ns_32ns_64_2_1                  |        0|   4|   165|    50|    0|
    |grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196  |rdc_mont_2_Pipeline_VITIS_LOOP_180_1  |        0|   0|     6|    76|    0|
    |grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205  |rdc_mont_2_Pipeline_VITIS_LOOP_185_3  |        0|   0|  1374|  1717|    0|
    |grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222  |rdc_mont_2_Pipeline_VITIS_LOOP_206_5  |        0|   0|  1375|  1747|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                      |        0|  16|  3415|  3740|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln184_fu_290_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln185_fu_306_p2     |         +|   0|  0|  13|           4|           3|
    |add_ln196_fu_461_p2     |         +|   0|  0|  14|           9|           9|
    |add_ln202_4_fu_560_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln202_fu_528_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln204_fu_508_p2     |         +|   0|  0|  39|          32|           2|
    |add_ln217_fu_586_p2     |         +|   0|  0|  14|           9|           9|
    |add_ln223_fu_724_p2     |         +|   0|  0|  14|           9|           6|
    |t_fu_698_p2             |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_648_p2       |         +|   0|  0|  71|          64|          64|
    |u_41_fu_444_p2          |         +|   0|  0|  71|          64|          64|
    |v_42_fu_350_p2          |         +|   0|  0|  71|          64|          64|
    |v_44_fu_604_p2          |         +|   0|  0|  71|          64|          64|
    |v_46_fu_394_p2          |         +|   0|  0|  71|          64|          64|
    |v_fu_717_p2             |         +|   0|  0|  71|          64|          64|
    |sub66_fu_522_p2         |         -|   0|  0|  39|           4|          32|
    |and_ln105_4_fu_680_p2   |       and|   0|  0|  64|          64|          64|
    |and_ln105_fu_426_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln184_fu_284_p2    |      icmp|   0|  0|  13|           4|           5|
    |icmp_ln202_fu_493_p2    |      icmp|   0|  0|  13|           4|           2|
    |icmp_ln203_fu_502_p2    |      icmp|   0|  0|  39|          32|           1|
    |PKB_we0                 |        or|   0|  0|   8|           1|           8|
    |or_ln105_12_fu_625_p2   |        or|   0|  0|  64|          64|          64|
    |or_ln105_fu_371_p2      |        or|   0|  0|  64|          64|          64|
    |count_4_fu_514_p3       |    select|   0|  0|  32|           1|          32|
    |xor_ln105_64_fu_366_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_65_fu_377_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_66_fu_408_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_67_fu_616_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_68_fu_620_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_69_fu_631_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_70_fu_662_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_fu_362_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1418|        1211|        1204|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |PKB_address0        |  20|          4|    6|         24|
    |PKB_address0_local  |  20|          4|    6|         24|
    |PKB_ce0             |  20|          4|    1|          4|
    |PKB_d0              |   9|          2|   64|        128|
    |PKB_d0_local        |  20|          4|   64|        256|
    |PKB_we0             |   9|          2|    8|         16|
    |PKB_we0_local       |   9|          2|    8|         16|
    |ap_NS_fsm           |  65|         16|    1|         16|
    |count_fu_114        |   9|          2|   32|         64|
    |grp_fu_956_ce       |  14|          3|    1|          3|
    |grp_fu_956_p0       |  14|          3|   32|         96|
    |grp_fu_956_p1       |  14|          3|   32|         96|
    |grp_fu_960_ce       |  14|          3|    1|          3|
    |grp_fu_960_p0       |  14|          3|   32|         96|
    |grp_fu_960_p1       |  14|          3|   32|         96|
    |grp_fu_964_ce       |  14|          3|    1|          3|
    |grp_fu_964_p0       |  14|          3|   32|         96|
    |grp_fu_964_p1       |  14|          3|   32|         96|
    |grp_fu_968_ce       |  14|          3|    1|          3|
    |grp_fu_968_p0       |  14|          3|   32|         96|
    |grp_fu_968_p1       |  14|          3|   32|         96|
    |i_7_fu_78           |   9|          2|    4|          8|
    |i_8_fu_130          |   9|          2|    4|          8|
    |indvars_iv_fu_126   |   9|          2|    4|          8|
    |ma_address0_local   |  20|          4|    4|         16|
    |u_024_fu_82         |   9|          2|   64|        128|
    |u_fu_118            |   9|          2|   64|        128|
    |v_025_fu_86         |   9|          2|   64|        128|
    |v_36_fu_122         |   9|          2|   64|        128|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 432|         94|  722|       1880|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |add_ln185_reg_833                                             |   4|   0|    4|          0|
    |ap_CS_fsm                                                     |  15|   0|   15|          0|
    |count_fu_114                                                  |  32|   0|   32|          0|
    |grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196_ap_start_reg  |   1|   0|    1|          0|
    |grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205_ap_start_reg  |   1|   0|    1|          0|
    |grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222_ap_start_reg  |   1|   0|    1|          0|
    |i_7_fu_78                                                     |   4|   0|    4|          0|
    |i_8_fu_130                                                    |   4|   0|    4|          0|
    |i_9_reg_893                                                   |   4|   0|    4|          0|
    |indvars_iv_fu_126                                             |   4|   0|    4|          0|
    |lshr_ln6_reg_936                                              |   6|   0|    6|          0|
    |reg_243                                                       |  64|   0|   64|          0|
    |sub66_reg_902                                                 |  32|   0|   32|          0|
    |t_reg_951                                                     |  64|   0|   64|          0|
    |tmp_s_reg_811                                                 |   6|   0|    6|          0|
    |trunc_ln184_reg_825                                           |   3|   0|    3|          0|
    |trunc_ln202_5_reg_925                                         |   3|   0|    3|          0|
    |trunc_ln202_reg_920                                           |   3|   0|    3|          0|
    |u_024_fu_82                                                   |  64|   0|   64|          0|
    |u_41_reg_888                                                  |  64|   0|   64|          0|
    |u_fu_118                                                      |  64|   0|   64|          0|
    |v_025_fu_86                                                   |  64|   0|   64|          0|
    |v_36_fu_122                                                   |  64|   0|   64|          0|
    |v_36_load_1_reg_915                                           |  64|   0|   64|          0|
    |v_42_reg_881                                                  |  64|   0|   64|          0|
    |v_44_reg_944                                                  |  64|   0|   64|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 763|   0|  763|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|    rdc_mont.2|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|    rdc_mont.2|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|    rdc_mont.2|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|    rdc_mont.2|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|    rdc_mont.2|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|    rdc_mont.2|  return value|
|ma_address0   |  out|    4|   ap_memory|            ma|         array|
|ma_ce0        |  out|    1|   ap_memory|            ma|         array|
|ma_q0         |   in|   64|   ap_memory|            ma|         array|
|PKB_address0  |  out|    6|   ap_memory|           PKB|         array|
|PKB_ce0       |  out|    1|   ap_memory|           PKB|         array|
|PKB_we0       |  out|    8|   ap_memory|           PKB|         array|
|PKB_d0        |  out|   64|   ap_memory|           PKB|         array|
|PKB_q0        |   in|   64|   ap_memory|           PKB|         array|
|mc            |   in|    9|     ap_none|            mc|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 
8 --> 9 14 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 8 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_7 = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 16 'alloca' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%u_024 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 17 'alloca' 'u_024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%v_025 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 18 'alloca' 'v_025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mc_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %mc"   --->   Operation 19 'read' 'mc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%t_20_loc = alloca i32 1"   --->   Operation 20 'alloca' 't_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%u_39_loc = alloca i32 1"   --->   Operation 21 'alloca' 'u_39_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%v_43_loc = alloca i32 1"   --->   Operation 22 'alloca' 'v_43_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%t_loc = alloca i32 1"   --->   Operation 23 'alloca' 't_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%u_35_loc = alloca i32 1"   --->   Operation 24 'alloca' 'u_35_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%v_39_loc = alloca i32 1"   --->   Operation 25 'alloca' 'v_39_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %mc_read, i32 3, i32 8"   --->   Operation 26 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (5.07ns)   --->   "%call_ln0 = call void @rdc_mont.2_Pipeline_VITIS_LOOP_180_1, i64 %PKB, i6 %tmp_s, i9 %mc_read"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 5.07> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %v_025" [src/generic/fp_generic.c:178]   --->   Operation 28 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 0, i64 %u_024" [src/generic/fp_generic.c:178]   --->   Operation 29 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 0, i4 %i_7" [src/generic/fp_generic.c:177]   --->   Operation 30 'store' 'store_ln177' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.91>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %PKB"   --->   Operation 31 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (4.91ns)   --->   "%call_ln0 = call void @rdc_mont.2_Pipeline_VITIS_LOOP_180_1, i64 %PKB, i6 %tmp_s, i9 %mc_read"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 4.91> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln184 = br void %VITIS_LOOP_185_3" [src/generic/fp_generic.c:184]   --->   Operation 33 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.81>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i = load i4 %i_7" [src/generic/fp_generic.c:184]   --->   Operation 34 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%u_36 = load i64 %u_024"   --->   Operation 35 'load' 'u_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%v_40 = load i64 %v_025"   --->   Operation 36 'load' 'v_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.73ns)   --->   "%icmp_ln184 = icmp_eq  i4 %i, i4 8" [src/generic/fp_generic.c:184]   --->   Operation 37 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.73ns)   --->   "%add_ln184 = add i4 %i, i4 1" [src/generic/fp_generic.c:184]   --->   Operation 38 'add' 'add_ln184' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %icmp_ln184, void %VITIS_LOOP_185_3.split, void %for.body56.preheader" [src/generic/fp_generic.c:184]   --->   Operation 39 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i4 %i" [src/generic/fp_generic.c:184]   --->   Operation 40 'trunc' 'trunc_ln184' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln185_4 = zext i3 %trunc_ln184" [src/generic/fp_generic.c:185]   --->   Operation 41 'zext' 'zext_ln185_4' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.65ns)   --->   "%add_ln185 = add i4 %zext_ln185_4, i4 14" [src/generic/fp_generic.c:185]   --->   Operation 42 'add' 'add_ln185' <Predicate = (!icmp_ln184)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [2/2] (5.07ns)   --->   "%call_ln184 = call void @rdc_mont.2_Pipeline_VITIS_LOOP_185_3, i64 %v_40, i64 %u_36, i3 %trunc_ln184, i4 %add_ln185, i9 %mc_read, i64 %PKB, i3 %trunc_ln184, i64 %v_39_loc, i64 %u_35_loc, i64 %t_loc, i64 %p503p1_1" [src/generic/fp_generic.c:184]   --->   Operation 43 'call' 'call_ln184' <Predicate = (!icmp_ln184)> <Delay = 5.07> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %add_ln184, i4 %i_7" [src/generic/fp_generic.c:177]   --->   Operation 44 'store' 'store_ln177' <Predicate = (!icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%count = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 45 'alloca' 'count' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%u = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 46 'alloca' 'u' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%v_36 = alloca i32 1" [src/generic/fp_generic.c:178]   --->   Operation 47 'alloca' 'v_36' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 48 'alloca' 'indvars_iv' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%i_8 = alloca i32 1" [src/generic/fp_generic.c:177]   --->   Operation 49 'alloca' 'i_8' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 8, i4 %i_8" [src/generic/fp_generic.c:177]   --->   Operation 50 'store' 'store_ln177' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 1, i4 %indvars_iv"   --->   Operation 51 'store' 'store_ln0' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_40, i64 %v_36" [src/generic/fp_generic.c:178]   --->   Operation 52 'store' 'store_ln178' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_36, i64 %u" [src/generic/fp_generic.c:178]   --->   Operation 53 'store' 'store_ln178' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln177 = store i32 3, i32 %count" [src/generic/fp_generic.c:177]   --->   Operation 54 'store' 'store_ln177' <Predicate = (icmp_ln184)> <Delay = 1.58>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.body56" [src/generic/fp_generic.c:202]   --->   Operation 55 'br' 'br_ln202' <Predicate = (icmp_ln184)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i3 %trunc_ln184" [src/generic/fp_generic.c:185]   --->   Operation 56 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln184 = call void @rdc_mont.2_Pipeline_VITIS_LOOP_185_3, i64 %v_40, i64 %u_36, i3 %trunc_ln184, i4 %add_ln185, i9 %mc_read, i64 %PKB, i3 %trunc_ln184, i64 %v_39_loc, i64 %u_35_loc, i64 %t_loc, i64 %p503p1_1" [src/generic/fp_generic.c:184]   --->   Operation 57 'call' 'call_ln184' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%ma_addr_7 = getelementptr i64 %ma, i32 0, i32 %zext_ln185" [src/generic/fp_generic.c:193]   --->   Operation 58 'getelementptr' 'ma_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (3.25ns)   --->   "%ma_load_7 = load i4 %ma_addr_7" [src/generic/fp_generic.c:193]   --->   Operation 59 'load' 'ma_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%v_39_loc_load = load i64 %v_39_loc"   --->   Operation 60 'load' 'v_39_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/2] ( I:3.25ns O:3.25ns )   --->   "%ma_load_7 = load i4 %ma_addr_7" [src/generic/fp_generic.c:193]   --->   Operation 61 'load' 'ma_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_5 : Operation 62 [1/1] (3.52ns)   --->   "%v_42 = add i64 %ma_load_7, i64 %v_39_loc_load" [src/generic/fp_generic.c:193]   --->   Operation 62 'add' 'v_42' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.04>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%u_35_loc_load = load i64 %u_35_loc"   --->   Operation 63 'load' 'u_35_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%t_loc_load = load i64 %t_loc"   --->   Operation 64 'load' 't_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node v_46)   --->   "%xor_ln105 = xor i64 %v_39_loc_load, i64 %v_42" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 65 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node v_46)   --->   "%xor_ln105_64 = xor i64 %ma_load_7, i64 %v_39_loc_load" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 66 'xor' 'xor_ln105_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node v_46)   --->   "%or_ln105 = or i64 %xor_ln105_64, i64 %xor_ln105" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 67 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node v_46)   --->   "%xor_ln105_65 = xor i64 %or_ln105, i64 %v_42" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 68 'xor' 'xor_ln105_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node v_46)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_65, i32 63" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 69 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node v_46)   --->   "%zext_ln105 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:193]   --->   Operation 70 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (3.52ns) (out node of the LUT)   --->   "%v_46 = add i64 %u_35_loc_load, i64 %zext_ln105" [src/generic/fp_generic.c:194]   --->   Operation 71 'add' 'v_46' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node u_41)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %v_46, i64 63" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 72 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node u_41)   --->   "%xor_ln105_66 = xor i1 %bit_sel1, i1 1" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 73 'xor' 'xor_ln105_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node u_41)   --->   "%trunc_ln105 = trunc i64 %v_46" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 74 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node u_41)   --->   "%xor_ln105_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_66, i63 %trunc_ln105" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 75 'bitconcatenate' 'xor_ln105_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node u_41)   --->   "%and_ln105 = and i64 %u_35_loc_load, i64 %xor_ln105_s" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 76 'and' 'and_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node u_41)   --->   "%carry_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105, i32 63" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 77 'bitselect' 'carry_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node u_41)   --->   "%zext_ln105_21 = zext i1 %carry_20" [src/config.h:105->src/generic/fp_generic.c:194]   --->   Operation 78 'zext' 'zext_ln105_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (3.52ns) (out node of the LUT)   --->   "%u_41 = add i64 %t_loc_load, i64 %zext_ln105_21" [src/generic/fp_generic.c:195]   --->   Operation 79 'add' 'u_41' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln184, i3 0" [src/generic/fp_generic.c:196]   --->   Operation 80 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i6 %shl_ln1" [src/generic/fp_generic.c:196]   --->   Operation 81 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (1.82ns)   --->   "%add_ln196 = add i9 %zext_ln196, i9 %mc_read" [src/generic/fp_generic.c:196]   --->   Operation 82 'add' 'add_ln196' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln196, i32 3, i32 8" [src/generic/fp_generic.c:196]   --->   Operation 83 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln196_2 = zext i6 %lshr_ln4" [src/generic/fp_generic.c:196]   --->   Operation 84 'zext' 'zext_ln196_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%PKB_addr = getelementptr i64 %PKB, i32 0, i32 %zext_ln196_2" [src/generic/fp_generic.c:196]   --->   Operation 85 'getelementptr' 'PKB_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln196 = store void @_ssdm_op_Write.bram.i64, i6 %PKB_addr, i64 %v_42, i8 255" [src/generic/fp_generic.c:196]   --->   Operation 86 'store' 'store_ln196' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_6 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %v_46, i64 %v_025" [src/generic/fp_generic.c:178]   --->   Operation 87 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:177]   --->   Operation 88 'speclooptripcount' 'speclooptripcount_ln177' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/generic/fp_generic.c:184]   --->   Operation 89 'specloopname' 'specloopname_ln184' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %u_41, i64 %u_024" [src/generic/fp_generic.c:178]   --->   Operation 90 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln184 = br void %VITIS_LOOP_185_3" [src/generic/fp_generic.c:184]   --->   Operation 91 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 5.80>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%i_9 = load i4 %i_8" [src/generic/fp_generic.c:202]   --->   Operation 92 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (1.73ns)   --->   "%icmp_ln202 = icmp_eq  i4 %i_9, i4 15" [src/generic/fp_generic.c:202]   --->   Operation 93 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202, void %for.body56.split, void %for.end120" [src/generic/fp_generic.c:202]   --->   Operation 94 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%count_load = load i32 %count" [src/generic/fp_generic.c:204]   --->   Operation 95 'load' 'count_load' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (2.55ns)   --->   "%icmp_ln203 = icmp_ne  i32 %count_load, i32 0" [src/generic/fp_generic.c:203]   --->   Operation 96 'icmp' 'icmp_ln203' <Predicate = (!icmp_ln202)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (2.55ns)   --->   "%add_ln204 = add i32 %count_load, i32 4294967295" [src/generic/fp_generic.c:204]   --->   Operation 97 'add' 'add_ln204' <Predicate = (!icmp_ln202)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.69ns)   --->   "%count_4 = select i1 %icmp_ln203, i32 %add_ln204, i32 0" [src/generic/fp_generic.c:203]   --->   Operation 98 'select' 'count_4' <Predicate = (!icmp_ln202)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (2.55ns)   --->   "%sub66 = sub i32 8, i32 %count_4" [src/generic/fp_generic.c:203]   --->   Operation 99 'sub' 'sub66' <Predicate = (!icmp_ln202)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (1.73ns)   --->   "%add_ln202 = add i4 %i_9, i4 1" [src/generic/fp_generic.c:202]   --->   Operation 100 'add' 'add_ln202' <Predicate = (!icmp_ln202)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln177 = store i4 %add_ln202, i4 %i_8" [src/generic/fp_generic.c:177]   --->   Operation 101 'store' 'store_ln177' <Predicate = (!icmp_ln202)> <Delay = 1.58>
ST_8 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln177 = store i32 %count_4, i32 %count" [src/generic/fp_generic.c:177]   --->   Operation 102 'store' 'store_ln177' <Predicate = (!icmp_ln202)> <Delay = 1.58>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%ma_addr = getelementptr i64 %ma, i32 0, i32 15" [src/generic/fp_generic.c:222]   --->   Operation 103 'getelementptr' 'ma_addr' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_8 : Operation 104 [2/2] (3.25ns)   --->   "%ma_load = load i4 %ma_addr" [src/generic/fp_generic.c:222]   --->   Operation 104 'load' 'ma_load' <Predicate = (icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 9 <SV = 4> <Delay = 6.66>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%u_load = load i64 %u"   --->   Operation 105 'load' 'u_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%v_36_load_1 = load i64 %v_36"   --->   Operation 106 'load' 'v_36_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i4 %indvars_iv" [src/generic/fp_generic.c:202]   --->   Operation 107 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i4 %indvars_iv_load" [src/generic/fp_generic.c:202]   --->   Operation 108 'trunc' 'trunc_ln202' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln202_5 = trunc i4 %i_9" [src/generic/fp_generic.c:202]   --->   Operation 109 'trunc' 'trunc_ln202_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [2/2] (6.66ns)   --->   "%call_ln202 = call void @rdc_mont.2_Pipeline_VITIS_LOOP_206_5, i3 %trunc_ln202, i64 %v_36_load_1, i64 %u_load, i32 %sub66, i9 %mc_read, i64 %PKB, i3 %trunc_ln202_5, i64 %v_43_loc, i64 %u_39_loc, i64 %t_20_loc, i64 %p503p1_1" [src/generic/fp_generic.c:202]   --->   Operation 110 'call' 'call_ln202' <Predicate = true> <Delay = 6.66> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 111 [1/1] (1.73ns)   --->   "%add_ln202_4 = add i4 %indvars_iv_load, i4 1" [src/generic/fp_generic.c:202]   --->   Operation 111 'add' 'add_ln202_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (1.58ns)   --->   "%store_ln202 = store i4 %add_ln202_4, i4 %indvars_iv" [src/generic/fp_generic.c:202]   --->   Operation 112 'store' 'store_ln202' <Predicate = true> <Delay = 1.58>

State 10 <SV = 5> <Delay = 3.25>
ST_10 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln202 = call void @rdc_mont.2_Pipeline_VITIS_LOOP_206_5, i3 %trunc_ln202, i64 %v_36_load_1, i64 %u_load, i32 %sub66, i9 %mc_read, i64 %PKB, i3 %trunc_ln202_5, i64 %v_43_loc, i64 %u_39_loc, i64 %t_20_loc, i64 %p503p1_1" [src/generic/fp_generic.c:202]   --->   Operation 113 'call' 'call_ln202' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i4 %i_9" [src/generic/fp_generic.c:214]   --->   Operation 114 'zext' 'zext_ln214' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%ma_addr_8 = getelementptr i64 %ma, i32 0, i32 %zext_ln214" [src/generic/fp_generic.c:214]   --->   Operation 115 'getelementptr' 'ma_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [2/2] (3.25ns)   --->   "%ma_load_8 = load i4 %ma_addr_8" [src/generic/fp_generic.c:214]   --->   Operation 116 'load' 'ma_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln202_5, i3 0" [src/generic/fp_generic.c:217]   --->   Operation 117 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i6 %shl_ln4" [src/generic/fp_generic.c:217]   --->   Operation 118 'zext' 'zext_ln217' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (1.82ns)   --->   "%add_ln217 = add i9 %zext_ln217, i9 %mc_read" [src/generic/fp_generic.c:217]   --->   Operation 119 'add' 'add_ln217' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln217, i32 3, i32 8" [src/generic/fp_generic.c:217]   --->   Operation 120 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 6.77>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%v_43_loc_load = load i64 %v_43_loc"   --->   Operation 121 'load' 'v_43_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/2] ( I:3.25ns O:3.25ns )   --->   "%ma_load_8 = load i4 %ma_addr_8" [src/generic/fp_generic.c:214]   --->   Operation 122 'load' 'ma_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_11 : Operation 123 [1/1] (3.52ns)   --->   "%v_44 = add i64 %ma_load_8, i64 %v_43_loc_load" [src/generic/fp_generic.c:214]   --->   Operation 123 'add' 'v_44' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 7.04>
ST_12 : Operation 124 [1/1] (0.00ns)   --->   "%u_39_loc_load = load i64 %u_39_loc"   --->   Operation 124 'load' 'u_39_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%t_20_loc_load = load i64 %t_20_loc"   --->   Operation 125 'load' 't_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_67 = xor i64 %v_43_loc_load, i64 %v_44" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 126 'xor' 'xor_ln105_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_68 = xor i64 %ma_load_8, i64 %v_43_loc_load" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 127 'xor' 'xor_ln105_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105_12 = or i64 %xor_ln105_68, i64 %xor_ln105_67" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 128 'or' 'or_ln105_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_69 = xor i64 %or_ln105_12, i64 %v_44" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 129 'xor' 'xor_ln105_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_69, i32 63" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 130 'bitselect' 'carry_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_22 = zext i1 %carry_21" [src/config.h:105->src/generic/fp_generic.c:214]   --->   Operation 131 'zext' 'zext_ln105_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %u_39_loc_load, i64 %zext_ln105_22" [src/generic/fp_generic.c:215]   --->   Operation 132 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 133 'bitselect' 'bit_sel7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln105_70 = xor i1 %bit_sel7, i1 1" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 134 'xor' 'xor_ln105_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln105_14 = trunc i64 %tempReg" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 135 'trunc' 'trunc_ln105_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln105_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln105_70, i63 %trunc_ln105_14" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 136 'bitconcatenate' 'xor_ln105_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln105_4 = and i64 %u_39_loc_load, i64 %xor_ln105_3" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 137 'and' 'and_ln105_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%carry_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %and_ln105_4, i32 63" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 138 'bitselect' 'carry_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln105_23 = zext i1 %carry_22" [src/config.h:105->src/generic/fp_generic.c:215]   --->   Operation 139 'zext' 'zext_ln105_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (3.52ns) (out node of the LUT)   --->   "%t = add i64 %t_20_loc_load, i64 %zext_ln105_23" [src/generic/fp_generic.c:216]   --->   Operation 140 'add' 't' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln217_1 = zext i6 %lshr_ln6" [src/generic/fp_generic.c:217]   --->   Operation 141 'zext' 'zext_ln217_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%PKB_addr_2 = getelementptr i64 %PKB, i32 0, i32 %zext_ln217_1" [src/generic/fp_generic.c:217]   --->   Operation 142 'getelementptr' 'PKB_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln217 = store void @_ssdm_op_Write.bram.i64, i6 %PKB_addr_2, i64 %v_44, i8 255" [src/generic/fp_generic.c:217]   --->   Operation 143 'store' 'store_ln217' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_12 : Operation 144 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %tempReg, i64 %v_36" [src/generic/fp_generic.c:178]   --->   Operation 144 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>

State 13 <SV = 8> <Delay = 1.58>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7, i64 7, i64 7" [src/generic/fp_generic.c:177]   --->   Operation 145 'speclooptripcount' 'speclooptripcount_ln177' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [src/generic/fp_generic.c:202]   --->   Operation 146 'specloopname' 'specloopname_ln202' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln178 = store i64 %t, i64 %u" [src/generic/fp_generic.c:178]   --->   Operation 147 'store' 'store_ln178' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.body56" [src/generic/fp_generic.c:202]   --->   Operation 148 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 3.25>
ST_14 : Operation 149 [1/2] ( I:3.25ns O:3.25ns )   --->   "%ma_load = load i4 %ma_addr" [src/generic/fp_generic.c:222]   --->   Operation 149 'load' 'ma_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 15 <SV = 5> <Delay = 6.77>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%v_36_load = load i64 %v_36" [src/generic/fp_generic.c:222]   --->   Operation 150 'load' 'v_36_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (3.52ns)   --->   "%v = add i64 %ma_load, i64 %v_36_load" [src/generic/fp_generic.c:222]   --->   Operation 151 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (1.82ns)   --->   "%add_ln223 = add i9 %mc_read, i9 56" [src/generic/fp_generic.c:223]   --->   Operation 152 'add' 'add_ln223' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %add_ln223, i32 3, i32 8" [src/generic/fp_generic.c:223]   --->   Operation 153 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i6 %lshr_ln3" [src/generic/fp_generic.c:223]   --->   Operation 154 'zext' 'zext_ln223' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%PKB_addr_1 = getelementptr i64 %PKB, i32 0, i32 %zext_ln223" [src/generic/fp_generic.c:223]   --->   Operation 155 'getelementptr' 'PKB_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln223 = store void @_ssdm_op_Write.bram.i64, i6 %PKB_addr_1, i64 %v, i8 255" [src/generic/fp_generic.c:223]   --->   Operation 156 'store' 'store_ln223' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 48> <RAM>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln224 = ret" [src/generic/fp_generic.c:224]   --->   Operation 157 'ret' 'ret_ln224' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ma]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ PKB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p503p1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_7                        (alloca                ) [ 0111111100000000]
u_024                      (alloca                ) [ 0111111100000000]
v_025                      (alloca                ) [ 0111111100000000]
mc_read                    (read                  ) [ 0011111111111111]
t_20_loc                   (alloca                ) [ 0011111111111100]
u_39_loc                   (alloca                ) [ 0011111111111100]
v_43_loc                   (alloca                ) [ 0011111111111100]
t_loc                      (alloca                ) [ 0011111100000000]
u_35_loc                   (alloca                ) [ 0011111100000000]
v_39_loc                   (alloca                ) [ 0011111100000000]
tmp_s                      (partselect            ) [ 0010000000000000]
store_ln178                (store                 ) [ 0000000000000000]
store_ln178                (store                 ) [ 0000000000000000]
store_ln177                (store                 ) [ 0000000000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000000000]
call_ln0                   (call                  ) [ 0000000000000000]
br_ln184                   (br                    ) [ 0000000000000000]
i                          (load                  ) [ 0000000000000000]
u_36                       (load                  ) [ 0000100000000000]
v_40                       (load                  ) [ 0000100000000000]
icmp_ln184                 (icmp                  ) [ 0001111100000000]
add_ln184                  (add                   ) [ 0000000000000000]
br_ln184                   (br                    ) [ 0000000000000000]
trunc_ln184                (trunc                 ) [ 0000111000000000]
zext_ln185_4               (zext                  ) [ 0000000000000000]
add_ln185                  (add                   ) [ 0000100000000000]
store_ln177                (store                 ) [ 0000000000000000]
count                      (alloca                ) [ 0001111111111100]
u                          (alloca                ) [ 0001111111111100]
v_36                       (alloca                ) [ 0001111111111111]
indvars_iv                 (alloca                ) [ 0001111111111100]
i_8                        (alloca                ) [ 0001111111111100]
store_ln177                (store                 ) [ 0000000000000000]
store_ln0                  (store                 ) [ 0000000000000000]
store_ln178                (store                 ) [ 0000000000000000]
store_ln178                (store                 ) [ 0000000000000000]
store_ln177                (store                 ) [ 0000000000000000]
br_ln202                   (br                    ) [ 0000000000000000]
zext_ln185                 (zext                  ) [ 0000000000000000]
call_ln184                 (call                  ) [ 0000000000000000]
ma_addr_7                  (getelementptr         ) [ 0000010000000000]
v_39_loc_load              (load                  ) [ 0000001000000000]
ma_load_7                  (load                  ) [ 0000001000000000]
v_42                       (add                   ) [ 0000001000000000]
u_35_loc_load              (load                  ) [ 0000000000000000]
t_loc_load                 (load                  ) [ 0000000000000000]
xor_ln105                  (xor                   ) [ 0000000000000000]
xor_ln105_64               (xor                   ) [ 0000000000000000]
or_ln105                   (or                    ) [ 0000000000000000]
xor_ln105_65               (xor                   ) [ 0000000000000000]
carry                      (bitselect             ) [ 0000000000000000]
zext_ln105                 (zext                  ) [ 0000000000000000]
v_46                       (add                   ) [ 0000000000000000]
bit_sel1                   (bitselect             ) [ 0000000000000000]
xor_ln105_66               (xor                   ) [ 0000000000000000]
trunc_ln105                (trunc                 ) [ 0000000000000000]
xor_ln105_s                (bitconcatenate        ) [ 0000000000000000]
and_ln105                  (and                   ) [ 0000000000000000]
carry_20                   (bitselect             ) [ 0000000000000000]
zext_ln105_21              (zext                  ) [ 0000000000000000]
u_41                       (add                   ) [ 0000000100000000]
shl_ln1                    (bitconcatenate        ) [ 0000000000000000]
zext_ln196                 (zext                  ) [ 0000000000000000]
add_ln196                  (add                   ) [ 0000000000000000]
lshr_ln4                   (partselect            ) [ 0000000000000000]
zext_ln196_2               (zext                  ) [ 0000000000000000]
PKB_addr                   (getelementptr         ) [ 0000000000000000]
store_ln196                (store                 ) [ 0000000000000000]
store_ln178                (store                 ) [ 0000000000000000]
speclooptripcount_ln177    (speclooptripcount     ) [ 0000000000000000]
specloopname_ln184         (specloopname          ) [ 0000000000000000]
store_ln178                (store                 ) [ 0000000000000000]
br_ln184                   (br                    ) [ 0000000000000000]
i_9                        (load                  ) [ 0000000001100000]
icmp_ln202                 (icmp                  ) [ 0000000011111100]
br_ln202                   (br                    ) [ 0000000000000000]
count_load                 (load                  ) [ 0000000000000000]
icmp_ln203                 (icmp                  ) [ 0000000000000000]
add_ln204                  (add                   ) [ 0000000000000000]
count_4                    (select                ) [ 0000000000000000]
sub66                      (sub                   ) [ 0000000001100000]
add_ln202                  (add                   ) [ 0000000000000000]
store_ln177                (store                 ) [ 0000000000000000]
store_ln177                (store                 ) [ 0000000000000000]
ma_addr                    (getelementptr         ) [ 0000000000000010]
u_load                     (load                  ) [ 0000000000100000]
v_36_load_1                (load                  ) [ 0000000000100000]
indvars_iv_load            (load                  ) [ 0000000000000000]
trunc_ln202                (trunc                 ) [ 0000000000100000]
trunc_ln202_5              (trunc                 ) [ 0000000000100000]
add_ln202_4                (add                   ) [ 0000000000000000]
store_ln202                (store                 ) [ 0000000000000000]
call_ln202                 (call                  ) [ 0000000000000000]
zext_ln214                 (zext                  ) [ 0000000000000000]
ma_addr_8                  (getelementptr         ) [ 0000000000010000]
shl_ln4                    (bitconcatenate        ) [ 0000000000000000]
zext_ln217                 (zext                  ) [ 0000000000000000]
add_ln217                  (add                   ) [ 0000000000000000]
lshr_ln6                   (partselect            ) [ 0000000000011000]
v_43_loc_load              (load                  ) [ 0000000000001000]
ma_load_8                  (load                  ) [ 0000000000001000]
v_44                       (add                   ) [ 0000000000001000]
u_39_loc_load              (load                  ) [ 0000000000000000]
t_20_loc_load              (load                  ) [ 0000000000000000]
xor_ln105_67               (xor                   ) [ 0000000000000000]
xor_ln105_68               (xor                   ) [ 0000000000000000]
or_ln105_12                (or                    ) [ 0000000000000000]
xor_ln105_69               (xor                   ) [ 0000000000000000]
carry_21                   (bitselect             ) [ 0000000000000000]
zext_ln105_22              (zext                  ) [ 0000000000000000]
tempReg                    (add                   ) [ 0000000000000000]
bit_sel7                   (bitselect             ) [ 0000000000000000]
xor_ln105_70               (xor                   ) [ 0000000000000000]
trunc_ln105_14             (trunc                 ) [ 0000000000000000]
xor_ln105_3                (bitconcatenate        ) [ 0000000000000000]
and_ln105_4                (and                   ) [ 0000000000000000]
carry_22                   (bitselect             ) [ 0000000000000000]
zext_ln105_23              (zext                  ) [ 0000000000000000]
t                          (add                   ) [ 0000000000000100]
zext_ln217_1               (zext                  ) [ 0000000000000000]
PKB_addr_2                 (getelementptr         ) [ 0000000000000000]
store_ln217                (store                 ) [ 0000000000000000]
store_ln178                (store                 ) [ 0000000000000000]
speclooptripcount_ln177    (speclooptripcount     ) [ 0000000000000000]
specloopname_ln202         (specloopname          ) [ 0000000000000000]
store_ln178                (store                 ) [ 0000000000000000]
br_ln202                   (br                    ) [ 0000000000000000]
ma_load                    (load                  ) [ 0000000000000001]
v_36_load                  (load                  ) [ 0000000000000000]
v                          (add                   ) [ 0000000000000000]
add_ln223                  (add                   ) [ 0000000000000000]
lshr_ln3                   (partselect            ) [ 0000000000000000]
zext_ln223                 (zext                  ) [ 0000000000000000]
PKB_addr_1                 (getelementptr         ) [ 0000000000000000]
store_ln223                (store                 ) [ 0000000000000000]
ret_ln224                  (ret                   ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ma">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ma"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="PKB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PKB"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mc"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p503p1_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503p1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont.2_Pipeline_VITIS_LOOP_180_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont.2_Pipeline_VITIS_LOOP_185_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i64"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rdc_mont.2_Pipeline_VITIS_LOOP_206_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="i_7_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="u_024_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_024/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="v_025_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_025/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="t_20_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_20_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="u_39_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_39_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="v_43_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_43_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="t_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="u_35_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_35_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="v_39_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_39_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="count_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="u_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="v_36_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_36/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvars_iv_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_8_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_8/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="mc_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="0" index="1" bw="9" slack="0"/>
<pin id="137" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mc_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="ma_addr_7_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="3" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ma_addr_7/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ma_load_7/4 ma_load/8 ma_load_8/10 "/>
</bind>
</comp>

<comp id="153" class="1004" name="PKB_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="6" slack="0"/>
<pin id="157" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr/6 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/6 store_ln217/12 store_ln223/15 "/>
</bind>
</comp>

<comp id="165" class="1004" name="ma_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ma_addr/8 "/>
</bind>
</comp>

<comp id="174" class="1004" name="ma_addr_8_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ma_addr_8/10 "/>
</bind>
</comp>

<comp id="182" class="1004" name="PKB_addr_2_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr_2/12 "/>
</bind>
</comp>

<comp id="189" class="1004" name="PKB_addr_1_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="6" slack="0"/>
<pin id="193" dir="1" index="3" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PKB_addr_1/15 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="0" index="2" bw="6" slack="0"/>
<pin id="200" dir="0" index="3" bw="9" slack="0"/>
<pin id="201" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="64" slack="0"/>
<pin id="208" dir="0" index="2" bw="64" slack="0"/>
<pin id="209" dir="0" index="3" bw="3" slack="0"/>
<pin id="210" dir="0" index="4" bw="4" slack="0"/>
<pin id="211" dir="0" index="5" bw="9" slack="2"/>
<pin id="212" dir="0" index="6" bw="64" slack="0"/>
<pin id="213" dir="0" index="7" bw="3" slack="0"/>
<pin id="214" dir="0" index="8" bw="64" slack="2"/>
<pin id="215" dir="0" index="9" bw="64" slack="2"/>
<pin id="216" dir="0" index="10" bw="64" slack="2"/>
<pin id="217" dir="0" index="11" bw="64" slack="0"/>
<pin id="218" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln184/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="0" index="2" bw="64" slack="0"/>
<pin id="226" dir="0" index="3" bw="64" slack="0"/>
<pin id="227" dir="0" index="4" bw="32" slack="1"/>
<pin id="228" dir="0" index="5" bw="9" slack="4"/>
<pin id="229" dir="0" index="6" bw="64" slack="0"/>
<pin id="230" dir="0" index="7" bw="3" slack="0"/>
<pin id="231" dir="0" index="8" bw="64" slack="4"/>
<pin id="232" dir="0" index="9" bw="64" slack="4"/>
<pin id="233" dir="0" index="10" bw="64" slack="4"/>
<pin id="234" dir="0" index="11" bw="64" slack="0"/>
<pin id="235" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln202/9 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="2"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_36_load_1/9 v_36_load/15 "/>
</bind>
</comp>

<comp id="243" class="1005" name="reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ma_load_7 ma_load_8 ma_load "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_s_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="0"/>
<pin id="249" dir="0" index="1" bw="9" slack="0"/>
<pin id="250" dir="0" index="2" bw="3" slack="0"/>
<pin id="251" dir="0" index="3" bw="5" slack="0"/>
<pin id="252" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln178_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln178_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="64" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln177_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="i_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="2"/>
<pin id="275" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="u_36_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="2"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_36/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="v_40_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="2"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_40/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln184_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln184/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln184_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln184/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln184_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="0"/>
<pin id="298" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln184/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln185_4_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="3" slack="0"/>
<pin id="304" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185_4/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln185_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="2" slack="0"/>
<pin id="309" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln185/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln177_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="4" slack="2"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln177_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="4" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln0_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="4" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln178_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="0"/>
<pin id="330" dir="0" index="1" bw="64" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln178_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln177_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln185_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="v_39_loc_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="4"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_39_loc_load/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="v_42_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="0" index="1" bw="64" slack="0"/>
<pin id="353" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_42/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="u_35_loc_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="5"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_35_loc_load/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="t_loc_load_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="5"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_loc_load/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="xor_ln105_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="364" dir="0" index="1" bw="64" slack="1"/>
<pin id="365" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="xor_ln105_64_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="1"/>
<pin id="368" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="369" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_64/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="or_ln105_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="0"/>
<pin id="373" dir="0" index="1" bw="64" slack="0"/>
<pin id="374" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="xor_ln105_65_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="0"/>
<pin id="379" dir="0" index="1" bw="64" slack="1"/>
<pin id="380" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_65/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="carry_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="64" slack="0"/>
<pin id="385" dir="0" index="2" bw="7" slack="0"/>
<pin id="386" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln105_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="v_46_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_46/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="bit_sel1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="64" slack="0"/>
<pin id="403" dir="0" index="2" bw="7" slack="0"/>
<pin id="404" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="xor_ln105_66_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_66/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln105_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="0"/>
<pin id="416" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="xor_ln105_s_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="63" slack="0"/>
<pin id="422" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_s/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="and_ln105_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="64" slack="0"/>
<pin id="428" dir="0" index="1" bw="64" slack="0"/>
<pin id="429" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="carry_20_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="64" slack="0"/>
<pin id="435" dir="0" index="2" bw="7" slack="0"/>
<pin id="436" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry_20/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln105_21_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_21/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="u_41_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u_41/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="shl_ln1_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="0" index="1" bw="3" slack="3"/>
<pin id="453" dir="0" index="2" bw="1" slack="0"/>
<pin id="454" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln196_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="6" slack="0"/>
<pin id="459" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln196_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="6" slack="0"/>
<pin id="463" dir="0" index="1" bw="9" slack="5"/>
<pin id="464" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln196/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="lshr_ln4_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="0" index="1" bw="9" slack="0"/>
<pin id="469" dir="0" index="2" bw="3" slack="0"/>
<pin id="470" dir="0" index="3" bw="5" slack="0"/>
<pin id="471" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln196_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196_2/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln178_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="0"/>
<pin id="483" dir="0" index="1" bw="64" slack="5"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln178_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="1"/>
<pin id="488" dir="0" index="1" bw="64" slack="6"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="i_9_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="4" slack="1"/>
<pin id="492" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_9/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="icmp_ln202_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="4" slack="0"/>
<pin id="495" dir="0" index="1" bw="4" slack="0"/>
<pin id="496" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/8 "/>
</bind>
</comp>

<comp id="499" class="1004" name="count_load_load_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="1"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/8 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln203_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/8 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln204_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="count_4_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="0" index="2" bw="32" slack="0"/>
<pin id="518" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_4/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="sub66_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="5" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub66/8 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln202_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202/8 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln177_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="0"/>
<pin id="536" dir="0" index="1" bw="4" slack="1"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/8 "/>
</bind>
</comp>

<comp id="539" class="1004" name="store_ln177_store_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="1"/>
<pin id="542" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="u_load_load_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="2"/>
<pin id="546" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_load/9 "/>
</bind>
</comp>

<comp id="548" class="1004" name="indvars_iv_load_load_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="2"/>
<pin id="550" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load/9 "/>
</bind>
</comp>

<comp id="551" class="1004" name="trunc_ln202_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="4" slack="0"/>
<pin id="553" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln202/9 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln202_5_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="4" slack="1"/>
<pin id="558" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln202_5/9 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln202_4_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202_4/9 "/>
</bind>
</comp>

<comp id="566" class="1004" name="store_ln202_store_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="4" slack="0"/>
<pin id="568" dir="0" index="1" bw="4" slack="2"/>
<pin id="569" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/9 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln214_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="2"/>
<pin id="573" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln214/10 "/>
</bind>
</comp>

<comp id="575" class="1004" name="shl_ln4_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="6" slack="0"/>
<pin id="577" dir="0" index="1" bw="3" slack="1"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/10 "/>
</bind>
</comp>

<comp id="582" class="1004" name="zext_ln217_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="6" slack="0"/>
<pin id="584" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/10 "/>
</bind>
</comp>

<comp id="586" class="1004" name="add_ln217_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="6" slack="0"/>
<pin id="588" dir="0" index="1" bw="9" slack="5"/>
<pin id="589" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln217/10 "/>
</bind>
</comp>

<comp id="591" class="1004" name="lshr_ln6_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="6" slack="0"/>
<pin id="593" dir="0" index="1" bw="9" slack="0"/>
<pin id="594" dir="0" index="2" bw="3" slack="0"/>
<pin id="595" dir="0" index="3" bw="5" slack="0"/>
<pin id="596" dir="1" index="4" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6/10 "/>
</bind>
</comp>

<comp id="601" class="1004" name="v_43_loc_load_load_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="6"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_43_loc_load/11 "/>
</bind>
</comp>

<comp id="604" class="1004" name="v_44_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="0"/>
<pin id="606" dir="0" index="1" bw="64" slack="0"/>
<pin id="607" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_44/11 "/>
</bind>
</comp>

<comp id="610" class="1004" name="u_39_loc_load_load_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="64" slack="7"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_39_loc_load/12 "/>
</bind>
</comp>

<comp id="613" class="1004" name="t_20_loc_load_load_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="7"/>
<pin id="615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_20_loc_load/12 "/>
</bind>
</comp>

<comp id="616" class="1004" name="xor_ln105_67_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="618" dir="0" index="1" bw="64" slack="1"/>
<pin id="619" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_67/12 "/>
</bind>
</comp>

<comp id="620" class="1004" name="xor_ln105_68_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="1"/>
<pin id="622" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="623" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_68/12 "/>
</bind>
</comp>

<comp id="625" class="1004" name="or_ln105_12_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="0"/>
<pin id="627" dir="0" index="1" bw="64" slack="0"/>
<pin id="628" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_12/12 "/>
</bind>
</comp>

<comp id="631" class="1004" name="xor_ln105_69_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="64" slack="0"/>
<pin id="633" dir="0" index="1" bw="64" slack="1"/>
<pin id="634" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_69/12 "/>
</bind>
</comp>

<comp id="636" class="1004" name="carry_21_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="64" slack="0"/>
<pin id="639" dir="0" index="2" bw="7" slack="0"/>
<pin id="640" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry_21/12 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln105_22_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_22/12 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tempReg_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="64" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/12 "/>
</bind>
</comp>

<comp id="654" class="1004" name="bit_sel7_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="64" slack="0"/>
<pin id="657" dir="0" index="2" bw="7" slack="0"/>
<pin id="658" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel7/12 "/>
</bind>
</comp>

<comp id="662" class="1004" name="xor_ln105_70_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_70/12 "/>
</bind>
</comp>

<comp id="668" class="1004" name="trunc_ln105_14_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="64" slack="0"/>
<pin id="670" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105_14/12 "/>
</bind>
</comp>

<comp id="672" class="1004" name="xor_ln105_3_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="64" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="0" index="2" bw="63" slack="0"/>
<pin id="676" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln105_3/12 "/>
</bind>
</comp>

<comp id="680" class="1004" name="and_ln105_4_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="64" slack="0"/>
<pin id="682" dir="0" index="1" bw="64" slack="0"/>
<pin id="683" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln105_4/12 "/>
</bind>
</comp>

<comp id="686" class="1004" name="carry_22_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="64" slack="0"/>
<pin id="689" dir="0" index="2" bw="7" slack="0"/>
<pin id="690" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry_22/12 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln105_23_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_23/12 "/>
</bind>
</comp>

<comp id="698" class="1004" name="t_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/12 "/>
</bind>
</comp>

<comp id="704" class="1004" name="zext_ln217_1_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="6" slack="2"/>
<pin id="706" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217_1/12 "/>
</bind>
</comp>

<comp id="708" class="1004" name="store_ln178_store_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="64" slack="0"/>
<pin id="710" dir="0" index="1" bw="64" slack="5"/>
<pin id="711" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/12 "/>
</bind>
</comp>

<comp id="713" class="1004" name="store_ln178_store_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="64" slack="1"/>
<pin id="715" dir="0" index="1" bw="64" slack="6"/>
<pin id="716" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/13 "/>
</bind>
</comp>

<comp id="717" class="1004" name="v_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="64" slack="1"/>
<pin id="719" dir="0" index="1" bw="64" slack="0"/>
<pin id="720" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/15 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add_ln223_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="9" slack="5"/>
<pin id="726" dir="0" index="1" bw="7" slack="0"/>
<pin id="727" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223/15 "/>
</bind>
</comp>

<comp id="729" class="1004" name="lshr_ln3_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="6" slack="0"/>
<pin id="731" dir="0" index="1" bw="9" slack="0"/>
<pin id="732" dir="0" index="2" bw="3" slack="0"/>
<pin id="733" dir="0" index="3" bw="5" slack="0"/>
<pin id="734" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/15 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln223_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="6" slack="0"/>
<pin id="741" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/15 "/>
</bind>
</comp>

<comp id="744" class="1005" name="i_7_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="4" slack="0"/>
<pin id="746" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="751" class="1005" name="u_024_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="64" slack="0"/>
<pin id="753" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u_024 "/>
</bind>
</comp>

<comp id="758" class="1005" name="v_025_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="64" slack="0"/>
<pin id="760" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_025 "/>
</bind>
</comp>

<comp id="765" class="1005" name="mc_read_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="9" slack="1"/>
<pin id="767" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mc_read "/>
</bind>
</comp>

<comp id="775" class="1005" name="t_20_loc_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="64" slack="4"/>
<pin id="777" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="t_20_loc "/>
</bind>
</comp>

<comp id="781" class="1005" name="u_39_loc_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="64" slack="4"/>
<pin id="783" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="u_39_loc "/>
</bind>
</comp>

<comp id="787" class="1005" name="v_43_loc_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="64" slack="4"/>
<pin id="789" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="v_43_loc "/>
</bind>
</comp>

<comp id="793" class="1005" name="t_loc_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="64" slack="2"/>
<pin id="795" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="t_loc "/>
</bind>
</comp>

<comp id="799" class="1005" name="u_35_loc_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="64" slack="2"/>
<pin id="801" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="u_35_loc "/>
</bind>
</comp>

<comp id="805" class="1005" name="v_39_loc_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="64" slack="2"/>
<pin id="807" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="v_39_loc "/>
</bind>
</comp>

<comp id="811" class="1005" name="tmp_s_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="6" slack="1"/>
<pin id="813" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="825" class="1005" name="trunc_ln184_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="3" slack="1"/>
<pin id="827" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln184 "/>
</bind>
</comp>

<comp id="833" class="1005" name="add_ln185_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="4" slack="1"/>
<pin id="835" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln185 "/>
</bind>
</comp>

<comp id="838" class="1005" name="count_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="0"/>
<pin id="840" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="845" class="1005" name="u_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="64" slack="0"/>
<pin id="847" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="852" class="1005" name="v_36_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="64" slack="0"/>
<pin id="854" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_36 "/>
</bind>
</comp>

<comp id="859" class="1005" name="indvars_iv_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="4" slack="0"/>
<pin id="861" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="866" class="1005" name="i_8_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="4" slack="0"/>
<pin id="868" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="873" class="1005" name="ma_addr_7_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="4" slack="1"/>
<pin id="875" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ma_addr_7 "/>
</bind>
</comp>

<comp id="881" class="1005" name="v_42_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="64" slack="1"/>
<pin id="883" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_42 "/>
</bind>
</comp>

<comp id="888" class="1005" name="u_41_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="64" slack="1"/>
<pin id="890" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_41 "/>
</bind>
</comp>

<comp id="893" class="1005" name="i_9_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="4" slack="1"/>
<pin id="895" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="902" class="1005" name="sub66_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="32" slack="1"/>
<pin id="904" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub66 "/>
</bind>
</comp>

<comp id="907" class="1005" name="ma_addr_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="4" slack="1"/>
<pin id="909" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ma_addr "/>
</bind>
</comp>

<comp id="915" class="1005" name="v_36_load_1_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="64" slack="1"/>
<pin id="917" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_36_load_1 "/>
</bind>
</comp>

<comp id="920" class="1005" name="trunc_ln202_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="3" slack="1"/>
<pin id="922" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln202 "/>
</bind>
</comp>

<comp id="925" class="1005" name="trunc_ln202_5_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="3" slack="1"/>
<pin id="927" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln202_5 "/>
</bind>
</comp>

<comp id="931" class="1005" name="ma_addr_8_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="4" slack="1"/>
<pin id="933" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ma_addr_8 "/>
</bind>
</comp>

<comp id="936" class="1005" name="lshr_ln6_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="6" slack="2"/>
<pin id="938" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="lshr_ln6 "/>
</bind>
</comp>

<comp id="944" class="1005" name="v_44_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="64" slack="1"/>
<pin id="946" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v_44 "/>
</bind>
</comp>

<comp id="951" class="1005" name="t_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="64" slack="1"/>
<pin id="953" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="956" class="1004" name="grp_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="958" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="959" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/3 albl/3 "/>
</bind>
</comp>

<comp id="960" class="1004" name="grp_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="962" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="963" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/3 albh/3 "/>
</bind>
</comp>

<comp id="964" class="1004" name="grp_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="966" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="967" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/3 ahbl/3 "/>
</bind>
</comp>

<comp id="968" class="1004" name="grp_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="970" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="971" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/3 ahbh/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="34" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="68" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="173"><net_src comp="165" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="174" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="202"><net_src comp="18" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="2" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="134" pin="2"/><net_sink comp="196" pin=3"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="205" pin=6"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="205" pin=11"/></net>

<net id="236"><net_src comp="70" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="237"><net_src comp="2" pin="0"/><net_sink comp="222" pin=6"/></net>

<net id="238"><net_src comp="6" pin="0"/><net_sink comp="222" pin=11"/></net>

<net id="242"><net_src comp="239" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="246"><net_src comp="147" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="134" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="14" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="16" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="257"><net_src comp="247" pin="4"/><net_sink comp="196" pin=2"/></net>

<net id="262"><net_src comp="20" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="20" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="22" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="279"><net_src comp="276" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="288"><net_src comp="273" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="26" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="273" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="28" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="273" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="205" pin=3"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="205" pin=7"/></net>

<net id="305"><net_src comp="296" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="30" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="306" pin="2"/><net_sink comp="205" pin=4"/></net>

<net id="317"><net_src comp="290" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="322"><net_src comp="26" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="28" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="280" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="276" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="342"><net_src comp="14" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="343" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="354"><net_src comp="147" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="370"><net_src comp="243" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="362" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="36" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="377" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="38" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="382" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="356" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="40" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="42" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="412"><net_src comp="400" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="44" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="394" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="46" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="408" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="414" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="430"><net_src comp="356" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="418" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="36" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="426" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="38" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="448"><net_src comp="359" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="440" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="48" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="50" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="460"><net_src comp="450" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="457" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="472"><net_src comp="12" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="461" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="14" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="16" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="479"><net_src comp="466" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="485"><net_src comp="394" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="497"><net_src comp="490" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="64" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="506"><net_src comp="499" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="34" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="499" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="66" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="502" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="508" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="34" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="16" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="514" pin="3"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="490" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="28" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="514" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="544" pin="1"/><net_sink comp="222" pin=3"/></net>

<net id="554"><net_src comp="548" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="559"><net_src comp="556" pin="1"/><net_sink comp="222" pin=7"/></net>

<net id="564"><net_src comp="548" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="28" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="574"><net_src comp="571" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="580"><net_src comp="48" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="50" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="585"><net_src comp="575" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="582" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="597"><net_src comp="12" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="586" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="599"><net_src comp="14" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="600"><net_src comp="16" pin="0"/><net_sink comp="591" pin=3"/></net>

<net id="608"><net_src comp="147" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="601" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="624"><net_src comp="243" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="620" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="616" pin="2"/><net_sink comp="625" pin=1"/></net>

<net id="635"><net_src comp="625" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="641"><net_src comp="36" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="631" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="38" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="647"><net_src comp="636" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="610" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="644" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="40" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="648" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="661"><net_src comp="42" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="666"><net_src comp="654" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="44" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="671"><net_src comp="648" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="677"><net_src comp="46" pin="0"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="662" pin="2"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="668" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="684"><net_src comp="610" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="672" pin="3"/><net_sink comp="680" pin=1"/></net>

<net id="691"><net_src comp="36" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="680" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="38" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="697"><net_src comp="686" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="613" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="694" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="707"><net_src comp="704" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="712"><net_src comp="648" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="721"><net_src comp="243" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="239" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="723"><net_src comp="717" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="728"><net_src comp="76" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="735"><net_src comp="12" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="724" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="737"><net_src comp="14" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="738"><net_src comp="16" pin="0"/><net_sink comp="729" pin=3"/></net>

<net id="742"><net_src comp="729" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="747"><net_src comp="78" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="754"><net_src comp="82" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="761"><net_src comp="86" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="764"><net_src comp="758" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="768"><net_src comp="134" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="196" pin=3"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="205" pin=5"/></net>

<net id="771"><net_src comp="765" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="772"><net_src comp="765" pin="1"/><net_sink comp="222" pin=5"/></net>

<net id="773"><net_src comp="765" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="774"><net_src comp="765" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="778"><net_src comp="90" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="222" pin=10"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="784"><net_src comp="94" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="222" pin=9"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="790"><net_src comp="98" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="222" pin=8"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="796"><net_src comp="102" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="205" pin=10"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="802"><net_src comp="106" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="205" pin=9"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="808"><net_src comp="110" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="205" pin=8"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="814"><net_src comp="247" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="828"><net_src comp="296" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="205" pin=3"/></net>

<net id="831"><net_src comp="825" pin="1"/><net_sink comp="205" pin=7"/></net>

<net id="832"><net_src comp="825" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="836"><net_src comp="306" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="205" pin=4"/></net>

<net id="841"><net_src comp="114" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="844"><net_src comp="838" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="848"><net_src comp="118" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="851"><net_src comp="845" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="855"><net_src comp="122" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="858"><net_src comp="852" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="862"><net_src comp="126" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="865"><net_src comp="859" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="869"><net_src comp="130" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="872"><net_src comp="866" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="876"><net_src comp="140" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="884"><net_src comp="350" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="886"><net_src comp="881" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="887"><net_src comp="881" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="891"><net_src comp="444" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="896"><net_src comp="490" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="905"><net_src comp="522" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="222" pin=4"/></net>

<net id="910"><net_src comp="165" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="918"><net_src comp="239" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="923"><net_src comp="551" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="928"><net_src comp="556" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="222" pin=7"/></net>

<net id="930"><net_src comp="925" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="934"><net_src comp="174" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="939"><net_src comp="591" pin="4"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="947"><net_src comp="604" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="950"><net_src comp="944" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="954"><net_src comp="698" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="713" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: PKB | {1 2 6 12 15 }
	Port: p503p1_1 | {}
 - Input state : 
	Port: rdc_mont.2 : ma | {4 5 8 10 11 14 }
	Port: rdc_mont.2 : PKB | {3 4 9 10 }
	Port: rdc_mont.2 : mc | {1 }
	Port: rdc_mont.2 : p503p1_1 | {3 4 9 10 }
  - Chain level:
	State 1
		call_ln0 : 1
		store_ln178 : 1
		store_ln178 : 1
		store_ln177 : 1
	State 2
	State 3
		icmp_ln184 : 1
		add_ln184 : 1
		br_ln184 : 2
		trunc_ln184 : 1
		zext_ln185_4 : 2
		add_ln185 : 3
		call_ln184 : 4
		store_ln177 : 2
		store_ln177 : 1
		store_ln0 : 1
		store_ln178 : 1
		store_ln178 : 1
		store_ln177 : 1
	State 4
		ma_addr_7 : 1
		ma_load_7 : 2
	State 5
		v_42 : 1
	State 6
		zext_ln105 : 1
		v_46 : 2
		bit_sel1 : 3
		xor_ln105_66 : 4
		trunc_ln105 : 3
		xor_ln105_s : 4
		and_ln105 : 5
		carry_20 : 5
		zext_ln105_21 : 6
		u_41 : 7
		zext_ln196 : 1
		add_ln196 : 2
		lshr_ln4 : 3
		zext_ln196_2 : 4
		PKB_addr : 5
		store_ln196 : 6
		store_ln178 : 3
	State 7
	State 8
		icmp_ln202 : 1
		br_ln202 : 2
		icmp_ln203 : 1
		add_ln204 : 1
		count_4 : 2
		sub66 : 3
		add_ln202 : 1
		store_ln177 : 2
		store_ln177 : 3
		ma_load : 1
	State 9
		trunc_ln202 : 1
		call_ln202 : 2
		add_ln202_4 : 1
		store_ln202 : 2
	State 10
		ma_addr_8 : 1
		ma_load_8 : 2
		zext_ln217 : 1
		add_ln217 : 2
		lshr_ln6 : 3
	State 11
		v_44 : 1
	State 12
		zext_ln105_22 : 1
		tempReg : 2
		bit_sel7 : 3
		xor_ln105_70 : 4
		trunc_ln105_14 : 3
		xor_ln105_3 : 4
		and_ln105_4 : 5
		carry_22 : 5
		zext_ln105_23 : 6
		t : 7
		PKB_addr_2 : 1
		store_ln217 : 2
		store_ln178 : 3
	State 13
	State 14
	State 15
		v : 1
		lshr_ln3 : 1
		zext_ln223 : 2
		PKB_addr_1 : 3
		store_ln223 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          | grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196 |    0    |    0    |    4    |    40   |
|   call   | grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205 |    16   |  15.88  |   1736  |   1738  |
|          | grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222 |    16   |  15.88  |   1737  |   1768  |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                    grp_fu_956                   |    4    |    0    |   165   |    50   |
|    mul   |                    grp_fu_960                   |    4    |    0    |   165   |    50   |
|          |                    grp_fu_964                   |    4    |    0    |   165   |    50   |
|          |                    grp_fu_968                   |    4    |    0    |   165   |    50   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 add_ln184_fu_290                |    0    |    0    |    0    |    13   |
|          |                 add_ln185_fu_306                |    0    |    0    |    0    |    11   |
|          |                   v_42_fu_350                   |    0    |    0    |    0    |    71   |
|          |                   v_46_fu_394                   |    0    |    0    |    0    |    71   |
|          |                   u_41_fu_444                   |    0    |    0    |    0    |    71   |
|          |                 add_ln196_fu_461                |    0    |    0    |    0    |    14   |
|          |                 add_ln204_fu_508                |    0    |    0    |    0    |    39   |
|    add   |                 add_ln202_fu_528                |    0    |    0    |    0    |    13   |
|          |                add_ln202_4_fu_560               |    0    |    0    |    0    |    13   |
|          |                 add_ln217_fu_586                |    0    |    0    |    0    |    14   |
|          |                   v_44_fu_604                   |    0    |    0    |    0    |    71   |
|          |                  tempReg_fu_648                 |    0    |    0    |    0    |    71   |
|          |                     t_fu_698                    |    0    |    0    |    0    |    71   |
|          |                     v_fu_717                    |    0    |    0    |    0    |    71   |
|          |                 add_ln223_fu_724                |    0    |    0    |    0    |    14   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                 xor_ln105_fu_362                |    0    |    0    |    0    |    64   |
|          |               xor_ln105_64_fu_366               |    0    |    0    |    0    |    64   |
|          |               xor_ln105_65_fu_377               |    0    |    0    |    0    |    64   |
|    xor   |               xor_ln105_66_fu_408               |    0    |    0    |    0    |    2    |
|          |               xor_ln105_67_fu_616               |    0    |    0    |    0    |    64   |
|          |               xor_ln105_68_fu_620               |    0    |    0    |    0    |    64   |
|          |               xor_ln105_69_fu_631               |    0    |    0    |    0    |    64   |
|          |               xor_ln105_70_fu_662               |    0    |    0    |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    or    |                 or_ln105_fu_371                 |    0    |    0    |    0    |    64   |
|          |                or_ln105_12_fu_625               |    0    |    0    |    0    |    64   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    and   |                 and_ln105_fu_426                |    0    |    0    |    0    |    64   |
|          |                and_ln105_4_fu_680               |    0    |    0    |    0    |    64   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                icmp_ln184_fu_284                |    0    |    0    |    0    |    13   |
|   icmp   |                icmp_ln202_fu_493                |    0    |    0    |    0    |    13   |
|          |                icmp_ln203_fu_502                |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    sub   |                   sub66_fu_522                  |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|  select  |                  count_4_fu_514                 |    0    |    0    |    0    |    32   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   read   |               mc_read_read_fu_134               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                   tmp_s_fu_247                  |    0    |    0    |    0    |    0    |
|partselect|                 lshr_ln4_fu_466                 |    0    |    0    |    0    |    0    |
|          |                 lshr_ln6_fu_591                 |    0    |    0    |    0    |    0    |
|          |                 lshr_ln3_fu_729                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                trunc_ln184_fu_296               |    0    |    0    |    0    |    0    |
|          |                trunc_ln105_fu_414               |    0    |    0    |    0    |    0    |
|   trunc  |                trunc_ln202_fu_551               |    0    |    0    |    0    |    0    |
|          |               trunc_ln202_5_fu_556              |    0    |    0    |    0    |    0    |
|          |              trunc_ln105_14_fu_668              |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |               zext_ln185_4_fu_302               |    0    |    0    |    0    |    0    |
|          |                zext_ln185_fu_343                |    0    |    0    |    0    |    0    |
|          |                zext_ln105_fu_390                |    0    |    0    |    0    |    0    |
|          |               zext_ln105_21_fu_440              |    0    |    0    |    0    |    0    |
|          |                zext_ln196_fu_457                |    0    |    0    |    0    |    0    |
|   zext   |               zext_ln196_2_fu_476               |    0    |    0    |    0    |    0    |
|          |                zext_ln214_fu_571                |    0    |    0    |    0    |    0    |
|          |                zext_ln217_fu_582                |    0    |    0    |    0    |    0    |
|          |               zext_ln105_22_fu_644              |    0    |    0    |    0    |    0    |
|          |               zext_ln105_23_fu_694              |    0    |    0    |    0    |    0    |
|          |               zext_ln217_1_fu_704               |    0    |    0    |    0    |    0    |
|          |                zext_ln223_fu_739                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                   carry_fu_382                  |    0    |    0    |    0    |    0    |
|          |                 bit_sel1_fu_400                 |    0    |    0    |    0    |    0    |
| bitselect|                 carry_20_fu_432                 |    0    |    0    |    0    |    0    |
|          |                 carry_21_fu_636                 |    0    |    0    |    0    |    0    |
|          |                 bit_sel7_fu_654                 |    0    |    0    |    0    |    0    |
|          |                 carry_22_fu_686                 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |                xor_ln105_s_fu_418               |    0    |    0    |    0    |    0    |
|bitconcatenate|                  shl_ln1_fu_450                 |    0    |    0    |    0    |    0    |
|          |                  shl_ln4_fu_575                 |    0    |    0    |    0    |    0    |
|          |                xor_ln105_3_fu_672               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    48   |  31.76  |   4137  |   5154  |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln185_reg_833  |    4   |
|    count_reg_838    |   32   |
|     i_7_reg_744     |    4   |
|     i_8_reg_866     |    4   |
|     i_9_reg_893     |    4   |
|  indvars_iv_reg_859 |    4   |
|   lshr_ln6_reg_936  |    6   |
|  ma_addr_7_reg_873  |    4   |
|  ma_addr_8_reg_931  |    4   |
|   ma_addr_reg_907   |    4   |
|   mc_read_reg_765   |    9   |
|       reg_243       |   64   |
|    sub66_reg_902    |   32   |
|   t_20_loc_reg_775  |   64   |
|    t_loc_reg_793    |   64   |
|      t_reg_951      |   64   |
|    tmp_s_reg_811    |    6   |
| trunc_ln184_reg_825 |    3   |
|trunc_ln202_5_reg_925|    3   |
| trunc_ln202_reg_920 |    3   |
|    u_024_reg_751    |   64   |
|   u_35_loc_reg_799  |   64   |
|   u_39_loc_reg_781  |   64   |
|     u_41_reg_888    |   64   |
|      u_reg_845      |   64   |
|    v_025_reg_758    |   64   |
| v_36_load_1_reg_915 |   64   |
|     v_36_reg_852    |   64   |
|   v_39_loc_reg_805  |   64   |
|     v_42_reg_881    |   64   |
|   v_43_loc_reg_787  |   64   |
|     v_44_reg_944    |   64   |
+---------------------+--------+
|        Total        |  1150  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                grp_access_fu_147                |  p0  |   6  |   4  |   24   ||    0    ||    31   |
|                grp_access_fu_160                |  p1  |   3  |  64  |   192  ||    0    ||    14   |
| grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196 |  p2  |   2  |   6  |   12   ||    0    ||    9    |
| grp_rdc_mont_2_Pipeline_VITIS_LOOP_180_1_fu_196 |  p3  |   2  |   9  |   18   ||    0    ||    9    |
| grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205 |  p3  |   2  |   3  |    6   ||    0    ||    9    |
| grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205 |  p4  |   2  |   4  |    8   ||    0    ||    9    |
| grp_rdc_mont_2_Pipeline_VITIS_LOOP_185_3_fu_205 |  p7  |   2  |   3  |    6   ||    0    ||    9    |
| grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222 |  p1  |   2  |   3  |    6   ||    0    ||    9    |
| grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222 |  p2  |   2  |  64  |   128  ||    0    ||    9    |
| grp_rdc_mont_2_Pipeline_VITIS_LOOP_206_5_fu_222 |  p7  |   2  |   3  |    6   ||    0    ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|
|                      Total                      |      |      |      |   406  || 16.4765 ||    0    ||   117   |
|-------------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |   31   |  4137  |  5154  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    0   |   117  |
|  Register |    -   |    -   |  1150  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   48   |  5287  |  5271  |
+-----------+--------+--------+--------+--------+
