INFO: [XSIM 43-3496] Using init file passed via -initfile option "E:/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_des_dec_top glbl -prj des_dec.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile E:/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s des_dec -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/deeps/OneDrive/Desktop/AHD_FINALS/DES_DEC/q2_4_pipelineDES/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/deeps/OneDrive/Desktop/AHD_FINALS/DES_DEC/q2_4_pipelineDES/sim/verilog/des_dec.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_des_dec_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/deeps/OneDrive/Desktop/AHD_FINALS/DES_DEC/q2_4_pipelineDES/sim/verilog/des_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_dec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/deeps/OneDrive/Desktop/AHD_FINALS/DES_DEC/q2_4_pipelineDES/sim/verilog/des_dec_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module des_dec_S_rom
INFO: [VRFC 10-311] analyzing module des_dec_S
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.des_dec_S_rom
Compiling module xil_defaultlib.des_dec_S(DataWidth=4,AddressRan...
Compiling module xil_defaultlib.des_dec
Compiling module xil_defaultlib.apatb_des_dec_top
Compiling module work.glbl
Built simulation snapshot des_dec
