# Execute using:
#
#   openocd-riscv -f vexriscv_sim_chain.cfg
#

# SPDX-FileCopyrightText: 2024 Google LLC
#
# SPDX-License-Identifier: CC0-1.0

# See vexriscv_sim.cfg for more information on each step taken.

adapter driver remote_bitbang
transport select jtag
remote_bitbang host 127.0.0.1
remote_bitbang port 7894

set  _ENDIAN little
set _TAP_TYPE 1234

if { [info exists CPUTAPID] } {
   set _CPUTAPID $CPUTAPID
} else {
   set _CPUTAPID 0x10002FFF
}

set _CHIPNAME riscv

jtag newtap $_CHIPNAME chain0 -expected-id $_CPUTAPID -irlen 5
jtag newtap $_CHIPNAME chain1 -expected-id $_CPUTAPID -irlen 5

target create $_CHIPNAME.cpu0 riscv -endian $_ENDIAN -chain-position $_CHIPNAME.chain1
target create $_CHIPNAME.cpu1 riscv -endian $_ENDIAN -chain-position $_CHIPNAME.chain0

poll_period 50

init

echo "Halting processor"

halt

sleep 1000
