$date
	Wed Jan 19 22:17:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module regfile_tb $end
$var wire 8 ! REGOUT1 [7:0] $end
$var wire 8 " REGOUT2 [7:0] $end
$var reg 1 # CLK $end
$var reg 3 $ READREG1 [2:0] $end
$var reg 3 % READREG2 [2:0] $end
$var reg 1 & RESET $end
$var reg 8 ' WRITEDATA [7:0] $end
$var reg 1 ( WRITEENABLE $end
$var reg 3 ) WRITEREG [2:0] $end
$scope module myregfile $end
$var wire 1 * CLK $end
$var wire 8 + IN [7:0] $end
$var wire 3 , INADDRESS [2:0] $end
$var wire 8 - OUT1 [7:0] $end
$var wire 3 . OUT1ADDRESS [2:0] $end
$var wire 8 / OUT2 [7:0] $end
$var wire 3 0 OUT2ADDRESS [2:0] $end
$var wire 1 1 RESET $end
$var wire 1 2 WRITE $end
$var integer 32 3 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 3
02
01
bx 0
bx /
bx .
bx -
bx ,
bx +
1*
bx )
0(
bx '
0&
bx %
bx $
1#
bx "
bx !
$end
#5
0#
0*
b100 %
b100 0
b0 $
b0 .
1&
11
#10
b0 3
1#
1*
#11
b1 3
#12
b10 3
0&
01
#13
b11 3
b0 !
b0 -
#14
b100 3
#15
b101 3
1(
12
b1011111 '
b1011111 +
b10 )
b10 ,
0#
0*
#16
b110 3
#17
b111 3
b0 "
b0 /
#18
b1000 3
#20
1#
1*
#24
0(
02
#25
b10 $
b10 .
0#
0*
#27
b1011111 !
b1011111 -
#30
1#
1*
#34
b1 $
b1 .
1(
12
b11100 '
b11100 +
b1 )
b1 ,
#35
0#
0*
#36
b0 !
b0 -
#40
1#
1*
#43
b11100 !
b11100 -
#44
0(
02
#45
0#
0*
#50
1#
1*
#54
1(
12
b110 '
b110 +
b100 )
b100 ,
#55
0#
0*
#60
1#
1*
#63
b110 "
b110 /
#64
b1111 '
b1111 +
#65
0#
0*
#70
1#
1*
#73
b1111 "
b1111 /
#74
0(
02
#75
0#
0*
#80
1#
1*
1(
12
b110010 '
b110010 +
b1 )
b1 ,
#83
b110010 !
b110010 -
#85
0#
0*
0(
02
#90
1#
1*
#95
0#
0*
