// Seed: 471754247
program module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  reg id_4, id_5;
  always id_5 <= id_4 == id_4;
endprogram
module module_1 #(
    parameter id_1 = 32'd25
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5[id_1 : 1],
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  module_0 modCall_1 (
      id_10,
      id_2
  );
  assign modCall_1.id_5 = 0;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire _id_1;
endmodule
