Parsing </Users/geri/Documents/bp-reduce/2014-04-03-22-52-25/reduced.244.bp> done.
Semantic check...  ok.
Note: Merging disabled (trace requested).
Transforming program for model-checker... done.
Configuration:
Eliminate dead variables: no (will be computed anyway)
Note: Automatic algorithm selection chose splitglobalscmc.
Renumbering statements...
Local types of: main
Strong locals: b4_0_eq_l, b5_1_eq_l
Weak locals: b3_l_eq_s
Life variable analysis...
Phase 1... done.
Phase 2... done.
Computing mod-ref-sets... done.
Computing read-write-sets... done.
Building BDD-program...
FIXME: in order to allow transformation into state-object we allocate more BDD variables...
Ordering BDD variables for concatenated layout...
Creating hybrid transition relations...Note: end_thread is treated as goto end
 done.
Starting counter abstraction symbolic simulation using BDDs...
(Abstract transitions are constructed on-the-fly).
Using static thread creation with 1 threads.
Variable Configuration:
Globals:
b0_s_le_2
------------------------11----------------  1
b1
--------------------------11--------------  1
b2
----------------------------11------------  1
------------------------111111------------  1
Thread 0
Locals:
b3_l_eq_s$
------------11----------------------------  1
b3_l_eq_s
------11----------------------------------  1
b4_0_eq_l$
------------------------------11----------  1
b4_0_eq_l
11----------------------------------------  1
b5_1_eq_l$
------------------------------------11----  1
b5_1_eq_l
------------------11----------------------  1
11----11----11----11----------11----11----  1
Thread 1
Locals:
b3_l_eq_s$
--------------11--------------------------  1
b3_l_eq_s
--------11--------------------------------  1
b4_0_eq_l$
--------------------------------11--------  1
b4_0_eq_l
--11--------------------------------------  1
b5_1_eq_l$
--------------------------------------11--  1
b5_1_eq_l
--------------------11--------------------  1
--11----11----11----11----------11----11--  1
Thread 2
Locals:
b3_l_eq_s$
----------------11------------------------  1
b3_l_eq_s
----------11------------------------------  1
b4_0_eq_l$
----------------------------------11------  1
b4_0_eq_l
----11------------------------------------  1
b5_1_eq_l$
----------------------------------------11  1
b5_1_eq_l
----------------------11------------------  1
----11----11----11----11----------11----11  1
Step 0: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 1022, reached size = 1, frontier size = 1, elapsed time: 00:00:00.000752
Step 1: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 1022, reached size = 2, frontier size = 1, elapsed time: 00:00:00.001167
Step 2: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 1022, reached size = 3, frontier size = 1, elapsed time: 00:00:00.001387
Step 3: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 1022, reached size = 4, frontier size = 1, elapsed time: 00:00:00.001584
Step 4: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 1022, reached size = 5, frontier size = 1, elapsed time: 00:00:00.001799
Step 5: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 1022, reached size = 6, frontier size = 1, elapsed time: 00:00:00.001995
Step 6: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 1022, reached size = 7, frontier size = 1, elapsed time: 00:00:00.002223
Step 7: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 1022, reached size = 8, frontier size = 1, elapsed time: 00:00:00.002428
Step 8: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 1022, reached size = 9, frontier size = 1, elapsed time: 00:00:00.002614
Step 9: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 1022, reached size = 10, frontier size = 1, elapsed time: 00:00:00.002801
Step 10: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 1022, reached size = 11, frontier size = 1, elapsed time: 00:00:00.003007
Step 11: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 1022, reached size = 12, frontier size = 1, elapsed time: 00:00:00.003193
Step 12: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 1022, reached size = 13, frontier size = 1, elapsed time: 00:00:00.003379
Step 13: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 1022, reached size = 14, frontier size = 1, elapsed time: 00:00:00.003583
Step 14: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 1022, reached size = 15, frontier size = 1, elapsed time: 00:00:00.003779
Step 15: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 1022, reached size = 16, frontier size = 1, elapsed time: 00:00:00.003967
Step 16: reached states = 0, new states = 0, reached thread states = 0, new thread states = 0, peakNodeCount = 1022, reached size = 16, frontier size = 0, elapsed time: 00:00:00.004108
Elapsed time: 00:00:00.004144
Note: Violation found (in the last reachable state).
.
Verifying trace...
.
Trace feasible.
.
Verifying trace...
..
Trace feasible.
.
Verifying trace...
...
Trace feasible.
.
Verifying trace...
....
Trace feasible.
.
Verifying trace...
.....
Trace feasible.
.
Verifying trace...
......
Trace feasible.
.
Verifying trace...
.......
Trace feasible.
.
Verifying trace...
........
Trace feasible.
.
Verifying trace...
.........
Trace feasible.
.
Verifying trace...
..........
Trace feasible.
.
Verifying trace...
...........
Trace feasible.
.
Verifying trace...
............
Trace feasible.
.
Verifying trace...
.............
Trace feasible.
.
Verifying trace...
..............
Trace feasible.
.
Verifying trace...
...............
Trace feasible.
**********************************************************
Trace
**********************************************************
TRACE t=0 PC1 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=0 PC2 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=0 PC11 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=0 l5 PC39 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=0 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=1 PC13 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=0 main::b4_0_eq_l=0 main::b5_1_eq_l=1 
TRACE t=1 PC18 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=0 TAKEN=0
TRACE t=1 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=0 
TRACE t=1 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=0 
TRACE t=1 PC19 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=0 TAKEN=0
TRACE t=1 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=0 
TRACE t=1 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=0 
TRACE t=1 PC21 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=0 TAKEN=0
TRACE t=1 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=0 
TRACE t=1 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=0 
TRACE t=1 PC22 b0_s_le_2=0 b1=0 b2=0 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=1 main::b3_l_eq_s=1 main::b4_0_eq_l=0 main::b5_1_eq_l=0 

Verifying trace...
...............
Trace feasible.
Elapsed time: 00:00:00.024663

VERIFICATION FAILED
