# Lightyear

> Run on XC7A35T-ICPG236C FPGA board

A toy CPU supporting part of RV32I Instruction set, implementing dynamic scheduling by tomasulo algorithm, providing speculation and precise exception. MS108 Course Project.

<img src="https://static.wikia.nocookie.net/pokemon/images/0/08/E_025_front.gif/revision/latest?cb=20120626205205" style="zoom:185%;"  />



#### Feature

- [x] 16 entries RS, 16 entries LSB and 16 entries ROB
- [x] 255 entries direct-mapped i-cache supporting throughput of one instruction per cycle
- [x] 4 entries write buffer, providing *scary fast* memory performance
- [x] 255 entries 2-bit saturating counter branch predictor
- [x] LSB support incomplete order execution by checking RAW
- [ ] Multiple Issue 
- [ ] Add instruction queue



#### Performance

|        |    Pi    | Superloop | bulgarian | Basicopt1 |  Magic   |
| :----: | :------: | :-------: | :-------: | :-------: | :------: |
| Cycles |          |  1744345  |  6687495  |  2749293  | 5168865  |
| Time/s | 1.912046 | 0.021458  | 1.745739  | 0.027818  | 0.030861 |

> Cycles tested in simulation by adding \$display($time) in hci.v
>
> Time tested on 100Mhz FPGA board



<img src="doc/report.png" style="zoom:40%;" />



#### Design schematic

<img src="doc/design.png" style="zoom:80%;" />



#### Synthesis schematic

<img src="doc/Schematic1.png" style="zoom:40%;" />

<img src="doc/Schematic2.png" style="zoom:40%;" />



#### Repo Structure

```
ðŸ“¦CPU
 â”£ ðŸ“‚doc                                      Files maybe help you
 â”£ ðŸ“‚riscv
 â”ƒ â”£ ðŸ“‚bin                                    .bin files compiled from testcases
 â”ƒ â”£ ðŸ“‚bin_without_in                         .bin files compiled from testcases modified without input
 â”ƒ â”£ ðŸ“‚ctrl                                   Interface with FPGA
 â”ƒ â”£ ðŸ“‚sim                                    Testbench, add to Vivado project only in simulation
 â”ƒ â”£ ðŸ“‚src                                    My code
 â”ƒ â”ƒ â”£ ðŸ“‚common                               Provided UART and RAM
 â”ƒ â”ƒ â”ƒ â”£ ðŸ“‚block_ram                          RAM
 â”ƒ â”ƒ â”ƒ â”£ ðŸ“‚fifo                               FIFO queue for io buffer
 â”ƒ â”ƒ â”ƒ â”— ðŸ“‚uart                               Universal Asynchronous Receiver/Transmitter
 â”ƒ â”ƒ â”£ ðŸ“œBasys-3-Master.xdc                   Constraint file provided for creating project in vivado
 â”ƒ â”ƒ â”£ ðŸ“œalu.v                                Arithmetic logic unit
 â”ƒ â”ƒ â”£ ðŸ“œbp.v                                 BTB Branch Prediction
 â”ƒ â”ƒ â”£ ðŸ“œconstant.v                           Defines statement
 â”ƒ â”ƒ â”£ ðŸ“œcpu.v                                Connect all submodule together
 â”ƒ â”ƒ â”£ ðŸ“œdecode.v                             Combinatorial logic for instruction decode
 â”ƒ â”ƒ â”£ ðŸ“œfetcher.v                            PC/IF/i-cache
 â”ƒ â”ƒ â”£ ðŸ“œhci.v                                A data bus between UART/RAM and CPU
 â”ƒ â”ƒ â”£ ðŸ“œlsb.v                                Load store buffer
 â”ƒ â”ƒ â”£ ðŸ“œmemCtrl.v                            Interface with RAM, deal with structure hazard
 â”ƒ â”ƒ â”£ ðŸ“œram.v                                RAM
 â”ƒ â”ƒ â”£ ðŸ“œregisters.v                          Register file
 â”ƒ â”ƒ â”£ ðŸ“œriscv_top.v                          Top design
 â”ƒ â”ƒ â”£ ðŸ“œrob.v                                Reorder buffer
 â”ƒ â”ƒ â”— ðŸ“œrs.v                                 Reservation station
 â”ƒ â”£ ðŸ“‚sys                                    Help compile, includes io.h
 â”ƒ â”£ ðŸ“‚testcase                               Testcases from TA
 â”ƒ â”£ ðŸ“œFPGA_test.py                           Test correctness on FPGA
 â”ƒ â”£ ðŸ“œFPGA_test_without_tool_chain.py        My script using compiled .bin to test
 â”ƒ â”£ ðŸ“œautorun_fpga.sh                        Component of FPGA_test.py
 â”ƒ â”£ ðŸ“œautorun_fpga_without_tool_chain.sh     Component of FPGA_test_without_tool_chain.py
 â”ƒ â”£ ðŸ“œbuild_test.sh                          Run it to build test.data and test.bin from test.c
 â”ƒ â”£ ðŸ“œgenerate_bin.py                        My script used to generate all .bin
 â”ƒ â”£ ðŸ“œgenerate_bin_bash.sh                   Component of generate_bin.py
 â”ƒ â”£ ðŸ“œmy_check_test.sh                       My script runs test and diff output with .ans
 â”ƒ â”£ ðŸ“œmy_run_test.sh                         My script used to run simulation test
 â”ƒ â”£ ðŸ“œrun_test.sh                            Run test
 â”ƒ â”— ðŸ“œrun_test_fpga.sh                       Run specific test on FPGA
 â”£ ðŸ“œREADME.md
 â”— ðŸ“œserial.zip                               A third-party library for interfacing with FPGA ports
```