Contexts, Issue Width, ALUs, MULs, LSUs, Banks, Cycles, Decode Stalls, NOPs, Memory Ops
1,1,1,1,1,1,757066,16907,246607,0
1,2,1,1,1,1,756834,65959,279376,0
1,2,1,1,2,1,756838,65958,279376,3
1,2,1,1,2,2,756836,65960,279376,1
1,2,1,2,1,1,756834,65959,279376,0
1,2,1,2,2,1,756838,65958,279376,3
1,2,1,2,2,2,756836,65960,279376,1
1,2,2,1,1,1,711647,70124,279441,0
1,2,2,1,2,1,711649,70122,279441,3
1,2,2,1,2,2,711647,70124,279441,1
1,2,2,2,1,1,711647,70124,279441,0
1,2,2,2,2,1,711649,70122,279441,3
1,2,2,2,2,2,711647,70124,279441,1
1,4,2,1,1,1,662201,37063,295825,0
1,4,2,1,2,1,662205,37062,295825,3
1,4,2,1,2,2,662200,37063,295825,1
1,4,2,2,1,1,662201,37063,295825,0
1,4,2,2,2,1,662205,37062,295825,3
1,4,2,2,2,2,662200,37063,295825,1
1,4,3,1,1,1,658089,33015,295825,0
1,4,3,1,2,1,658093,33014,295825,3
1,4,3,1,2,2,658088,33015,295825,1
1,4,3,2,1,1,658089,33015,295825,0
1,4,3,2,2,1,658093,33014,295825,3
1,4,3,2,2,2,658088,33015,295825,1
1,4,4,1,1,1,658088,33015,295825,0
1,4,4,1,2,1,658092,33014,295825,3
1,4,4,1,2,2,658087,33015,295825,1
1,4,4,2,1,1,658088,33015,295825,0
1,4,4,2,2,1,658092,33014,295825,3
1,4,4,2,2,2,658087,33015,295825,1
