/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [15:0] _00_;
  reg [15:0] _01_;
  reg [4:0] _02_;
  wire [6:0] celloutsig_0_0z;
  wire [14:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [23:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [24:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire [13:0] celloutsig_1_16z;
  wire [21:0] celloutsig_1_17z;
  wire [25:0] celloutsig_1_18z;
  wire [23:0] celloutsig_1_19z;
  wire [18:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = celloutsig_0_7z ? celloutsig_0_5z : celloutsig_0_1z;
  assign celloutsig_1_2z = !(celloutsig_1_1z[17] ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_0_26z = !(celloutsig_0_23z ? celloutsig_0_13z[11] : celloutsig_0_14z[1]);
  assign celloutsig_0_33z = ~(celloutsig_0_32z | celloutsig_0_11z[6]);
  assign celloutsig_0_17z = ~(celloutsig_0_12z | celloutsig_0_12z);
  assign celloutsig_0_23z = ~(celloutsig_0_1z | celloutsig_0_1z);
  assign celloutsig_0_8z = ~celloutsig_0_6z[6];
  assign celloutsig_1_6z = ~((celloutsig_1_2z | in_data[163]) & (in_data[158] | in_data[149]));
  assign celloutsig_1_13z = ~((celloutsig_1_6z | in_data[161]) & (celloutsig_1_2z | celloutsig_1_0z));
  assign celloutsig_1_11z = { celloutsig_1_1z[14:6], celloutsig_1_2z, celloutsig_1_8z } + { celloutsig_1_9z[8:5], celloutsig_1_9z[5], celloutsig_1_9z[8], celloutsig_1_9z[6], celloutsig_1_9z[1:0], celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_6z = in_data[16:7] + { in_data[6:2], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_13z = celloutsig_0_11z[14:2] + { celloutsig_0_9z[18:7], celloutsig_0_12z };
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 16'h0000;
    else _00_ <= { celloutsig_0_6z[5:1], celloutsig_0_5z, celloutsig_0_2z };
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 16'h0000;
    else _01_ <= { celloutsig_0_25z[11:7], celloutsig_0_25z[13:12], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z };
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 5'h00;
    else _02_ <= { celloutsig_0_15z[7:5], celloutsig_0_19z, celloutsig_0_26z };
  assign celloutsig_1_17z = { celloutsig_1_11z, celloutsig_1_11z } & { celloutsig_1_16z[12:3], celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_1z[11:0], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_13z } & { celloutsig_1_10z[10:1], celloutsig_1_16z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_2z = { celloutsig_0_0z[3:1], celloutsig_0_0z } & in_data[10:1];
  assign celloutsig_0_14z = celloutsig_0_0z[4:2] / { 1'h1, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[126:118] == in_data[176:168];
  assign celloutsig_1_3z = { in_data[187:185], celloutsig_1_0z, celloutsig_1_2z } == in_data[182:178];
  assign celloutsig_0_5z = celloutsig_0_0z == { in_data[52:47], celloutsig_0_3z };
  assign celloutsig_1_5z = { in_data[133], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z } < { in_data[109:104], celloutsig_1_2z };
  assign celloutsig_0_21z = { celloutsig_0_6z[5:0], celloutsig_0_18z } < celloutsig_0_15z[7:1];
  assign celloutsig_1_1z = { in_data[164:148], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[160:144], in_data[96] };
  assign celloutsig_1_16z = { celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_5z } % { 1'h1, celloutsig_1_1z[16:8], celloutsig_1_5z, celloutsig_1_15z };
  assign celloutsig_1_19z = { celloutsig_1_17z[16], celloutsig_1_12z, celloutsig_1_17z } % { 1'h1, celloutsig_1_17z, celloutsig_1_12z };
  assign celloutsig_0_15z = { _00_[13:3], celloutsig_0_4z } % { 1'h1, celloutsig_0_11z[10:0] };
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_8z } * { celloutsig_1_1z[11:6], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_7z = { in_data[172], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z } !== { in_data[160], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_1z & celloutsig_0_4z;
  assign celloutsig_0_1z = in_data[80] & in_data[55];
  assign celloutsig_1_4z = | { celloutsig_1_3z, in_data[116:115] };
  assign celloutsig_0_18z = | celloutsig_0_11z[5:3];
  assign celloutsig_0_19z = | celloutsig_0_11z[9:3];
  assign celloutsig_0_3z = ~^ { celloutsig_0_2z[4:1], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_32z = ~^ { celloutsig_0_15z[7:2], celloutsig_0_5z };
  assign celloutsig_1_8z = ^ { celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_0_27z = ^ { celloutsig_0_14z[2:1], celloutsig_0_21z };
  assign celloutsig_0_0z = in_data[8:2] >> in_data[58:52];
  assign celloutsig_1_15z = { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z } - { celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_3z };
  assign celloutsig_0_9z = { in_data[93:91], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z } - { in_data[5:1], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_6z[7:0], celloutsig_0_0z } ^ { celloutsig_0_9z[21:8], celloutsig_0_5z };
  assign celloutsig_0_34z = ~((_02_[2] & _01_[6]) | celloutsig_0_27z);
  assign celloutsig_1_12z = ~((celloutsig_1_7z & celloutsig_1_11z[4]) | celloutsig_1_6z);
  assign celloutsig_0_4z = ~((celloutsig_0_3z & celloutsig_0_0z[5]) | (celloutsig_0_2z[6] & celloutsig_0_0z[5]));
  assign { celloutsig_0_25z[15], celloutsig_0_25z[16], celloutsig_0_25z[23:20], celloutsig_0_25z[18], celloutsig_0_25z[19], celloutsig_0_25z[13:7] } = ~ { celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_11z[6:3], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z };
  assign { celloutsig_1_9z[6], celloutsig_1_9z[1], celloutsig_1_9z[8], celloutsig_1_9z[5], celloutsig_1_9z[7], celloutsig_1_9z[0] } = ~ { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign { celloutsig_0_25z[17], celloutsig_0_25z[14], celloutsig_0_25z[6:0] } = { celloutsig_0_25z[19], celloutsig_0_25z[16], celloutsig_0_25z[13:7] };
  assign celloutsig_1_9z[4:2] = { celloutsig_1_9z[5], celloutsig_1_9z[8], celloutsig_1_9z[6] };
  assign { out_data[153:128], out_data[119:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
