ENTITY series IS
    PORT (
	clk : in std_logic  ; 
	clr : in std_logic  ; 
	s : in std_logic  ; 
	shiftload : in std_logic  ; 
	d : in std_logic_vector (3 downto 0) ; 
	q : inout std_logic 
    ) ;
END series ;
