# RTL Simulation Variables
sim.inputs:
  input_files:
    - "src/alu.v"
    - "src/alu_testbench.v"
  timescale: "1ns/10ps"
  options:
#    - "-notice"
#    - "-line"
#    - "+lint=all,noVCDE"
#    - "+v2k"
#    - "-debug"
    - "-sverilog"
  top_module: "alu_testbench"
  tb_name: "alu_testbench"
  cvcvlib: "sky130_fd_sc_hd.v"
  cvclib: "primitives.v"
  defines: 
    - "CLOCK_PERIOD=20.00000"
  defines_meta: append
