[12:56:16.360] <TB3>     INFO: *** Welcome to pxar ***
[12:56:16.360] <TB3>     INFO: *** Today: 2016/08/15
[12:56:16.367] <TB3>     INFO: *** Version: b2a7-dirty
[12:56:16.367] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C15.dat
[12:56:16.368] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:56:16.368] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//defaultMaskFile.dat
[12:56:16.368] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters_C15.dat
[12:56:16.448] <TB3>     INFO:         clk: 4
[12:56:16.448] <TB3>     INFO:         ctr: 4
[12:56:16.448] <TB3>     INFO:         sda: 19
[12:56:16.448] <TB3>     INFO:         tin: 9
[12:56:16.448] <TB3>     INFO:         level: 15
[12:56:16.448] <TB3>     INFO:         triggerdelay: 0
[12:56:16.448] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[12:56:16.448] <TB3>     INFO: Log level: DEBUG
[12:56:16.461] <TB3>     INFO: Found DTB DTB_WRE7QJ
[12:56:16.475] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[12:56:16.478] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[12:56:16.480] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[12:56:18.049] <TB3>     INFO: DUT info: 
[12:56:18.049] <TB3>     INFO: The DUT currently contains the following objects:
[12:56:18.049] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[12:56:18.049] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[12:56:18.049] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[12:56:18.049] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[12:56:18.049] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:18.049] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:18.049] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:18.049] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:18.049] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:18.049] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:18.049] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:18.049] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:18.049] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:18.049] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:18.049] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:18.049] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:18.049] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:18.049] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:18.049] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:18.049] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[12:56:18.050] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[12:56:18.051] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[12:56:18.052] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[12:56:18.070] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28508160
[12:56:18.070] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x22d1f20
[12:56:18.070] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2248770
[12:56:18.070] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f0315d94010
[12:56:18.070] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f031bfff510
[12:56:18.070] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28573696 fPxarMemory = 0x7f0315d94010
[12:56:18.071] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 371.4mA
[12:56:18.072] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 459mA
[12:56:18.072] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.2 C
[12:56:18.072] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[12:56:18.473] <TB3>     INFO: enter 'restricted' command line mode
[12:56:18.473] <TB3>     INFO: enter test to run
[12:56:18.473] <TB3>     INFO:   test: FPIXTest no parameter change
[12:56:18.473] <TB3>     INFO:   running: fpixtest
[12:56:18.473] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[12:56:18.478] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[12:56:18.478] <TB3>     INFO: ######################################################################
[12:56:18.478] <TB3>     INFO: PixTestFPIXTest::doTest()
[12:56:18.478] <TB3>     INFO: ######################################################################
[12:56:18.481] <TB3>     INFO: ######################################################################
[12:56:18.481] <TB3>     INFO: PixTestPretest::doTest()
[12:56:18.481] <TB3>     INFO: ######################################################################
[12:56:18.484] <TB3>     INFO:    ----------------------------------------------------------------------
[12:56:18.484] <TB3>     INFO:    PixTestPretest::programROC() 
[12:56:18.484] <TB3>     INFO:    ----------------------------------------------------------------------
[12:56:36.502] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[12:56:36.502] <TB3>     INFO: IA differences per ROC:  19.3 16.9 19.3 18.5 19.3 16.9 18.5 18.5 19.3 20.9 19.3 19.3 21.7 18.5 17.7 20.9
[12:56:36.568] <TB3>     INFO:    ----------------------------------------------------------------------
[12:56:36.568] <TB3>     INFO:    PixTestPretest::checkIdig() 
[12:56:36.568] <TB3>     INFO:    ----------------------------------------------------------------------
[12:56:37.822] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[12:56:38.324] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[12:56:38.825] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[12:56:39.327] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[12:56:39.828] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[12:56:40.330] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[12:56:40.832] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[12:56:41.333] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[12:56:41.835] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[12:56:42.337] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[12:56:42.838] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[12:56:43.340] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[12:56:43.842] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[12:56:44.343] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[12:56:44.845] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[12:56:45.347] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 1.6 mA
[12:56:45.600] <TB3>     INFO: Idig [mA/ROC]: 1.6 1.6 2.4 1.6 1.6 2.4 2.4 1.6 1.6 2.4 2.4 2.4 2.4 2.4 1.6 1.6 
[12:56:45.600] <TB3>     INFO: Test took 9035 ms.
[12:56:45.600] <TB3>     INFO: PixTestPretest::checkIdig() done.
[12:56:45.630] <TB3>     INFO:    ----------------------------------------------------------------------
[12:56:45.630] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[12:56:45.630] <TB3>     INFO:    ----------------------------------------------------------------------
[12:56:45.734] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.7812 mA
[12:56:45.835] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 24.6187 mA
[12:56:45.936] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  75 Ia 23.8187 mA
[12:56:46.037] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  76 Ia 23.8187 mA
[12:56:46.138] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  77 Ia 23.8187 mA
[12:56:46.238] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  78 Ia 23.8187 mA
[12:56:46.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  79 Ia 24.6187 mA
[12:56:46.439] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  76 Ia 23.8187 mA
[12:56:46.541] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  77 Ia 23.8187 mA
[12:56:46.641] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  78 Ia 23.8187 mA
[12:56:46.742] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  79 Ia 24.6187 mA
[12:56:46.843] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  76 Ia 23.8187 mA
[12:56:46.944] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  77 Ia 23.8187 mA
[12:56:47.045] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.2188 mA
[12:56:47.146] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  89 Ia 24.6187 mA
[12:56:47.247] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  86 Ia 23.8187 mA
[12:56:47.348] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  87 Ia 23.8187 mA
[12:56:47.449] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  88 Ia 24.6187 mA
[12:56:47.549] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  85 Ia 23.8187 mA
[12:56:47.650] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  86 Ia 23.8187 mA
[12:56:47.750] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  87 Ia 23.8187 mA
[12:56:47.851] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  88 Ia 23.8187 mA
[12:56:47.953] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  89 Ia 23.8187 mA
[12:56:48.054] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  90 Ia 24.6187 mA
[12:56:48.155] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  87 Ia 23.8187 mA
[12:56:48.256] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.8187 mA
[12:56:48.357] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  79 Ia 23.8187 mA
[12:56:48.457] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  80 Ia 24.6187 mA
[12:56:48.558] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  77 Ia 23.8187 mA
[12:56:48.659] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  78 Ia 23.8187 mA
[12:56:48.759] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  79 Ia 23.8187 mA
[12:56:48.860] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  80 Ia 24.6187 mA
[12:56:48.961] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  77 Ia 23.0188 mA
[12:56:49.062] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  83 Ia 25.4188 mA
[12:56:49.162] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  76 Ia 23.0188 mA
[12:56:49.263] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  82 Ia 25.4188 mA
[12:56:49.364] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  75 Ia 23.0188 mA
[12:56:49.466] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.0188 mA
[12:56:49.567] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 24.6187 mA
[12:56:49.668] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  81 Ia 24.6187 mA
[12:56:49.769] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  78 Ia 23.0188 mA
[12:56:49.869] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  84 Ia 24.6187 mA
[12:56:49.970] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  81 Ia 24.6187 mA
[12:56:50.071] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  78 Ia 23.8187 mA
[12:56:50.171] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  79 Ia 23.8187 mA
[12:56:50.272] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  80 Ia 23.8187 mA
[12:56:50.372] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  81 Ia 24.6187 mA
[12:56:50.473] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  78 Ia 23.0188 mA
[12:56:50.574] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  84 Ia 24.6187 mA
[12:56:50.675] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.8187 mA
[12:56:50.776] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  79 Ia 23.8187 mA
[12:56:50.877] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  80 Ia 23.8187 mA
[12:56:50.978] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  81 Ia 23.8187 mA
[12:56:51.079] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  82 Ia 24.6187 mA
[12:56:51.180] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  79 Ia 23.8187 mA
[12:56:51.281] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  80 Ia 24.6187 mA
[12:56:51.381] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  77 Ia 23.0188 mA
[12:56:51.482] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  83 Ia 25.4188 mA
[12:56:51.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  76 Ia 23.0188 mA
[12:56:51.683] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  82 Ia 24.6187 mA
[12:56:51.784] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  79 Ia 23.8187 mA
[12:56:51.886] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 21.4188 mA
[12:56:51.987] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  94 Ia 25.4188 mA
[12:56:52.088] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  87 Ia 23.8187 mA
[12:56:52.188] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  88 Ia 23.8187 mA
[12:56:52.289] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  89 Ia 23.8187 mA
[12:56:52.390] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  90 Ia 24.6187 mA
[12:56:52.490] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  87 Ia 23.8187 mA
[12:56:52.591] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  88 Ia 23.8187 mA
[12:56:52.692] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  89 Ia 23.8187 mA
[12:56:52.793] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  90 Ia 24.6187 mA
[12:56:52.893] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  87 Ia 23.8187 mA
[12:56:52.994] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  88 Ia 23.8187 mA
[12:56:53.096] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.0188 mA
[12:56:53.197] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 25.4188 mA
[12:56:53.297] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  77 Ia 23.0188 mA
[12:56:53.397] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  83 Ia 24.6187 mA
[12:56:53.498] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  80 Ia 23.8187 mA
[12:56:53.598] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  81 Ia 24.6187 mA
[12:56:53.699] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  78 Ia 23.0188 mA
[12:56:53.799] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  84 Ia 25.4188 mA
[12:56:53.900] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  77 Ia 23.0188 mA
[12:56:53.001] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  83 Ia 24.6187 mA
[12:56:54.101] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  80 Ia 23.8187 mA
[12:56:54.202] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  81 Ia 23.8187 mA
[12:56:54.304] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.0188 mA
[12:56:54.405] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  84 Ia 24.6187 mA
[12:56:54.506] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  81 Ia 23.8187 mA
[12:56:54.606] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  82 Ia 23.8187 mA
[12:56:54.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  83 Ia 24.6187 mA
[12:56:54.808] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  80 Ia 23.8187 mA
[12:56:54.908] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  81 Ia 23.8187 mA
[12:56:55.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  82 Ia 23.8187 mA
[12:56:55.110] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  83 Ia 24.6187 mA
[12:56:55.211] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  80 Ia 23.8187 mA
[12:56:55.312] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  81 Ia 23.8187 mA
[12:56:55.412] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  82 Ia 24.6187 mA
[12:56:55.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 23.8187 mA
[12:56:55.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  79 Ia 23.8187 mA
[12:56:55.716] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  80 Ia 24.6187 mA
[12:56:55.816] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  77 Ia 23.0188 mA
[12:56:55.917] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  83 Ia 24.6187 mA
[12:56:56.017] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  80 Ia 24.6187 mA
[12:56:56.118] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  77 Ia 23.8187 mA
[12:56:56.220] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  78 Ia 23.8187 mA
[12:56:56.321] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  79 Ia 23.8187 mA
[12:56:56.421] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  80 Ia 23.8187 mA
[12:56:56.522] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  81 Ia 24.6187 mA
[12:56:56.622] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  78 Ia 23.8187 mA
[12:56:56.724] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 25.4188 mA
[12:56:56.825] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  71 Ia 23.8187 mA
[12:56:56.926] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  72 Ia 23.8187 mA
[12:56:57.026] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  73 Ia 23.8187 mA
[12:56:57.127] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  74 Ia 24.6187 mA
[12:56:57.228] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  71 Ia 23.8187 mA
[12:56:57.329] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  72 Ia 23.8187 mA
[12:56:57.429] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  73 Ia 23.8187 mA
[12:56:57.530] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  74 Ia 24.6187 mA
[12:56:57.632] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  71 Ia 23.8187 mA
[12:56:57.732] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  72 Ia 23.8187 mA
[12:56:57.832] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  73 Ia 23.8187 mA
[12:56:57.934] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.0188 mA
[12:56:58.035] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  84 Ia 25.4188 mA
[12:56:58.136] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  77 Ia 23.8187 mA
[12:56:58.237] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  78 Ia 23.8187 mA
[12:56:58.337] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  79 Ia 23.8187 mA
[12:56:58.439] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  80 Ia 23.8187 mA
[12:56:58.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  81 Ia 24.6187 mA
[12:56:58.641] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  78 Ia 23.0188 mA
[12:56:58.742] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  84 Ia 25.4188 mA
[12:56:58.842] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  77 Ia 23.0188 mA
[12:56:58.943] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  83 Ia 24.6187 mA
[12:56:59.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  80 Ia 24.6187 mA
[12:56:59.145] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.8187 mA
[12:56:59.246] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  79 Ia 24.6187 mA
[12:56:59.347] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  76 Ia 23.8187 mA
[12:56:59.448] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  77 Ia 23.8187 mA
[12:56:59.549] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  78 Ia 23.8187 mA
[12:56:59.649] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  79 Ia 23.8187 mA
[12:56:59.750] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  80 Ia 24.6187 mA
[12:56:59.851] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  77 Ia 23.8187 mA
[12:56:59.951] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  78 Ia 23.8187 mA
[12:57:00.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  79 Ia 24.6187 mA
[12:57:00.153] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  76 Ia 23.8187 mA
[12:57:00.254] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  77 Ia 23.8187 mA
[12:57:00.356] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 26.2188 mA
[12:57:00.456] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  66 Ia 23.8187 mA
[12:57:00.557] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  67 Ia 23.8187 mA
[12:57:00.659] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  68 Ia 23.8187 mA
[12:57:00.759] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  69 Ia 23.8187 mA
[12:57:00.860] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  70 Ia 24.6187 mA
[12:57:00.961] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  67 Ia 23.8187 mA
[12:57:01.061] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  68 Ia 23.8187 mA
[12:57:01.162] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  69 Ia 23.8187 mA
[12:57:01.263] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  70 Ia 23.8187 mA
[12:57:01.364] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  71 Ia 24.6187 mA
[12:57:01.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  68 Ia 23.8187 mA
[12:57:01.567] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.0188 mA
[12:57:01.668] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  84 Ia 25.4188 mA
[12:57:01.769] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  77 Ia 23.0188 mA
[12:57:01.869] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  83 Ia 25.4188 mA
[12:57:01.971] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  76 Ia 23.0188 mA
[12:57:02.071] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  82 Ia 23.8187 mA
[12:57:02.172] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  83 Ia 24.6187 mA
[12:57:02.273] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  80 Ia 23.8187 mA
[12:57:02.374] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  81 Ia 24.6187 mA
[12:57:02.475] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  78 Ia 23.8187 mA
[12:57:02.576] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  79 Ia 23.8187 mA
[12:57:02.677] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  80 Ia 23.8187 mA
[12:57:02.778] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.2188 mA
[12:57:02.879] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  89 Ia 24.6187 mA
[12:57:02.980] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  86 Ia 23.8187 mA
[12:57:03.081] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  87 Ia 24.6187 mA
[12:57:03.182] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  84 Ia 24.6187 mA
[12:57:03.282] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  81 Ia 23.8187 mA
[12:57:03.383] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  82 Ia 23.8187 mA
[12:57:03.483] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  83 Ia 23.8187 mA
[12:57:03.584] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  84 Ia 23.8187 mA
[12:57:03.685] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  85 Ia 23.8187 mA
[12:57:03.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  86 Ia 24.6187 mA
[12:57:03.886] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  83 Ia 23.8187 mA
[12:57:03.988] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 25.4188 mA
[12:57:04.089] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  71 Ia 23.8187 mA
[12:57:04.189] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  72 Ia 24.6187 mA
[12:57:04.290] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  69 Ia 23.8187 mA
[12:57:04.390] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  70 Ia 23.8187 mA
[12:57:04.491] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  71 Ia 23.8187 mA
[12:57:04.592] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  72 Ia 23.8187 mA
[12:57:04.693] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  73 Ia 23.8187 mA
[12:57:04.795] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  74 Ia 24.6187 mA
[12:57:04.895] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  71 Ia 23.8187 mA
[12:57:04.996] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  72 Ia 23.8187 mA
[12:57:05.097] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  73 Ia 24.6187 mA
[12:57:05.123] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  77
[12:57:05.123] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  87
[12:57:05.123] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  75
[12:57:05.123] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  84
[12:57:05.123] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  79
[12:57:05.123] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  88
[12:57:05.123] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  81
[12:57:05.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  82
[12:57:05.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  78
[12:57:05.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  73
[12:57:05.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  80
[12:57:05.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  77
[12:57:05.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  68
[12:57:05.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  80
[12:57:05.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  83
[12:57:05.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  73
[12:57:06.950] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 381 mA = 23.8125 mA/ROC
[12:57:06.950] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  20.1  17.6  20.1  19.2  19.2  19.2  20.1  19.2  19.2  20.1  19.2  19.2  20.1  19.2  20.1
[12:57:06.990] <TB3>     INFO:    ----------------------------------------------------------------------
[12:57:06.990] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[12:57:06.990] <TB3>     INFO:    ----------------------------------------------------------------------
[12:57:07.127] <TB3>     INFO: Expecting 231680 events.
[12:57:15.423] <TB3>     INFO: 231680 events read in total (7579ms).
[12:57:15.580] <TB3>     INFO: Test took 8586ms.
[12:57:15.782] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 87 and Delta(CalDel) = 63
[12:57:15.785] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 81 and Delta(CalDel) = 60
[12:57:15.789] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 76 and Delta(CalDel) = 61
[12:57:15.792] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 79 and Delta(CalDel) = 63
[12:57:15.796] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 73 and Delta(CalDel) = 59
[12:57:15.799] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 90 and Delta(CalDel) = 58
[12:57:15.804] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 88 and Delta(CalDel) = 59
[12:57:15.807] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 109 and Delta(CalDel) = 58
[12:57:15.811] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 89 and Delta(CalDel) = 63
[12:57:15.814] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 116 and Delta(CalDel) = 62
[12:57:15.819] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 79 and Delta(CalDel) = 64
[12:57:15.824] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 80 and Delta(CalDel) = 63
[12:57:15.828] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 96 and Delta(CalDel) = 61
[12:57:15.832] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 80 and Delta(CalDel) = 62
[12:57:15.839] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 81 and Delta(CalDel) = 59
[12:57:15.842] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 108 and Delta(CalDel) = 59
[12:57:15.884] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[12:57:15.917] <TB3>     INFO:    ----------------------------------------------------------------------
[12:57:15.917] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[12:57:15.917] <TB3>     INFO:    ----------------------------------------------------------------------
[12:57:16.053] <TB3>     INFO: Expecting 231680 events.
[12:57:24.422] <TB3>     INFO: 231680 events read in total (7655ms).
[12:57:24.427] <TB3>     INFO: Test took 8506ms.
[12:57:24.449] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31
[12:57:24.766] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 29.5
[12:57:24.770] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 30.5
[12:57:24.773] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31.5
[12:57:24.777] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 29
[12:57:24.784] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 29
[12:57:24.788] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 114 +/- 29.5
[12:57:24.791] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 29
[12:57:24.795] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[12:57:24.802] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 31
[12:57:24.806] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 31.5
[12:57:24.810] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 31.5
[12:57:24.814] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 30
[12:57:24.818] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 31
[12:57:24.821] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 29.5
[12:57:24.825] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 115 +/- 30
[12:57:24.861] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[12:57:24.861] <TB3>     INFO: CalDel:      142   123   137   138   127   122   114   115   137   132   133   136   124   127   130   115
[12:57:24.862] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[12:57:24.865] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C0.dat
[12:57:24.866] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C1.dat
[12:57:24.866] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C2.dat
[12:57:24.866] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C3.dat
[12:57:24.866] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C4.dat
[12:57:24.866] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C5.dat
[12:57:24.866] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C6.dat
[12:57:24.866] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C7.dat
[12:57:24.867] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C8.dat
[12:57:24.867] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C9.dat
[12:57:24.867] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C10.dat
[12:57:24.867] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C11.dat
[12:57:24.867] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C12.dat
[12:57:24.867] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C13.dat
[12:57:24.867] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C14.dat
[12:57:24.867] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters_C15.dat
[12:57:24.868] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:57:24.868] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:57:24.868] <TB3>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[12:57:24.868] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[12:57:24.957] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[12:57:24.957] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[12:57:24.957] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[12:57:24.957] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[12:57:24.960] <TB3>     INFO: ######################################################################
[12:57:24.960] <TB3>     INFO: PixTestTiming::doTest()
[12:57:24.960] <TB3>     INFO: ######################################################################
[12:57:24.960] <TB3>     INFO:    ----------------------------------------------------------------------
[12:57:24.960] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[12:57:24.960] <TB3>     INFO:    ----------------------------------------------------------------------
[12:57:24.960] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:57:26.858] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:57:29.132] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:57:31.406] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:57:33.679] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:57:35.952] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:57:38.227] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:57:40.504] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[12:57:42.779] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[12:57:45.053] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[12:57:47.324] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[12:57:49.598] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[12:57:51.871] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[12:57:54.150] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[12:57:56.424] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[12:57:58.697] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[12:58:00.970] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[12:58:02.491] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[12:58:04.011] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[12:58:05.530] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[12:58:07.050] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[12:58:08.571] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[12:58:10.091] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[12:58:11.614] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[12:58:13.134] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[12:58:14.657] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[12:58:16.180] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[12:58:17.702] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[12:58:19.230] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[12:58:20.749] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[12:58:22.274] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[12:58:23.797] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[12:58:25.320] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[12:58:26.845] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[12:58:28.364] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[12:58:29.885] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[12:58:31.405] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[12:58:32.929] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[12:58:34.449] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[12:58:35.970] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[12:58:37.491] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[12:58:39.765] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[12:58:42.039] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[12:58:44.313] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[12:58:57.477] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[12:58:59.752] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[12:59:02.025] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[12:59:04.301] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[12:59:06.574] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[12:59:08.847] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[12:59:11.120] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[12:59:13.396] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[12:59:15.669] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[12:59:17.941] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[12:59:20.216] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[12:59:22.489] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[12:59:24.763] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[12:59:27.036] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[12:59:29.309] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[12:59:31.586] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[12:59:33.862] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[12:59:36.136] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[12:59:38.409] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[12:59:40.682] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[12:59:42.956] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[12:59:45.229] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[12:59:47.502] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[12:59:49.780] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[12:59:52.049] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[12:59:54.324] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[12:59:56.599] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[12:59:58.876] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:00:01.150] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:00:03.427] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:00:05.701] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:00:07.975] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:00:10.250] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:00:12.523] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:00:14.797] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:00:17.070] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:00:19.344] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:00:20.864] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:00:23.137] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:00:25.411] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:00:27.684] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:00:29.957] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:00:32.232] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:00:34.506] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:00:36.783] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:00:38.308] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:00:39.829] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:00:41.353] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:00:42.877] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:00:44.399] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:00:45.920] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:00:47.441] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:00:48.961] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:00:50.482] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:00:51.002] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:00:53.523] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:00:55.043] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:00:56.564] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:00:58.085] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:00:59.606] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:01:01.127] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:01:03.402] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:01:05.676] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:01:07.949] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:01:10.223] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:01:12.496] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:01:14.770] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:01:17.043] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:01:19.316] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:01:21.591] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:01:23.868] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:01:26.144] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:01:28.418] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:01:30.694] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:01:32.967] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:01:35.240] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:01:37.514] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:01:39.788] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:01:42.061] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:01:44.335] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:01:46.609] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:01:48.884] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:01:51.157] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:01:53.430] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:01:56.088] <TB3>     INFO: TBM Phase Settings: 232
[13:01:56.088] <TB3>     INFO: 400MHz Phase: 2
[13:01:56.088] <TB3>     INFO: 160MHz Phase: 7
[13:01:56.088] <TB3>     INFO: Functional Phase Area: 5
[13:01:56.091] <TB3>     INFO: Test took 271131 ms.
[13:01:56.091] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:01:56.091] <TB3>     INFO:    ----------------------------------------------------------------------
[13:01:56.091] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:01:56.091] <TB3>     INFO:    ----------------------------------------------------------------------
[13:01:56.091] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:01:57.233] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:02:01.009] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:02:04.787] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:02:08.563] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:02:12.339] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:02:16.116] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:02:19.891] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:02:23.668] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:02:25.188] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:02:26.708] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:02:28.227] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:02:29.747] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:02:31.269] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:02:32.789] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:02:34.311] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:02:35.832] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:02:37.353] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:02:39.629] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:02:41.904] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:02:44.177] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:02:46.451] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:02:48.724] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:02:50.001] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:02:52.522] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:02:54.042] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:02:56.317] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:02:58.591] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:03:00.864] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:03:03.138] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:03:05.419] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:03:07.692] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:03:09.213] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:03:10.733] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:03:13.007] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:03:15.280] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:03:17.554] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:03:19.828] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:03:22.105] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:03:24.382] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:03:25.902] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:03:27.425] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:03:29.698] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:03:31.971] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:03:34.244] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:03:36.517] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:03:38.791] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:03:41.065] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:03:42.585] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:03:44.105] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:03:45.624] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:03:47.143] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:03:48.663] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:03:50.182] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:03:51.703] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:03:53.223] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:03:54.742] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:03:56.266] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:03:57.786] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:03:59.308] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:04:00.828] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:04:02.352] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:04:03.875] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:04:05.396] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:04:07.298] <TB3>     INFO: ROC Delay Settings: 219
[13:04:07.298] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:04:07.298] <TB3>     INFO: ROC Port 0 Delay: 3
[13:04:07.298] <TB3>     INFO: ROC Port 1 Delay: 3
[13:04:07.298] <TB3>     INFO: Functional ROC Area: 4
[13:04:07.303] <TB3>     INFO: Test took 131212 ms.
[13:04:07.303] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:04:07.303] <TB3>     INFO:    ----------------------------------------------------------------------
[13:04:07.303] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:04:07.303] <TB3>     INFO:    ----------------------------------------------------------------------
[13:04:08.443] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 40c8 40c8 40c8 40c8 40c9 40c8 40c9 40c9 e062 c000 a101 80b1 40c8 40c9 40c8 40c9 40c8 40c9 40c9 40c9 e062 c000 
[13:04:08.444] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 40c8 40c8 40c9 40c9 40c8 40c9 40c9 40c9 e022 c000 a102 80c0 40c8 40c8 40c8 40cb 40c8 40cb 40cb 40cb e022 c000 
[13:04:08.444] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 40c8 40c9 40c8 40c9 40c8 40c8 40c8 40c9 e022 c000 a103 8000 40c9 40c8 40c9 40c9 40c9 40c9 40c9 40c9 e022 c000 
[13:04:08.444] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:04:22.855] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:22.855] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:04:37.128] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:37.128] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:04:51.455] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:51.455] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:05:05.749] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:05.749] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:05:19.942] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:19.942] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:05:34.189] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:34.189] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:05:48.391] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:05:48.391] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:06:02.542] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:02.543] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:06:16.659] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:16.659] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:06:30.788] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:31.170] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:31.183] <TB3>     INFO: Decoding statistics:
[13:06:31.183] <TB3>     INFO:   General information:
[13:06:31.183] <TB3>     INFO: 	 16bit words read:         240000000
[13:06:31.183] <TB3>     INFO: 	 valid events total:       20000000
[13:06:31.183] <TB3>     INFO: 	 empty events:             20000000
[13:06:31.183] <TB3>     INFO: 	 valid events with pixels: 0
[13:06:31.183] <TB3>     INFO: 	 valid pixel hits:         0
[13:06:31.183] <TB3>     INFO:   Event errors: 	           0
[13:06:31.183] <TB3>     INFO: 	 start marker:             0
[13:06:31.183] <TB3>     INFO: 	 stop marker:              0
[13:06:31.183] <TB3>     INFO: 	 overflow:                 0
[13:06:31.183] <TB3>     INFO: 	 invalid 5bit words:       0
[13:06:31.183] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:06:31.183] <TB3>     INFO:   TBM errors: 		           0
[13:06:31.183] <TB3>     INFO: 	 flawed TBM headers:       0
[13:06:31.183] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:06:31.183] <TB3>     INFO: 	 event ID mismatches:      0
[13:06:31.183] <TB3>     INFO:   ROC errors: 		           0
[13:06:31.184] <TB3>     INFO: 	 missing ROC header(s):    0
[13:06:31.184] <TB3>     INFO: 	 misplaced readback start: 0
[13:06:31.184] <TB3>     INFO:   Pixel decoding errors:	   0
[13:06:31.184] <TB3>     INFO: 	 pixel data incomplete:    0
[13:06:31.184] <TB3>     INFO: 	 pixel address:            0
[13:06:31.184] <TB3>     INFO: 	 pulse height fill bit:    0
[13:06:31.184] <TB3>     INFO: 	 buffer corruption:        0
[13:06:31.184] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:31.184] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:06:31.184] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:31.184] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:31.184] <TB3>     INFO:    Read back bit status: 1
[13:06:31.184] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:31.184] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:31.184] <TB3>     INFO:    Timings are good!
[13:06:31.184] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:31.184] <TB3>     INFO: Test took 143881 ms.
[13:06:31.184] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:06:31.184] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:06:31.184] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:06:31.184] <TB3>     INFO: PixTestTiming::doTest took 546227 ms.
[13:06:31.184] <TB3>     INFO: PixTestTiming::doTest() done
[13:06:31.184] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:06:31.184] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:06:31.184] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:06:31.185] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:06:31.185] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:06:31.185] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:06:31.185] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:06:31.535] <TB3>     INFO: ######################################################################
[13:06:31.535] <TB3>     INFO: PixTestAlive::doTest()
[13:06:31.535] <TB3>     INFO: ######################################################################
[13:06:31.538] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:31.538] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:06:31.538] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:31.539] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:06:31.886] <TB3>     INFO: Expecting 41600 events.
[13:06:35.959] <TB3>     INFO: 41600 events read in total (3358ms).
[13:06:35.959] <TB3>     INFO: Test took 4420ms.
[13:06:35.967] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:35.967] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[13:06:35.967] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:06:36.343] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:06:36.343] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    1    1    0    0    1    0    0    0    0
[13:06:36.343] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    1    1    0    0    1    0    0    0    0
[13:06:36.347] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:36.347] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:06:36.347] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:36.348] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:06:36.694] <TB3>     INFO: Expecting 41600 events.
[13:06:39.687] <TB3>     INFO: 41600 events read in total (2278ms).
[13:06:39.688] <TB3>     INFO: Test took 3340ms.
[13:06:39.688] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:39.688] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:06:39.688] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:06:39.688] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:06:40.100] <TB3>     INFO: PixTestAlive::maskTest() done
[13:06:40.100] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:06:40.105] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:40.105] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:06:40.105] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:40.106] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:06:40.451] <TB3>     INFO: Expecting 41600 events.
[13:06:44.535] <TB3>     INFO: 41600 events read in total (3369ms).
[13:06:44.536] <TB3>     INFO: Test took 4430ms.
[13:06:44.546] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:06:44.546] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[13:06:44.546] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:06:44.919] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:06:44.919] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:06:44.919] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:06:44.919] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:06:44.937] <TB3>     INFO: ######################################################################
[13:06:44.937] <TB3>     INFO: PixTestTrim::doTest()
[13:06:44.937] <TB3>     INFO: ######################################################################
[13:06:44.941] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:44.942] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:06:44.942] <TB3>     INFO:    ----------------------------------------------------------------------
[13:06:45.019] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:06:45.020] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:06:45.103] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:06:45.103] <TB3>     INFO:     run 1 of 1
[13:06:45.103] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:06:45.446] <TB3>     INFO: Expecting 5025280 events.
[13:07:31.525] <TB3>     INFO: 1455704 events read in total (45365ms).
[13:08:16.719] <TB3>     INFO: 2894656 events read in total (90559ms).
[13:09:02.064] <TB3>     INFO: 4341656 events read in total (135904ms).
[13:09:23.646] <TB3>     INFO: 5025280 events read in total (157486ms).
[13:09:23.688] <TB3>     INFO: Test took 158585ms.
[13:09:23.745] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:09:23.840] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:09:25.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:09:26.531] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:09:27.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:09:29.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:09:30.370] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:09:31.652] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:09:32.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:09:34.313] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:09:35.584] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:09:36.989] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:09:38.299] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:09:39.682] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:09:41.049] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:09:42.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:09:43.627] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:09:45.070] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287133696
[13:09:45.074] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.4999 minThrLimit = 87.4854 minThrNLimit = 107.777 -> result = 87.4999 -> 87
[13:09:45.075] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7819 minThrLimit = 91.7731 minThrNLimit = 108.768 -> result = 91.7819 -> 91
[13:09:45.076] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1177 minThrLimit = 87.0933 minThrNLimit = 103.496 -> result = 87.1177 -> 87
[13:09:45.077] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.7781 minThrLimit = 93.7481 minThrNLimit = 111.912 -> result = 93.7781 -> 93
[13:09:45.077] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8351 minThrLimit = 89.8294 minThrNLimit = 107.814 -> result = 89.8351 -> 89
[13:09:45.078] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.3882 minThrLimit = 88.3772 minThrNLimit = 106.596 -> result = 88.3882 -> 88
[13:09:45.078] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.1788 minThrLimit = 92.1089 minThrNLimit = 110.967 -> result = 92.1788 -> 92
[13:09:45.078] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.791 minThrLimit = 101.741 minThrNLimit = 122.197 -> result = 101.791 -> 101
[13:09:45.079] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.0712 minThrLimit = 87.0157 minThrNLimit = 105.741 -> result = 87.0712 -> 87
[13:09:45.079] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.082 minThrLimit = 103.89 minThrNLimit = 128.856 -> result = 104.082 -> 104
[13:09:45.079] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8347 minThrLimit = 90.7908 minThrNLimit = 106.419 -> result = 90.8347 -> 90
[13:09:45.080] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.532 minThrLimit = 94.5226 minThrNLimit = 111.879 -> result = 94.532 -> 94
[13:09:45.080] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.464 minThrLimit = 100.441 minThrNLimit = 120.55 -> result = 100.464 -> 100
[13:09:45.081] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.057 minThrLimit = 91.0209 minThrNLimit = 109.896 -> result = 91.057 -> 91
[13:09:45.081] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8116 minThrLimit = 89.7779 minThrNLimit = 105.815 -> result = 89.8116 -> 89
[13:09:45.082] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.76 minThrLimit = 107.678 minThrNLimit = 134.452 -> result = 107.76 -> 107
[13:09:45.082] <TB3>     INFO: ROC 0 VthrComp = 87
[13:09:45.082] <TB3>     INFO: ROC 1 VthrComp = 91
[13:09:45.082] <TB3>     INFO: ROC 2 VthrComp = 87
[13:09:45.082] <TB3>     INFO: ROC 3 VthrComp = 93
[13:09:45.082] <TB3>     INFO: ROC 4 VthrComp = 89
[13:09:45.082] <TB3>     INFO: ROC 5 VthrComp = 88
[13:09:45.082] <TB3>     INFO: ROC 6 VthrComp = 92
[13:09:45.082] <TB3>     INFO: ROC 7 VthrComp = 101
[13:09:45.082] <TB3>     INFO: ROC 8 VthrComp = 87
[13:09:45.083] <TB3>     INFO: ROC 9 VthrComp = 104
[13:09:45.083] <TB3>     INFO: ROC 10 VthrComp = 90
[13:09:45.083] <TB3>     INFO: ROC 11 VthrComp = 94
[13:09:45.083] <TB3>     INFO: ROC 12 VthrComp = 100
[13:09:45.083] <TB3>     INFO: ROC 13 VthrComp = 91
[13:09:45.083] <TB3>     INFO: ROC 14 VthrComp = 89
[13:09:45.083] <TB3>     INFO: ROC 15 VthrComp = 107
[13:09:45.083] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:09:45.083] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:09:45.105] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:09:45.105] <TB3>     INFO:     run 1 of 1
[13:09:45.105] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:09:45.450] <TB3>     INFO: Expecting 5025280 events.
[13:10:20.500] <TB3>     INFO: 890632 events read in total (34331ms).
[13:10:55.992] <TB3>     INFO: 1780016 events read in total (69823ms).
[13:11:31.099] <TB3>     INFO: 2668496 events read in total (104931ms).
[13:12:06.608] <TB3>     INFO: 3547440 events read in total (140439ms).
[13:12:42.144] <TB3>     INFO: 4422320 events read in total (175976ms).
[13:13:06.717] <TB3>     INFO: 5025280 events read in total (200548ms).
[13:13:06.798] <TB3>     INFO: Test took 201693ms.
[13:13:06.981] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:13:07.352] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:13:08.932] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:13:10.521] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:13:12.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:13:13.705] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:13:15.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:13:16.882] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:13:18.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:13:20.084] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:13:21.713] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:13:23.313] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:13:24.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:13:26.524] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:13:28.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:13:29.680] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:13:31.279] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:13:32.873] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276480000
[13:13:32.876] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 60.3757 for pixel 0/26 mean/min/max = 45.9086/31.3807/60.4365
[13:13:32.876] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 59.9491 for pixel 7/2 mean/min/max = 46.8432/33.7148/59.9717
[13:13:32.877] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.9446 for pixel 30/0 mean/min/max = 44.984/31.8803/58.0877
[13:13:32.877] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.6174 for pixel 21/0 mean/min/max = 46.0834/33.5387/58.628
[13:13:32.878] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 61.8224 for pixel 6/41 mean/min/max = 47.9179/33.9985/61.8373
[13:13:32.878] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.2064 for pixel 44/9 mean/min/max = 46.2072/34.1926/58.2218
[13:13:32.878] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 60.0036 for pixel 0/7 mean/min/max = 46.5592/33.0227/60.0958
[13:13:32.879] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 59.9191 for pixel 7/0 mean/min/max = 45.5882/31.1996/59.9768
[13:13:32.879] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 61.9682 for pixel 0/41 mean/min/max = 45.7508/29.2711/62.2306
[13:13:32.880] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 63.6585 for pixel 8/1 mean/min/max = 48.2406/32.7569/63.7244
[13:13:32.880] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 61.0429 for pixel 6/13 mean/min/max = 47.5747/34.0209/61.1285
[13:13:32.880] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 62.3228 for pixel 25/10 mean/min/max = 47.7837/33.2282/62.3391
[13:13:32.881] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.6639 for pixel 11/36 mean/min/max = 44.8638/31.9741/57.7535
[13:13:32.881] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.7561 for pixel 42/79 mean/min/max = 45.1473/33.3208/56.9739
[13:13:32.882] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 60.0182 for pixel 15/0 mean/min/max = 47.3962/34.7488/60.0436
[13:13:32.882] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 60.6586 for pixel 2/71 mean/min/max = 47.5857/34.4123/60.759
[13:13:32.882] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:13:33.017] <TB3>     INFO: Expecting 411648 events.
[13:13:40.688] <TB3>     INFO: 411648 events read in total (6956ms).
[13:13:40.695] <TB3>     INFO: Expecting 411648 events.
[13:13:48.261] <TB3>     INFO: 411648 events read in total (6894ms).
[13:13:48.269] <TB3>     INFO: Expecting 411648 events.
[13:13:55.792] <TB3>     INFO: 411648 events read in total (6857ms).
[13:13:55.802] <TB3>     INFO: Expecting 411648 events.
[13:14:03.322] <TB3>     INFO: 411648 events read in total (6851ms).
[13:14:03.334] <TB3>     INFO: Expecting 411648 events.
[13:14:10.874] <TB3>     INFO: 411648 events read in total (6874ms).
[13:14:10.889] <TB3>     INFO: Expecting 411648 events.
[13:14:18.460] <TB3>     INFO: 411648 events read in total (6909ms).
[13:14:18.479] <TB3>     INFO: Expecting 411648 events.
[13:14:26.018] <TB3>     INFO: 411648 events read in total (6885ms).
[13:14:26.037] <TB3>     INFO: Expecting 411648 events.
[13:14:33.722] <TB3>     INFO: 411648 events read in total (7029ms).
[13:14:33.744] <TB3>     INFO: Expecting 411648 events.
[13:14:41.269] <TB3>     INFO: 411648 events read in total (6877ms).
[13:14:41.291] <TB3>     INFO: Expecting 411648 events.
[13:14:48.984] <TB3>     INFO: 411648 events read in total (7031ms).
[13:14:49.010] <TB3>     INFO: Expecting 411648 events.
[13:14:56.562] <TB3>     INFO: 411648 events read in total (6906ms).
[13:14:56.591] <TB3>     INFO: Expecting 411648 events.
[13:15:04.161] <TB3>     INFO: 411648 events read in total (6922ms).
[13:15:04.191] <TB3>     INFO: Expecting 411648 events.
[13:15:11.766] <TB3>     INFO: 411648 events read in total (6926ms).
[13:15:11.801] <TB3>     INFO: Expecting 411648 events.
[13:15:19.405] <TB3>     INFO: 411648 events read in total (6965ms).
[13:15:19.440] <TB3>     INFO: Expecting 411648 events.
[13:15:27.045] <TB3>     INFO: 411648 events read in total (6965ms).
[13:15:27.081] <TB3>     INFO: Expecting 411648 events.
[13:15:34.752] <TB3>     INFO: 411648 events read in total (7032ms).
[13:15:34.792] <TB3>     INFO: Test took 121910ms.
[13:15:35.259] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4471 < 35 for itrim = 96; old thr = 33.9899 ... break
[13:15:35.284] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1604 < 35 for itrim = 107; old thr = 32.7388 ... break
[13:15:35.309] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0786 < 35 for itrim = 89; old thr = 34.284 ... break
[13:15:35.339] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4633 < 35 for itrim = 96; old thr = 33.9243 ... break
[13:15:35.366] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3085 < 35 for itrim = 102; old thr = 34.2478 ... break
[13:15:35.396] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1972 < 35 for itrim = 92; old thr = 34.3777 ... break
[13:15:35.420] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3471 < 35 for itrim+1 = 99; old thr = 34.6901 ... break
[13:15:35.452] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6125 < 35 for itrim+1 = 111; old thr = 34.6263 ... break
[13:15:35.461] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0629 < 35 for itrim = 83; old thr = 34.8164 ... break
[13:15:35.496] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3382 < 35 for itrim = 115; old thr = 32.9628 ... break
[13:15:35.522] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4047 < 35 for itrim+1 = 105; old thr = 34.6951 ... break
[13:15:35.551] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2615 < 35 for itrim = 106; old thr = 33.2568 ... break
[13:15:35.587] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1956 < 35 for itrim = 111; old thr = 34.023 ... break
[13:15:35.611] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0239 < 35 for itrim = 94; old thr = 33.8295 ... break
[13:15:35.635] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1158 < 35 for itrim = 95; old thr = 33.9134 ... break
[13:15:35.667] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3528 < 35 for itrim+1 = 110; old thr = 34.806 ... break
[13:15:35.744] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:15:35.755] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:15:35.755] <TB3>     INFO:     run 1 of 1
[13:15:35.755] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:15:36.100] <TB3>     INFO: Expecting 5025280 events.
[13:16:12.032] <TB3>     INFO: 871496 events read in total (35217ms).
[13:16:47.385] <TB3>     INFO: 1741736 events read in total (70570ms).
[13:17:22.804] <TB3>     INFO: 2611400 events read in total (105990ms).
[13:17:58.126] <TB3>     INFO: 3470504 events read in total (141311ms).
[13:18:33.470] <TB3>     INFO: 4325600 events read in total (176655ms).
[13:19:02.162] <TB3>     INFO: 5025280 events read in total (205347ms).
[13:19:02.245] <TB3>     INFO: Test took 206490ms.
[13:19:02.428] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:19:02.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:19:04.367] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:19:05.932] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:19:07.499] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:19:09.060] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:19:10.611] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:19:12.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:19:13.703] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:19:15.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:19:16.864] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:19:18.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:19:19.983] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:19:21.532] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:19:23.079] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:19:24.629] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:19:26.196] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:19:27.745] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 255037440
[13:19:27.747] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 4.343749 .. 81.270329
[13:19:27.825] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 4 .. 91 (-1/-1) hits flags = 528 (plus default)
[13:19:27.836] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:19:27.836] <TB3>     INFO:     run 1 of 1
[13:19:27.837] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:19:28.187] <TB3>     INFO: Expecting 2928640 events.
[13:20:04.523] <TB3>     INFO: 965536 events read in total (35621ms).
[13:20:41.826] <TB3>     INFO: 1932296 events read in total (72925ms).
[13:21:18.687] <TB3>     INFO: 2890960 events read in total (109786ms).
[13:21:20.503] <TB3>     INFO: 2928640 events read in total (111601ms).
[13:21:20.543] <TB3>     INFO: Test took 112706ms.
[13:21:20.637] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:21:20.858] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:21:22.161] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:21:23.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:21:24.753] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:21:26.041] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:21:27.329] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:21:28.625] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:21:29.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:21:31.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:21:32.518] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:21:33.811] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:21:35.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:21:36.422] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:21:37.731] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:21:39.047] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:21:40.361] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:21:41.685] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 374603776
[13:21:41.766] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.065522 .. 67.734564
[13:21:41.840] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 77 (-1/-1) hits flags = 528 (plus default)
[13:21:41.851] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:21:41.851] <TB3>     INFO:     run 1 of 1
[13:21:41.851] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:21:42.193] <TB3>     INFO: Expecting 2429440 events.
[13:22:20.573] <TB3>     INFO: 1004328 events read in total (37665ms).
[13:22:58.521] <TB3>     INFO: 2007672 events read in total (75614ms).
[13:23:14.492] <TB3>     INFO: 2429440 events read in total (91584ms).
[13:23:14.525] <TB3>     INFO: Test took 92675ms.
[13:23:14.600] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:14.742] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:23:15.895] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:23:17.048] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:23:18.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:23:19.355] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:23:20.504] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:23:21.656] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:23:22.812] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:23:23.966] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:23:25.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:23:26.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:23:27.429] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:23:28.593] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:23:29.746] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:23:30.901] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:23:32.049] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:23:33.212] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 333230080
[13:23:33.295] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 18.614871 .. 60.040045
[13:23:33.369] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 8 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:23:33.380] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:23:33.380] <TB3>     INFO:     run 1 of 1
[13:23:33.380] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:23:33.724] <TB3>     INFO: Expecting 2096640 events.
[13:24:12.492] <TB3>     INFO: 1019832 events read in total (38053ms).
[13:24:50.615] <TB3>     INFO: 2037304 events read in total (76177ms).
[13:24:53.210] <TB3>     INFO: 2096640 events read in total (78772ms).
[13:24:53.236] <TB3>     INFO: Test took 79857ms.
[13:24:53.300] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:53.426] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:24:54.568] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:24:55.711] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:24:56.809] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:24:57.903] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:24:58.991] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:25:00.083] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:25:01.176] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:25:02.268] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:25:03.358] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:25:04.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:25:05.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:25:06.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:25:07.743] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:25:08.840] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:25:09.932] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:25:11.033] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 340557824
[13:25:11.115] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 21.250691 .. 60.040045
[13:25:11.189] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 11 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:25:11.200] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:25:11.200] <TB3>     INFO:     run 1 of 1
[13:25:11.200] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:25:11.546] <TB3>     INFO: Expecting 1996800 events.
[13:25:50.187] <TB3>     INFO: 1000344 events read in total (37926ms).
[13:26:26.493] <TB3>     INFO: 1996800 events read in total (74232ms).
[13:26:26.524] <TB3>     INFO: Test took 75324ms.
[13:26:26.581] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:26.704] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:26:27.806] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:26:28.912] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:26:30.006] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:26:31.107] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:26:32.203] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:26:33.324] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:26:34.436] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:26:35.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:26:36.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:26:37.734] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:26:38.830] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:26:39.922] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:26:41.023] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:26:42.123] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:26:43.226] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:26:44.333] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 317231104
[13:26:44.415] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:26:44.415] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:26:44.427] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:26:44.427] <TB3>     INFO:     run 1 of 1
[13:26:44.427] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:26:44.777] <TB3>     INFO: Expecting 1364480 events.
[13:27:27.010] <TB3>     INFO: 1074192 events read in total (41518ms).
[13:27:37.880] <TB3>     INFO: 1364480 events read in total (52388ms).
[13:27:37.893] <TB3>     INFO: Test took 53466ms.
[13:27:37.926] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:27:37.001] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:27:38.969] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:27:39.932] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:27:40.898] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:27:41.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:27:42.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:27:43.796] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:27:44.763] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:27:45.733] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:27:46.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:27:47.678] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:27:48.644] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:27:49.616] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:27:50.584] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:27:51.554] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:27:52.532] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:27:53.517] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354136064
[13:27:53.575] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C0.dat
[13:27:53.576] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C1.dat
[13:27:53.578] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C2.dat
[13:27:53.578] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C3.dat
[13:27:53.578] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C4.dat
[13:27:53.578] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C5.dat
[13:27:53.578] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C6.dat
[13:27:53.578] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C7.dat
[13:27:53.578] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C8.dat
[13:27:53.578] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C9.dat
[13:27:53.579] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C10.dat
[13:27:53.579] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C11.dat
[13:27:53.579] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C12.dat
[13:27:53.579] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C13.dat
[13:27:53.579] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C14.dat
[13:27:53.579] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C15.dat
[13:27:53.579] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C0.dat
[13:27:53.587] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C1.dat
[13:27:53.594] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C2.dat
[13:27:53.601] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C3.dat
[13:27:53.608] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C4.dat
[13:27:53.615] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C5.dat
[13:27:53.622] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C6.dat
[13:27:53.629] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C7.dat
[13:27:53.636] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C8.dat
[13:27:53.643] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C9.dat
[13:27:53.651] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C10.dat
[13:27:53.658] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C11.dat
[13:27:53.665] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C12.dat
[13:27:53.673] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C13.dat
[13:27:53.680] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C14.dat
[13:27:53.687] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//trimParameters35_C15.dat
[13:27:53.694] <TB3>     INFO: PixTestTrim::trimTest() done
[13:27:53.695] <TB3>     INFO: vtrim:      96 107  89  96 102  92  99 111  83 115 105 106 111  94  95 110 
[13:27:53.695] <TB3>     INFO: vthrcomp:   87  91  87  93  89  88  92 101  87 104  90  94 100  91  89 107 
[13:27:53.695] <TB3>     INFO: vcal mean:  34.92  34.94  34.88  34.96  34.89  34.94  34.95  34.95  34.98  35.01  34.95  34.96  34.92  34.91  35.04  34.92 
[13:27:53.695] <TB3>     INFO: vcal RMS:    0.84   0.86   0.86   0.84   0.87   0.77   0.83   0.90   0.96   0.88   0.88   1.02   0.91   0.81   0.88   0.82 
[13:27:53.695] <TB3>     INFO: bits mean:   9.22   9.23   9.80   9.19   8.93   9.09   8.85  10.02   9.13   8.92   9.01   9.18  10.20   9.54   8.71   8.81 
[13:27:53.695] <TB3>     INFO: bits RMS:    2.90   2.45   2.67   2.62   2.53   2.58   2.81   2.45   2.99   2.64   2.53   2.51   2.46   2.54   2.56   2.49 
[13:27:53.710] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:53.710] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:27:53.710] <TB3>     INFO:    ----------------------------------------------------------------------
[13:27:53.714] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:27:53.714] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:27:53.730] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:27:53.730] <TB3>     INFO:     run 1 of 1
[13:27:53.730] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:27:54.075] <TB3>     INFO: Expecting 4160000 events.
[13:28:42.716] <TB3>     INFO: 1177150 events read in total (47926ms).
[13:29:29.562] <TB3>     INFO: 2340715 events read in total (94772ms).
[13:30:15.621] <TB3>     INFO: 3491090 events read in total (140831ms).
[13:30:43.263] <TB3>     INFO: 4160000 events read in total (168473ms).
[13:30:43.341] <TB3>     INFO: Test took 169612ms.
[13:30:43.478] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:43.787] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:30:46.131] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:30:48.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:30:50.553] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:30:52.474] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:30:54.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:30:56.362] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:30:58.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:31:00.132] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:31:02.028] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:31:03.839] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:31:05.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:31:07.583] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:31:09.430] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:31:11.317] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:31:13.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:31:15.017] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 378658816
[13:31:15.018] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:31:15.092] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:31:15.092] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 209 (-1/-1) hits flags = 528 (plus default)
[13:31:15.102] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:31:15.102] <TB3>     INFO:     run 1 of 1
[13:31:15.103] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:31:15.445] <TB3>     INFO: Expecting 4368000 events.
[13:32:00.647] <TB3>     INFO: 1100845 events read in total (44487ms).
[13:32:45.609] <TB3>     INFO: 2195140 events read in total (89449ms).
[13:33:30.335] <TB3>     INFO: 3277690 events read in total (134176ms).
[13:34:13.932] <TB3>     INFO: 4364800 events read in total (177772ms).
[13:34:14.453] <TB3>     INFO: 4368000 events read in total (178293ms).
[13:34:14.524] <TB3>     INFO: Test took 179421ms.
[13:34:14.669] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:14.989] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:34:16.990] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:34:18.004] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:34:20.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:34:22.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:34:24.851] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:34:26.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:34:28.672] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:34:30.625] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:34:32.586] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:34:34.499] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:34:36.403] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:34:38.332] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:34:40.256] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:34:42.176] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:34:44.103] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:34:46.034] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 432611328
[13:34:46.035] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:34:46.108] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:34:46.108] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 190 (-1/-1) hits flags = 528 (plus default)
[13:34:46.120] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:34:46.120] <TB3>     INFO:     run 1 of 1
[13:34:46.120] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:34:46.463] <TB3>     INFO: Expecting 3972800 events.
[13:35:31.632] <TB3>     INFO: 1152415 events read in total (44454ms).
[13:36:17.448] <TB3>     INFO: 2293665 events read in total (90270ms).
[13:37:03.070] <TB3>     INFO: 3422630 events read in total (135892ms).
[13:37:25.013] <TB3>     INFO: 3972800 events read in total (157835ms).
[13:37:25.070] <TB3>     INFO: Test took 158950ms.
[13:37:25.188] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:37:25.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:37:27.356] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:37:29.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:37:31.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:37:33.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:37:35.006] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:37:36.933] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:37:38.804] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:37:40.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:37:42.636] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:37:44.514] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:37:46.393] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:37:48.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:37:50.202] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:37:52.087] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:37:53.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:37:55.860] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 455315456
[13:37:55.861] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:37:55.936] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:37:55.936] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 189 (-1/-1) hits flags = 528 (plus default)
[13:37:55.947] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:37:55.947] <TB3>     INFO:     run 1 of 1
[13:37:55.947] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:37:56.290] <TB3>     INFO: Expecting 3952000 events.
[13:38:44.254] <TB3>     INFO: 1155160 events read in total (47249ms).
[13:39:30.387] <TB3>     INFO: 2298235 events read in total (93382ms).
[13:40:16.105] <TB3>     INFO: 3430160 events read in total (139100ms).
[13:40:36.618] <TB3>     INFO: 3952000 events read in total (159613ms).
[13:40:36.672] <TB3>     INFO: Test took 160725ms.
[13:40:36.794] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:37.042] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:40:38.889] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:40:40.748] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:40:42.618] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:40:44.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:40:46.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:40:48.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:40:49.958] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:40:51.803] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:40:53.680] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:40:55.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:40:57.316] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:40:59.170] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:00.997] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:02.836] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:04.658] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:06.483] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 457572352
[13:41:06.484] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:41:06.558] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:41:06.558] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 189 (-1/-1) hits flags = 528 (plus default)
[13:41:06.570] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:41:06.570] <TB3>     INFO:     run 1 of 1
[13:41:06.570] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:06.917] <TB3>     INFO: Expecting 3952000 events.
[13:41:52.663] <TB3>     INFO: 1154075 events read in total (45031ms).
[13:42:38.612] <TB3>     INFO: 2296985 events read in total (90980ms).
[13:43:24.056] <TB3>     INFO: 3428515 events read in total (136424ms).
[13:43:44.926] <TB3>     INFO: 3952000 events read in total (157294ms).
[13:43:44.981] <TB3>     INFO: Test took 158411ms.
[13:43:45.101] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:45.348] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:43:47.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:43:49.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:43:51.040] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:43:53.015] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:43:54.849] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:43:56.701] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:43:58.526] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:00.379] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:02.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:04.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:05.894] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:07.742] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:09.571] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:11.390] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:13.218] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:15.046] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 460677120
[13:44:15.047] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.28153, thr difference RMS: 1.60656
[13:44:15.047] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.66812, thr difference RMS: 1.57485
[13:44:15.048] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.38822, thr difference RMS: 1.77468
[13:44:15.048] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.9835, thr difference RMS: 1.47735
[13:44:15.048] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.1448, thr difference RMS: 1.81048
[13:44:15.048] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.16424, thr difference RMS: 1.57537
[13:44:15.048] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.97251, thr difference RMS: 1.8306
[13:44:15.049] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 10.7369, thr difference RMS: 1.43807
[13:44:15.050] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.47186, thr difference RMS: 1.91863
[13:44:15.050] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.8946, thr difference RMS: 1.25187
[13:44:15.050] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.0127, thr difference RMS: 1.60564
[13:44:15.050] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 11.3406, thr difference RMS: 1.24413
[13:44:15.051] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.4794, thr difference RMS: 1.2461
[13:44:15.051] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.23553, thr difference RMS: 1.75317
[13:44:15.051] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.1693, thr difference RMS: 1.67501
[13:44:15.051] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 11.0072, thr difference RMS: 1.21157
[13:44:15.051] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.28859, thr difference RMS: 1.55997
[13:44:15.052] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.5032, thr difference RMS: 1.53596
[13:44:15.052] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.55537, thr difference RMS: 1.7584
[13:44:15.052] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.8569, thr difference RMS: 1.43691
[13:44:15.052] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.1712, thr difference RMS: 1.78016
[13:44:15.052] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.08756, thr difference RMS: 1.56246
[13:44:15.053] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.01206, thr difference RMS: 1.80821
[13:44:15.053] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 10.6228, thr difference RMS: 1.43723
[13:44:15.053] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.48748, thr difference RMS: 3.52415
[13:44:15.053] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.8537, thr difference RMS: 1.24598
[13:44:15.054] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.99805, thr difference RMS: 1.573
[13:44:15.054] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 11.3736, thr difference RMS: 1.22563
[13:44:15.054] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.3889, thr difference RMS: 1.23377
[13:44:15.054] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.22419, thr difference RMS: 1.73987
[13:44:15.054] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.2157, thr difference RMS: 1.62529
[13:44:15.054] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 11.0537, thr difference RMS: 1.20011
[13:44:15.055] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.3966, thr difference RMS: 1.54597
[13:44:15.055] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.56137, thr difference RMS: 1.53874
[13:44:15.055] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.69028, thr difference RMS: 1.73009
[13:44:15.055] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.9574, thr difference RMS: 1.44295
[13:44:15.055] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.3238, thr difference RMS: 1.75165
[13:44:15.056] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.16036, thr difference RMS: 1.56927
[13:44:15.056] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.12043, thr difference RMS: 1.79529
[13:44:15.056] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 10.6333, thr difference RMS: 1.4094
[13:44:15.056] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.54456, thr difference RMS: 1.88267
[13:44:15.056] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 11.0164, thr difference RMS: 1.23584
[13:44:15.057] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.0483, thr difference RMS: 1.5995
[13:44:15.057] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 11.5155, thr difference RMS: 1.23938
[13:44:15.057] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.4442, thr difference RMS: 1.23615
[13:44:15.057] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.31906, thr difference RMS: 1.73398
[13:44:15.057] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.1131, thr difference RMS: 1.66122
[13:44:15.058] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 11.2491, thr difference RMS: 1.1886
[13:44:15.058] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.53767, thr difference RMS: 1.55839
[13:44:15.058] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.78276, thr difference RMS: 1.55492
[13:44:15.058] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.86158, thr difference RMS: 1.73326
[13:44:15.058] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 11.0876, thr difference RMS: 1.45617
[13:44:15.059] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.41, thr difference RMS: 1.78959
[13:44:15.059] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.2156, thr difference RMS: 1.56695
[13:44:15.059] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.29581, thr difference RMS: 1.82115
[13:44:15.059] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 10.5555, thr difference RMS: 1.44389
[13:44:15.059] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.67785, thr difference RMS: 3.516
[13:44:15.059] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 11.0843, thr difference RMS: 1.2064
[13:44:15.060] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.1213, thr difference RMS: 1.5849
[13:44:15.060] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 11.5527, thr difference RMS: 1.25615
[13:44:15.060] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.4381, thr difference RMS: 1.22776
[13:44:15.060] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.45695, thr difference RMS: 1.74183
[13:44:15.060] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.184, thr difference RMS: 1.64284
[13:44:15.061] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 11.4924, thr difference RMS: 1.18514
[13:44:15.166] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[13:44:15.169] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2250 seconds
[13:44:15.170] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:44:15.899] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:44:15.899] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:44:15.903] <TB3>     INFO: ######################################################################
[13:44:15.903] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[13:44:15.904] <TB3>     INFO: ######################################################################
[13:44:15.904] <TB3>     INFO:    ----------------------------------------------------------------------
[13:44:15.904] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:44:15.904] <TB3>     INFO:    ----------------------------------------------------------------------
[13:44:15.904] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:44:15.916] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:44:15.916] <TB3>     INFO:     run 1 of 1
[13:44:15.916] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:16.260] <TB3>     INFO: Expecting 59072000 events.
[13:44:44.127] <TB3>     INFO: 1072600 events read in total (27152ms).
[13:45:12.233] <TB3>     INFO: 2141200 events read in total (55258ms).
[13:45:40.417] <TB3>     INFO: 3211200 events read in total (83442ms).
[13:46:08.625] <TB3>     INFO: 4282200 events read in total (111650ms).
[13:46:37.289] <TB3>     INFO: 5349600 events read in total (140314ms).
[13:47:06.210] <TB3>     INFO: 6418000 events read in total (169235ms).
[13:47:34.432] <TB3>     INFO: 7490000 events read in total (197457ms).
[13:48:02.712] <TB3>     INFO: 8559200 events read in total (225737ms).
[13:48:31.409] <TB3>     INFO: 9627600 events read in total (254434ms).
[13:49:00.156] <TB3>     INFO: 10698800 events read in total (283181ms).
[13:49:28.761] <TB3>     INFO: 11767200 events read in total (311786ms).
[13:49:57.613] <TB3>     INFO: 12835800 events read in total (340638ms).
[13:50:26.241] <TB3>     INFO: 13908400 events read in total (369266ms).
[13:50:54.906] <TB3>     INFO: 14977000 events read in total (397931ms).
[13:51:23.541] <TB3>     INFO: 16045000 events read in total (426566ms).
[13:51:52.355] <TB3>     INFO: 17115000 events read in total (455380ms).
[13:52:21.234] <TB3>     INFO: 18185200 events read in total (484259ms).
[13:52:49.963] <TB3>     INFO: 19253600 events read in total (512988ms).
[13:53:18.936] <TB3>     INFO: 20323600 events read in total (541961ms).
[13:53:47.690] <TB3>     INFO: 21393400 events read in total (570715ms).
[13:54:16.528] <TB3>     INFO: 22461200 events read in total (599553ms).
[13:54:45.322] <TB3>     INFO: 23529400 events read in total (628347ms).
[13:55:14.154] <TB3>     INFO: 24602000 events read in total (657179ms).
[13:55:42.834] <TB3>     INFO: 25670200 events read in total (685859ms).
[13:56:11.623] <TB3>     INFO: 26737600 events read in total (714648ms).
[13:56:40.259] <TB3>     INFO: 27808600 events read in total (743284ms).
[13:57:09.211] <TB3>     INFO: 28878000 events read in total (772236ms).
[13:57:38.130] <TB3>     INFO: 29946600 events read in total (801156ms).
[13:58:07.080] <TB3>     INFO: 31017800 events read in total (830105ms).
[13:58:35.998] <TB3>     INFO: 32086800 events read in total (859023ms).
[13:59:04.700] <TB3>     INFO: 33154400 events read in total (887725ms).
[13:59:33.685] <TB3>     INFO: 34223600 events read in total (916710ms).
[14:00:02.778] <TB3>     INFO: 35295200 events read in total (945803ms).
[14:00:31.600] <TB3>     INFO: 36362800 events read in total (974625ms).
[14:01:00.591] <TB3>     INFO: 37430200 events read in total (1003616ms).
[14:01:29.364] <TB3>     INFO: 38500200 events read in total (1032389ms).
[14:01:58.384] <TB3>     INFO: 39570000 events read in total (1061409ms).
[14:02:27.043] <TB3>     INFO: 40638000 events read in total (1090068ms).
[14:02:55.936] <TB3>     INFO: 41707000 events read in total (1118961ms).
[14:03:24.732] <TB3>     INFO: 42778200 events read in total (1147757ms).
[14:03:53.455] <TB3>     INFO: 43845800 events read in total (1176480ms).
[14:04:22.183] <TB3>     INFO: 44914400 events read in total (1205208ms).
[14:04:50.939] <TB3>     INFO: 45986800 events read in total (1233964ms).
[14:05:19.552] <TB3>     INFO: 47055000 events read in total (1262577ms).
[14:05:48.296] <TB3>     INFO: 48123200 events read in total (1291321ms).
[14:06:17.083] <TB3>     INFO: 49195400 events read in total (1320108ms).
[14:06:45.801] <TB3>     INFO: 50263600 events read in total (1348826ms).
[14:07:14.520] <TB3>     INFO: 51331400 events read in total (1377545ms).
[14:07:43.317] <TB3>     INFO: 52400800 events read in total (1406342ms).
[14:08:12.045] <TB3>     INFO: 53471800 events read in total (1435070ms).
[14:08:40.735] <TB3>     INFO: 54539400 events read in total (1463760ms).
[14:09:09.347] <TB3>     INFO: 55607600 events read in total (1492372ms).
[14:09:38.088] <TB3>     INFO: 56679200 events read in total (1521113ms).
[14:10:06.747] <TB3>     INFO: 57747000 events read in total (1549772ms).
[14:10:35.452] <TB3>     INFO: 58815400 events read in total (1578477ms).
[14:10:42.563] <TB3>     INFO: 59072000 events read in total (1585588ms).
[14:10:42.586] <TB3>     INFO: Test took 1586670ms.
[14:10:42.643] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:42.778] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:42.778] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:10:43.958] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:43.958] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:10:45.131] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:45.131] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:10:46.304] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:46.304] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:10:47.462] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:47.463] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:10:48.617] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:48.617] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:10:49.785] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:49.785] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:10:50.952] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:50.952] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:10:52.127] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:52.127] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:10:53.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:53.303] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:10:54.468] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:54.468] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:10:55.651] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:55.651] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:10:56.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:56.816] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:10:57.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:57.995] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:10:59.177] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:59.177] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:11:00.344] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:00.344] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[14:11:01.497] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 496537600
[14:11:01.534] <TB3>     INFO: PixTestScurves::scurves() done 
[14:11:01.534] <TB3>     INFO: Vcal mean:  35.02  35.05  35.02  35.05  35.06  35.05  35.09  35.14  35.15  35.04  35.09  35.08  35.00  35.05  35.07  35.05 
[14:11:01.534] <TB3>     INFO: Vcal RMS:    0.73   0.74   0.75   0.69   0.76   0.65   0.71   0.80   0.94   0.75   0.75   0.92   0.79   0.69   0.73   0.70 
[14:11:01.534] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:11:01.607] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:11:01.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:11:01.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:11:01.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:11:01.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:11:01.616] <TB3>     INFO: ######################################################################
[14:11:01.616] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:11:01.616] <TB3>     INFO: ######################################################################
[14:11:01.620] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:11:01.963] <TB3>     INFO: Expecting 41600 events.
[14:11:06.053] <TB3>     INFO: 41600 events read in total (3370ms).
[14:11:06.054] <TB3>     INFO: Test took 4434ms.
[14:11:06.062] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:06.062] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:11:06.062] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:11:06.068] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 11, 13] has eff 0/10
[14:11:06.068] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 11, 13]
[14:11:06.071] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[14:11:06.071] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:11:06.071] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:11:06.071] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:11:06.410] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:11:06.753] <TB3>     INFO: Expecting 41600 events.
[14:11:10.910] <TB3>     INFO: 41600 events read in total (3442ms).
[14:11:10.911] <TB3>     INFO: Test took 4501ms.
[14:11:10.919] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:10.919] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:11:10.919] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:11:10.923] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.485
[14:11:10.923] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:11:10.924] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.013
[14:11:10.924] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 173
[14:11:10.924] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.847
[14:11:10.924] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 180
[14:11:10.924] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.214
[14:11:10.924] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 177
[14:11:10.924] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.181
[14:11:10.924] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 182
[14:11:10.924] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.069
[14:11:10.924] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 196
[14:11:10.924] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.683
[14:11:10.924] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[14:11:10.925] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.297
[14:11:10.925] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 183
[14:11:10.925] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.29
[14:11:10.925] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[14:11:10.925] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.667
[14:11:10.925] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[14:11:10.925] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.165
[14:11:10.925] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:11:10.925] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.185
[14:11:10.925] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 165
[14:11:10.925] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.251
[14:11:10.925] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 183
[14:11:10.926] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.768
[14:11:10.926] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:11:10.926] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.519
[14:11:10.926] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 160
[14:11:10.926] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.873
[14:11:10.926] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:11:10.926] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:11:10.926] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:11:10.926] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:11:11.011] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:11:11.356] <TB3>     INFO: Expecting 41600 events.
[14:11:15.509] <TB3>     INFO: 41600 events read in total (3439ms).
[14:11:15.510] <TB3>     INFO: Test took 4499ms.
[14:11:15.518] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:15.518] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:11:15.518] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:11:15.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:11:15.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 14
[14:11:15.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.6673
[14:11:15.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 66
[14:11:15.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.8474
[14:11:15.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 66
[14:11:15.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.2448
[14:11:15.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 76
[14:11:15.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.0459
[14:11:15.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 79
[14:11:15.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.8235
[14:11:15.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 77
[14:11:15.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 99.8309
[14:11:15.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 100
[14:11:15.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8067
[14:11:15.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 71
[14:11:15.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.1881
[14:11:15.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 82
[14:11:15.525] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.2093
[14:11:15.525] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 89
[14:11:15.525] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.3965
[14:11:15.525] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,61] phvalue 67
[14:11:15.525] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.1128
[14:11:15.525] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,60] phvalue 70
[14:11:15.525] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.3748
[14:11:15.525] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 54
[14:11:15.525] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.169
[14:11:15.525] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 85
[14:11:15.525] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.8808
[14:11:15.525] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 74
[14:11:15.526] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.3256
[14:11:15.526] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 57
[14:11:15.526] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.9908
[14:11:15.526] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,68] phvalue 68
[14:11:15.528] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 0 0
[14:11:15.923] <TB3>     INFO: Expecting 2560 events.
[14:11:16.881] <TB3>     INFO: 2560 events read in total (242ms).
[14:11:16.882] <TB3>     INFO: Test took 1354ms.
[14:11:16.882] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:11:16.882] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 1 1
[14:11:17.390] <TB3>     INFO: Expecting 2560 events.
[14:11:18.348] <TB3>     INFO: 2560 events read in total (243ms).
[14:11:18.348] <TB3>     INFO: Test took 1466ms.
[14:11:18.348] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:11:18.349] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 2 2
[14:11:18.856] <TB3>     INFO: Expecting 2560 events.
[14:11:19.812] <TB3>     INFO: 2560 events read in total (241ms).
[14:11:19.812] <TB3>     INFO: Test took 1463ms.
[14:11:19.813] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:11:19.813] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 3 3
[14:11:20.320] <TB3>     INFO: Expecting 2560 events.
[14:11:21.282] <TB3>     INFO: 2560 events read in total (247ms).
[14:11:21.283] <TB3>     INFO: Test took 1470ms.
[14:11:21.285] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:11:21.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 4 4
[14:11:21.790] <TB3>     INFO: Expecting 2560 events.
[14:11:22.746] <TB3>     INFO: 2560 events read in total (242ms).
[14:11:22.747] <TB3>     INFO: Test took 1461ms.
[14:11:22.747] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:11:22.747] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[14:11:23.254] <TB3>     INFO: Expecting 2560 events.
[14:11:24.210] <TB3>     INFO: 2560 events read in total (241ms).
[14:11:24.210] <TB3>     INFO: Test took 1463ms.
[14:11:24.211] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:11:24.211] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 6 6
[14:11:24.718] <TB3>     INFO: Expecting 2560 events.
[14:11:25.675] <TB3>     INFO: 2560 events read in total (242ms).
[14:11:25.675] <TB3>     INFO: Test took 1464ms.
[14:11:25.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:11:25.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 7 7
[14:11:26.188] <TB3>     INFO: Expecting 2560 events.
[14:11:27.145] <TB3>     INFO: 2560 events read in total (242ms).
[14:11:27.146] <TB3>     INFO: Test took 1470ms.
[14:11:27.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:11:27.146] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 8 8
[14:11:27.654] <TB3>     INFO: Expecting 2560 events.
[14:11:28.611] <TB3>     INFO: 2560 events read in total (243ms).
[14:11:28.611] <TB3>     INFO: Test took 1465ms.
[14:11:28.611] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:11:28.611] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 61, 9 9
[14:11:29.119] <TB3>     INFO: Expecting 2560 events.
[14:11:30.076] <TB3>     INFO: 2560 events read in total (242ms).
[14:11:30.076] <TB3>     INFO: Test took 1464ms.
[14:11:30.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:11:30.077] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 60, 10 10
[14:11:30.585] <TB3>     INFO: Expecting 2560 events.
[14:11:31.542] <TB3>     INFO: 2560 events read in total (243ms).
[14:11:31.542] <TB3>     INFO: Test took 1465ms.
[14:11:31.542] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:11:31.543] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[14:11:32.049] <TB3>     INFO: Expecting 2560 events.
[14:11:33.009] <TB3>     INFO: 2560 events read in total (245ms).
[14:11:33.010] <TB3>     INFO: Test took 1467ms.
[14:11:33.010] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:11:33.010] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 12 12
[14:11:33.520] <TB3>     INFO: Expecting 2560 events.
[14:11:34.479] <TB3>     INFO: 2560 events read in total (243ms).
[14:11:34.479] <TB3>     INFO: Test took 1469ms.
[14:11:34.480] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:11:34.480] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 13 13
[14:11:34.987] <TB3>     INFO: Expecting 2560 events.
[14:11:35.944] <TB3>     INFO: 2560 events read in total (242ms).
[14:11:35.944] <TB3>     INFO: Test took 1464ms.
[14:11:35.945] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:11:35.945] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 14 14
[14:11:36.452] <TB3>     INFO: Expecting 2560 events.
[14:11:37.409] <TB3>     INFO: 2560 events read in total (242ms).
[14:11:37.410] <TB3>     INFO: Test took 1465ms.
[14:11:37.410] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:11:37.410] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 68, 15 15
[14:11:37.917] <TB3>     INFO: Expecting 2560 events.
[14:11:38.875] <TB3>     INFO: 2560 events read in total (243ms).
[14:11:38.875] <TB3>     INFO: Test took 1464ms.
[14:11:38.876] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:11:38.876] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[14:11:38.876] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[14:11:38.876] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[14:11:38.876] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[14:11:38.876] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:11:38.876] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:11:38.876] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[14:11:38.876] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:11:38.876] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:11:38.876] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[14:11:38.876] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:11:38.876] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:11:38.876] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[14:11:38.876] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[14:11:38.876] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[14:11:38.876] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC15
[14:11:38.880] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:11:39.385] <TB3>     INFO: Expecting 655360 events.
[14:11:51.211] <TB3>     INFO: 655360 events read in total (11111ms).
[14:11:51.223] <TB3>     INFO: Expecting 655360 events.
[14:12:02.930] <TB3>     INFO: 655360 events read in total (11145ms).
[14:12:02.946] <TB3>     INFO: Expecting 655360 events.
[14:12:14.486] <TB3>     INFO: 655360 events read in total (10984ms).
[14:12:14.504] <TB3>     INFO: Expecting 655360 events.
[14:12:26.132] <TB3>     INFO: 655360 events read in total (11070ms).
[14:12:26.156] <TB3>     INFO: Expecting 655360 events.
[14:12:37.782] <TB3>     INFO: 655360 events read in total (11077ms).
[14:12:37.810] <TB3>     INFO: Expecting 655360 events.
[14:12:49.609] <TB3>     INFO: 655360 events read in total (11253ms).
[14:12:49.643] <TB3>     INFO: Expecting 655360 events.
[14:13:01.343] <TB3>     INFO: 655360 events read in total (11162ms).
[14:13:01.380] <TB3>     INFO: Expecting 655360 events.
[14:13:12.930] <TB3>     INFO: 655360 events read in total (11021ms).
[14:13:12.974] <TB3>     INFO: Expecting 655360 events.
[14:13:24.755] <TB3>     INFO: 655360 events read in total (11255ms).
[14:13:24.802] <TB3>     INFO: Expecting 655360 events.
[14:13:36.688] <TB3>     INFO: 655360 events read in total (11360ms).
[14:13:36.754] <TB3>     INFO: Expecting 655360 events.
[14:13:48.391] <TB3>     INFO: 655360 events read in total (11110ms).
[14:13:48.444] <TB3>     INFO: Expecting 655360 events.
[14:14:00.108] <TB3>     INFO: 655360 events read in total (11137ms).
[14:14:00.165] <TB3>     INFO: Expecting 655360 events.
[14:14:11.984] <TB3>     INFO: 655360 events read in total (11292ms).
[14:14:12.045] <TB3>     INFO: Expecting 655360 events.
[14:14:23.686] <TB3>     INFO: 655360 events read in total (11114ms).
[14:14:23.754] <TB3>     INFO: Expecting 655360 events.
[14:14:35.370] <TB3>     INFO: 655360 events read in total (11090ms).
[14:14:35.439] <TB3>     INFO: Expecting 655360 events.
[14:14:46.924] <TB3>     INFO: 655360 events read in total (10958ms).
[14:14:46.999] <TB3>     INFO: Test took 188119ms.
[14:14:47.092] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:14:47.399] <TB3>     INFO: Expecting 655360 events.
[14:14:58.986] <TB3>     INFO: 655360 events read in total (10872ms).
[14:14:58.999] <TB3>     INFO: Expecting 655360 events.
[14:15:10.615] <TB3>     INFO: 655360 events read in total (11055ms).
[14:15:10.630] <TB3>     INFO: Expecting 655360 events.
[14:15:22.271] <TB3>     INFO: 655360 events read in total (11077ms).
[14:15:22.291] <TB3>     INFO: Expecting 655360 events.
[14:15:33.948] <TB3>     INFO: 655360 events read in total (11104ms).
[14:15:33.971] <TB3>     INFO: Expecting 655360 events.
[14:15:45.602] <TB3>     INFO: 655360 events read in total (11082ms).
[14:15:45.630] <TB3>     INFO: Expecting 655360 events.
[14:15:57.239] <TB3>     INFO: 655360 events read in total (11069ms).
[14:15:57.272] <TB3>     INFO: Expecting 655360 events.
[14:16:08.892] <TB3>     INFO: 655360 events read in total (11082ms).
[14:16:08.930] <TB3>     INFO: Expecting 655360 events.
[14:16:20.536] <TB3>     INFO: 655360 events read in total (11072ms).
[14:16:20.576] <TB3>     INFO: Expecting 655360 events.
[14:16:32.201] <TB3>     INFO: 655360 events read in total (11093ms).
[14:16:32.245] <TB3>     INFO: Expecting 655360 events.
[14:16:43.844] <TB3>     INFO: 655360 events read in total (11071ms).
[14:16:43.895] <TB3>     INFO: Expecting 655360 events.
[14:16:55.530] <TB3>     INFO: 655360 events read in total (11109ms).
[14:16:55.585] <TB3>     INFO: Expecting 655360 events.
[14:17:07.211] <TB3>     INFO: 655360 events read in total (11099ms).
[14:17:07.270] <TB3>     INFO: Expecting 655360 events.
[14:17:18.896] <TB3>     INFO: 655360 events read in total (11099ms).
[14:17:18.959] <TB3>     INFO: Expecting 655360 events.
[14:17:30.591] <TB3>     INFO: 655360 events read in total (11103ms).
[14:17:30.656] <TB3>     INFO: Expecting 655360 events.
[14:17:42.290] <TB3>     INFO: 655360 events read in total (11107ms).
[14:17:42.361] <TB3>     INFO: Expecting 655360 events.
[14:17:53.003] <TB3>     INFO: 655360 events read in total (11115ms).
[14:17:54.080] <TB3>     INFO: Test took 186988ms.
[14:17:54.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:17:54.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:17:54.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:17:54.255] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:17:54.256] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:17:54.256] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:17:54.256] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:17:54.256] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:17:54.256] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:17:54.257] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:17:54.257] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:17:54.257] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:17:54.257] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:17:54.258] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:17:54.258] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:17:54.258] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:17:54.258] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:17:54.258] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:17:54.258] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:17:54.259] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:17:54.259] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:17:54.259] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:17:54.259] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:17:54.260] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:17:54.260] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:17:54.260] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:17:54.260] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:17:54.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:17:54.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:17:54.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:17:54.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:17:54.261] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:17:54.262] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:17:54.269] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:17:54.277] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:17:54.285] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:17:54.292] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:17:54.299] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:17:54.306] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:17:54.314] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:17:54.321] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:17:54.328] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:17:54.335] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:17:54.342] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:17:54.349] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:17:54.356] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:17:54.363] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:17:54.370] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:17:54.377] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:17:54.384] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:17:54.391] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:17:54.398] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:17:54.405] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:17:54.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:17:54.441] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C0.dat
[14:17:54.441] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C1.dat
[14:17:54.441] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C2.dat
[14:17:54.441] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C3.dat
[14:17:54.441] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C4.dat
[14:17:54.442] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C5.dat
[14:17:54.442] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C6.dat
[14:17:54.442] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C7.dat
[14:17:54.442] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C8.dat
[14:17:54.442] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C9.dat
[14:17:54.442] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C10.dat
[14:17:54.443] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C11.dat
[14:17:54.443] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C12.dat
[14:17:54.443] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C13.dat
[14:17:54.443] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C14.dat
[14:17:54.443] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//dacParameters35_C15.dat
[14:17:54.790] <TB3>     INFO: Expecting 41600 events.
[14:17:58.626] <TB3>     INFO: 41600 events read in total (3121ms).
[14:17:58.627] <TB3>     INFO: Test took 4181ms.
[14:17:59.271] <TB3>     INFO: Expecting 41600 events.
[14:18:03.115] <TB3>     INFO: 41600 events read in total (3129ms).
[14:18:03.116] <TB3>     INFO: Test took 4188ms.
[14:18:03.770] <TB3>     INFO: Expecting 41600 events.
[14:18:07.610] <TB3>     INFO: 41600 events read in total (3126ms).
[14:18:07.610] <TB3>     INFO: Test took 4191ms.
[14:18:07.908] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:08.040] <TB3>     INFO: Expecting 2560 events.
[14:18:08.998] <TB3>     INFO: 2560 events read in total (243ms).
[14:18:08.999] <TB3>     INFO: Test took 1091ms.
[14:18:08.000] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:09.507] <TB3>     INFO: Expecting 2560 events.
[14:18:10.465] <TB3>     INFO: 2560 events read in total (243ms).
[14:18:10.466] <TB3>     INFO: Test took 1466ms.
[14:18:10.468] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:10.974] <TB3>     INFO: Expecting 2560 events.
[14:18:11.932] <TB3>     INFO: 2560 events read in total (243ms).
[14:18:11.933] <TB3>     INFO: Test took 1465ms.
[14:18:11.935] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:12.441] <TB3>     INFO: Expecting 2560 events.
[14:18:13.401] <TB3>     INFO: 2560 events read in total (245ms).
[14:18:13.401] <TB3>     INFO: Test took 1467ms.
[14:18:13.403] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:13.910] <TB3>     INFO: Expecting 2560 events.
[14:18:14.869] <TB3>     INFO: 2560 events read in total (244ms).
[14:18:14.870] <TB3>     INFO: Test took 1467ms.
[14:18:14.872] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:15.379] <TB3>     INFO: Expecting 2560 events.
[14:18:16.338] <TB3>     INFO: 2560 events read in total (245ms).
[14:18:16.339] <TB3>     INFO: Test took 1467ms.
[14:18:16.342] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:16.847] <TB3>     INFO: Expecting 2560 events.
[14:18:17.807] <TB3>     INFO: 2560 events read in total (245ms).
[14:18:17.807] <TB3>     INFO: Test took 1465ms.
[14:18:17.809] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:18.316] <TB3>     INFO: Expecting 2560 events.
[14:18:19.272] <TB3>     INFO: 2560 events read in total (241ms).
[14:18:19.273] <TB3>     INFO: Test took 1464ms.
[14:18:19.277] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:19.781] <TB3>     INFO: Expecting 2560 events.
[14:18:20.740] <TB3>     INFO: 2560 events read in total (244ms).
[14:18:20.740] <TB3>     INFO: Test took 1463ms.
[14:18:20.742] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:21.250] <TB3>     INFO: Expecting 2560 events.
[14:18:22.207] <TB3>     INFO: 2560 events read in total (242ms).
[14:18:22.208] <TB3>     INFO: Test took 1466ms.
[14:18:22.210] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:22.717] <TB3>     INFO: Expecting 2560 events.
[14:18:23.675] <TB3>     INFO: 2560 events read in total (243ms).
[14:18:23.675] <TB3>     INFO: Test took 1465ms.
[14:18:23.678] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:24.184] <TB3>     INFO: Expecting 2560 events.
[14:18:25.143] <TB3>     INFO: 2560 events read in total (244ms).
[14:18:25.144] <TB3>     INFO: Test took 1466ms.
[14:18:25.146] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:25.652] <TB3>     INFO: Expecting 2560 events.
[14:18:26.610] <TB3>     INFO: 2560 events read in total (243ms).
[14:18:26.611] <TB3>     INFO: Test took 1465ms.
[14:18:26.613] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:27.118] <TB3>     INFO: Expecting 2560 events.
[14:18:28.077] <TB3>     INFO: 2560 events read in total (244ms).
[14:18:28.077] <TB3>     INFO: Test took 1465ms.
[14:18:28.079] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:28.586] <TB3>     INFO: Expecting 2560 events.
[14:18:29.546] <TB3>     INFO: 2560 events read in total (245ms).
[14:18:29.546] <TB3>     INFO: Test took 1467ms.
[14:18:29.550] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:30.055] <TB3>     INFO: Expecting 2560 events.
[14:18:31.013] <TB3>     INFO: 2560 events read in total (243ms).
[14:18:31.013] <TB3>     INFO: Test took 1463ms.
[14:18:31.017] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:31.522] <TB3>     INFO: Expecting 2560 events.
[14:18:32.481] <TB3>     INFO: 2560 events read in total (244ms).
[14:18:32.482] <TB3>     INFO: Test took 1465ms.
[14:18:32.486] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:32.990] <TB3>     INFO: Expecting 2560 events.
[14:18:33.950] <TB3>     INFO: 2560 events read in total (245ms).
[14:18:33.950] <TB3>     INFO: Test took 1464ms.
[14:18:33.952] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:34.459] <TB3>     INFO: Expecting 2560 events.
[14:18:35.417] <TB3>     INFO: 2560 events read in total (243ms).
[14:18:35.418] <TB3>     INFO: Test took 1466ms.
[14:18:35.420] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:35.926] <TB3>     INFO: Expecting 2560 events.
[14:18:36.884] <TB3>     INFO: 2560 events read in total (243ms).
[14:18:36.884] <TB3>     INFO: Test took 1464ms.
[14:18:36.886] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:37.395] <TB3>     INFO: Expecting 2560 events.
[14:18:38.353] <TB3>     INFO: 2560 events read in total (244ms).
[14:18:38.353] <TB3>     INFO: Test took 1467ms.
[14:18:38.355] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:38.863] <TB3>     INFO: Expecting 2560 events.
[14:18:39.822] <TB3>     INFO: 2560 events read in total (244ms).
[14:18:39.822] <TB3>     INFO: Test took 1467ms.
[14:18:39.825] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:40.330] <TB3>     INFO: Expecting 2560 events.
[14:18:41.290] <TB3>     INFO: 2560 events read in total (245ms).
[14:18:41.290] <TB3>     INFO: Test took 1466ms.
[14:18:41.292] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:41.798] <TB3>     INFO: Expecting 2560 events.
[14:18:42.757] <TB3>     INFO: 2560 events read in total (244ms).
[14:18:42.757] <TB3>     INFO: Test took 1465ms.
[14:18:42.759] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:43.266] <TB3>     INFO: Expecting 2560 events.
[14:18:44.225] <TB3>     INFO: 2560 events read in total (244ms).
[14:18:44.226] <TB3>     INFO: Test took 1467ms.
[14:18:44.230] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:44.734] <TB3>     INFO: Expecting 2560 events.
[14:18:45.693] <TB3>     INFO: 2560 events read in total (244ms).
[14:18:45.694] <TB3>     INFO: Test took 1464ms.
[14:18:45.696] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:46.203] <TB3>     INFO: Expecting 2560 events.
[14:18:47.162] <TB3>     INFO: 2560 events read in total (245ms).
[14:18:47.162] <TB3>     INFO: Test took 1467ms.
[14:18:47.166] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:47.671] <TB3>     INFO: Expecting 2560 events.
[14:18:48.629] <TB3>     INFO: 2560 events read in total (243ms).
[14:18:48.630] <TB3>     INFO: Test took 1464ms.
[14:18:48.634] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:49.138] <TB3>     INFO: Expecting 2560 events.
[14:18:50.098] <TB3>     INFO: 2560 events read in total (245ms).
[14:18:50.099] <TB3>     INFO: Test took 1465ms.
[14:18:50.100] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:50.609] <TB3>     INFO: Expecting 2560 events.
[14:18:51.568] <TB3>     INFO: 2560 events read in total (244ms).
[14:18:51.569] <TB3>     INFO: Test took 1469ms.
[14:18:51.571] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:52.077] <TB3>     INFO: Expecting 2560 events.
[14:18:53.036] <TB3>     INFO: 2560 events read in total (244ms).
[14:18:53.037] <TB3>     INFO: Test took 1466ms.
[14:18:53.039] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:18:53.545] <TB3>     INFO: Expecting 2560 events.
[14:18:54.504] <TB3>     INFO: 2560 events read in total (244ms).
[14:18:54.504] <TB3>     INFO: Test took 1465ms.
[14:18:55.529] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[14:18:55.529] <TB3>     INFO: PH scale (per ROC):    69  65  64  64  71  71  68  69  64  69  65  65  65  65  62  72
[14:18:55.529] <TB3>     INFO: PH offset (per ROC):  186 190 178 176 176 155 182 173 171 182 184 198 173 179 198 182
[14:18:55.701] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:18:55.710] <TB3>     INFO: ######################################################################
[14:18:55.710] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:18:55.710] <TB3>     INFO: ######################################################################
[14:18:55.710] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:18:55.723] <TB3>     INFO: scanning low vcal = 10
[14:18:56.067] <TB3>     INFO: Expecting 41600 events.
[14:18:59.787] <TB3>     INFO: 41600 events read in total (3005ms).
[14:18:59.787] <TB3>     INFO: Test took 4064ms.
[14:18:59.788] <TB3>     INFO: scanning low vcal = 20
[14:19:00.295] <TB3>     INFO: Expecting 41600 events.
[14:19:04.016] <TB3>     INFO: 41600 events read in total (3006ms).
[14:19:04.017] <TB3>     INFO: Test took 4229ms.
[14:19:04.018] <TB3>     INFO: scanning low vcal = 30
[14:19:04.525] <TB3>     INFO: Expecting 41600 events.
[14:19:08.243] <TB3>     INFO: 41600 events read in total (3003ms).
[14:19:08.244] <TB3>     INFO: Test took 4226ms.
[14:19:08.249] <TB3>     INFO: scanning low vcal = 40
[14:19:08.747] <TB3>     INFO: Expecting 41600 events.
[14:19:12.984] <TB3>     INFO: 41600 events read in total (3522ms).
[14:19:12.985] <TB3>     INFO: Test took 4736ms.
[14:19:12.989] <TB3>     INFO: scanning low vcal = 50
[14:19:13.402] <TB3>     INFO: Expecting 41600 events.
[14:19:17.668] <TB3>     INFO: 41600 events read in total (3551ms).
[14:19:17.669] <TB3>     INFO: Test took 4680ms.
[14:19:17.672] <TB3>     INFO: scanning low vcal = 60
[14:19:18.091] <TB3>     INFO: Expecting 41600 events.
[14:19:22.355] <TB3>     INFO: 41600 events read in total (3549ms).
[14:19:22.356] <TB3>     INFO: Test took 4684ms.
[14:19:22.359] <TB3>     INFO: scanning low vcal = 70
[14:19:22.776] <TB3>     INFO: Expecting 41600 events.
[14:19:27.041] <TB3>     INFO: 41600 events read in total (3550ms).
[14:19:27.042] <TB3>     INFO: Test took 4683ms.
[14:19:27.046] <TB3>     INFO: scanning low vcal = 80
[14:19:27.460] <TB3>     INFO: Expecting 41600 events.
[14:19:31.720] <TB3>     INFO: 41600 events read in total (3545ms).
[14:19:31.721] <TB3>     INFO: Test took 4675ms.
[14:19:31.724] <TB3>     INFO: scanning low vcal = 90
[14:19:32.142] <TB3>     INFO: Expecting 41600 events.
[14:19:36.406] <TB3>     INFO: 41600 events read in total (3550ms).
[14:19:36.407] <TB3>     INFO: Test took 4682ms.
[14:19:36.411] <TB3>     INFO: scanning low vcal = 100
[14:19:36.826] <TB3>     INFO: Expecting 41600 events.
[14:19:41.230] <TB3>     INFO: 41600 events read in total (3689ms).
[14:19:41.231] <TB3>     INFO: Test took 4820ms.
[14:19:41.236] <TB3>     INFO: scanning low vcal = 110
[14:19:41.652] <TB3>     INFO: Expecting 41600 events.
[14:19:45.921] <TB3>     INFO: 41600 events read in total (3554ms).
[14:19:45.921] <TB3>     INFO: Test took 4685ms.
[14:19:45.924] <TB3>     INFO: scanning low vcal = 120
[14:19:46.342] <TB3>     INFO: Expecting 41600 events.
[14:19:50.617] <TB3>     INFO: 41600 events read in total (3560ms).
[14:19:50.617] <TB3>     INFO: Test took 4693ms.
[14:19:50.620] <TB3>     INFO: scanning low vcal = 130
[14:19:51.037] <TB3>     INFO: Expecting 41600 events.
[14:19:55.295] <TB3>     INFO: 41600 events read in total (3543ms).
[14:19:55.296] <TB3>     INFO: Test took 4676ms.
[14:19:55.300] <TB3>     INFO: scanning low vcal = 140
[14:19:55.718] <TB3>     INFO: Expecting 41600 events.
[14:19:59.978] <TB3>     INFO: 41600 events read in total (3545ms).
[14:19:59.979] <TB3>     INFO: Test took 4679ms.
[14:19:59.982] <TB3>     INFO: scanning low vcal = 150
[14:20:00.398] <TB3>     INFO: Expecting 41600 events.
[14:20:04.660] <TB3>     INFO: 41600 events read in total (3547ms).
[14:20:04.661] <TB3>     INFO: Test took 4679ms.
[14:20:04.664] <TB3>     INFO: scanning low vcal = 160
[14:20:05.082] <TB3>     INFO: Expecting 41600 events.
[14:20:09.341] <TB3>     INFO: 41600 events read in total (3544ms).
[14:20:09.342] <TB3>     INFO: Test took 4678ms.
[14:20:09.345] <TB3>     INFO: scanning low vcal = 170
[14:20:09.761] <TB3>     INFO: Expecting 41600 events.
[14:20:14.021] <TB3>     INFO: 41600 events read in total (3545ms).
[14:20:14.022] <TB3>     INFO: Test took 4677ms.
[14:20:14.026] <TB3>     INFO: scanning low vcal = 180
[14:20:14.441] <TB3>     INFO: Expecting 41600 events.
[14:20:18.710] <TB3>     INFO: 41600 events read in total (3553ms).
[14:20:18.710] <TB3>     INFO: Test took 4684ms.
[14:20:18.713] <TB3>     INFO: scanning low vcal = 190
[14:20:19.133] <TB3>     INFO: Expecting 41600 events.
[14:20:23.403] <TB3>     INFO: 41600 events read in total (3555ms).
[14:20:23.403] <TB3>     INFO: Test took 4690ms.
[14:20:23.406] <TB3>     INFO: scanning low vcal = 200
[14:20:23.824] <TB3>     INFO: Expecting 41600 events.
[14:20:28.101] <TB3>     INFO: 41600 events read in total (3562ms).
[14:20:28.102] <TB3>     INFO: Test took 4696ms.
[14:20:28.105] <TB3>     INFO: scanning low vcal = 210
[14:20:28.522] <TB3>     INFO: Expecting 41600 events.
[14:20:32.783] <TB3>     INFO: 41600 events read in total (3546ms).
[14:20:32.784] <TB3>     INFO: Test took 4679ms.
[14:20:32.786] <TB3>     INFO: scanning low vcal = 220
[14:20:33.204] <TB3>     INFO: Expecting 41600 events.
[14:20:37.489] <TB3>     INFO: 41600 events read in total (3571ms).
[14:20:37.489] <TB3>     INFO: Test took 4703ms.
[14:20:37.492] <TB3>     INFO: scanning low vcal = 230
[14:20:37.906] <TB3>     INFO: Expecting 41600 events.
[14:20:42.148] <TB3>     INFO: 41600 events read in total (3527ms).
[14:20:42.149] <TB3>     INFO: Test took 4656ms.
[14:20:42.152] <TB3>     INFO: scanning low vcal = 240
[14:20:42.571] <TB3>     INFO: Expecting 41600 events.
[14:20:46.832] <TB3>     INFO: 41600 events read in total (3546ms).
[14:20:46.832] <TB3>     INFO: Test took 4680ms.
[14:20:46.836] <TB3>     INFO: scanning low vcal = 250
[14:20:47.254] <TB3>     INFO: Expecting 41600 events.
[14:20:51.525] <TB3>     INFO: 41600 events read in total (3556ms).
[14:20:51.525] <TB3>     INFO: Test took 4689ms.
[14:20:51.530] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:20:51.947] <TB3>     INFO: Expecting 41600 events.
[14:20:56.220] <TB3>     INFO: 41600 events read in total (3558ms).
[14:20:56.221] <TB3>     INFO: Test took 4691ms.
[14:20:56.225] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:20:56.644] <TB3>     INFO: Expecting 41600 events.
[14:21:00.923] <TB3>     INFO: 41600 events read in total (3564ms).
[14:21:00.923] <TB3>     INFO: Test took 4698ms.
[14:21:00.927] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:21:01.341] <TB3>     INFO: Expecting 41600 events.
[14:21:05.618] <TB3>     INFO: 41600 events read in total (3562ms).
[14:21:05.619] <TB3>     INFO: Test took 4692ms.
[14:21:05.624] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:21:06.034] <TB3>     INFO: Expecting 41600 events.
[14:21:10.320] <TB3>     INFO: 41600 events read in total (3571ms).
[14:21:10.320] <TB3>     INFO: Test took 4696ms.
[14:21:10.323] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:21:10.741] <TB3>     INFO: Expecting 41600 events.
[14:21:15.011] <TB3>     INFO: 41600 events read in total (3555ms).
[14:21:15.012] <TB3>     INFO: Test took 4689ms.
[14:21:15.556] <TB3>     INFO: PixTestGainPedestal::measure() done 
[14:21:15.560] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:21:15.560] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:21:15.560] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:21:15.561] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:21:15.561] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:21:15.561] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:21:15.561] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:21:15.561] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:21:15.562] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:21:15.562] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:21:15.562] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:21:15.563] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:21:15.563] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:21:15.563] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:21:15.563] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:21:15.563] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:21:53.368] <TB3>     INFO: PixTestGainPedestal::fit() done
[14:21:53.368] <TB3>     INFO: non-linearity mean:  0.949 0.955 0.945 0.959 0.965 0.960 0.963 0.957 0.950 0.948 0.951 0.959 0.954 0.951 0.953 0.955
[14:21:53.368] <TB3>     INFO: non-linearity RMS:   0.007 0.007 0.008 0.006 0.004 0.006 0.005 0.006 0.008 0.008 0.008 0.007 0.006 0.006 0.007 0.007
[14:21:53.369] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:21:53.391] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:21:53.413] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:21:53.436] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:21:53.458] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:21:53.481] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:21:53.503] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:21:53.525] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:21:53.548] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:21:53.570] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:21:53.592] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:21:53.615] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:21:53.637] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:21:53.659] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:21:53.681] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:21:53.704] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-09_FPIXTest-17C-Nebraska-160815-1253_2016-08-15_12h53m_1471283628//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:21:53.726] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:21:53.726] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:21:53.733] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:21:53.733] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:21:53.748] <TB3>     INFO: ######################################################################
[14:21:53.748] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:21:53.748] <TB3>     INFO: ######################################################################
[14:21:53.750] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:21:53.761] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:21:53.761] <TB3>     INFO:     run 1 of 1
[14:21:53.761] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:54.103] <TB3>     INFO: Expecting 3120000 events.
[14:22:46.520] <TB3>     INFO: 1349785 events read in total (51702ms).
[14:23:38.038] <TB3>     INFO: 2699935 events read in total (103220ms).
[14:23:54.229] <TB3>     INFO: 3120000 events read in total (119412ms).
[14:23:54.269] <TB3>     INFO: Test took 120509ms.
[14:23:54.333] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:54.445] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:55.786] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:57.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:58.559] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:59.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:24:01.268] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:24:02.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:24:03.992] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:24:05.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:24:06.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:24:08.397] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:09.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:11.441] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:13.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:14.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:16.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:17.952] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 429998080
[14:24:18.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:24:18.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7479, RMS = 1.26839
[14:24:18.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:24:18.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:24:18.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7698, RMS = 0.994893
[14:24:18.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:24:18.018] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:24:18.018] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1553, RMS = 0.930812
[14:24:18.018] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:24:18.018] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:24:18.018] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9717, RMS = 1.00232
[14:24:18.018] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:24:18.021] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:24:18.024] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9999, RMS = 1.79381
[14:24:18.024] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:24:18.024] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:24:18.024] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.1712, RMS = 1.33044
[14:24:18.024] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:24:18.026] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:24:18.026] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.053, RMS = 0.845221
[14:24:18.026] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:24:18.026] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:24:18.026] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.9011, RMS = 1.00706
[14:24:18.026] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:24:18.027] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:24:18.028] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.6382, RMS = 1.21714
[14:24:18.028] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:24:18.028] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:24:18.028] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4054, RMS = 1.21427
[14:24:18.028] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:24:18.030] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:24:18.040] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0613, RMS = 1.14618
[14:24:18.040] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:24:18.040] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:24:18.040] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2834, RMS = 1.17195
[14:24:18.040] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:24:18.042] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:24:18.042] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0106, RMS = 1.07713
[14:24:18.042] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:24:18.042] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:24:18.042] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7827, RMS = 0.91524
[14:24:18.042] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:24:18.043] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:24:18.043] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.7588, RMS = 1.95803
[14:24:18.043] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[14:24:18.043] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:24:18.043] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.903, RMS = 1.98915
[14:24:18.043] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[14:24:18.044] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:24:18.044] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3097, RMS = 0.902636
[14:24:18.044] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:24:18.044] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:24:18.044] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1519, RMS = 0.882211
[14:24:18.044] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:24:18.045] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:24:18.046] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 92.8823, RMS = 1.5859
[14:24:18.046] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[14:24:18.046] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:24:18.046] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.8399, RMS = 1.60873
[14:24:18.046] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[14:24:18.047] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:24:18.047] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0343, RMS = 1.41734
[14:24:18.047] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:24:18.047] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:24:18.047] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.4622, RMS = 1.49296
[14:24:18.047] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:24:18.048] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:24:18.048] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.8562, RMS = 1.28298
[14:24:18.048] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[14:24:18.048] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:24:18.048] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.4971, RMS = 1.40863
[14:24:18.048] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:24:18.049] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:24:18.050] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.1337, RMS = 1.58336
[14:24:18.050] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:24:18.050] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:24:18.050] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.5012, RMS = 1.47654
[14:24:18.050] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[14:24:18.051] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:24:18.051] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.0208, RMS = 0.867912
[14:24:18.051] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:24:18.051] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:24:18.051] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8945, RMS = 0.875566
[14:24:18.051] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:24:18.052] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:24:18.052] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.5125, RMS = 1.11921
[14:24:18.052] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:24:18.052] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:24:18.052] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.9962, RMS = 1.34767
[14:24:18.052] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:24:18.053] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:24:18.053] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 94.7451, RMS = 1.55213
[14:24:18.053] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 103
[14:24:18.053] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:24:18.053] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 94.4655, RMS = 1.61744
[14:24:18.053] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 103
[14:24:18.057] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[14:24:18.057] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0   10    0    0    0    0    0    0    0
[14:24:18.058] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:24:18.195] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:24:18.195] <TB3>     INFO: enter test to run
[14:24:18.198] <TB3>     INFO:   test:  no parameter change
[14:24:18.199] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 382.7mA
[14:24:18.200] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 462.3mA
[14:24:18.201] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[14:24:18.201] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:24:18.587] <TB3>    QUIET: Connection to board 24 closed.
[14:24:18.588] <TB3>     INFO: pXar: this is the end, my friend
[14:24:18.590] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
