<!-- A diagram for the SLICEL is shown in;
    7 Series FPGAs CLB User Guide UG474 (v1.8) September 27, 2016
    Figure 2-4: Diagram of SLICEL
  -->
<pb_type name="SLICEL{N}" num_pb="1" xmlns:xi="http://www.w3.org/2001/XInclude">

  <input name="DX" num_pins="1"/>
  <input name="D1" num_pins="1"/>
  <input name="D2" num_pins="1"/>
  <input name="D3" num_pins="1"/>
  <input name="D4" num_pins="1"/>
  <input name="D5" num_pins="1"/>
  <input name="D6" num_pins="1"/>

  <input name="CX" num_pins="1"/>
  <input name="C1" num_pins="1"/>
  <input name="C2" num_pins="1"/>
  <input name="C3" num_pins="1"/>
  <input name="C4" num_pins="1"/>
  <input name="C5" num_pins="1"/>
  <input name="C6" num_pins="1"/>

  <input name="BX" num_pins="1"/>
  <input name="B1" num_pins="1"/>
  <input name="B2" num_pins="1"/>
  <input name="B3" num_pins="1"/>
  <input name="B4" num_pins="1"/>
  <input name="B5" num_pins="1"/>
  <input name="B6" num_pins="1"/>

  <input name="AX" num_pins="1"/>
  <input name="A1" num_pins="1"/>
  <input name="A2" num_pins="1"/>
  <input name="A3" num_pins="1"/>
  <input name="A4" num_pins="1"/>
  <input name="A5" num_pins="1"/>
  <input name="A6" num_pins="1"/>

  <input name="SR" num_pins="1"/>
  <input name="CE" num_pins="1"/>

  <clock name="CLK" num_pins="1"/>

  <input  name="CIN"  num_pins="1"/>
  <output name="COUT" num_pins="1"/>

  <output name="DMUX" num_pins="1"/>
  <output name="D"    num_pins="1"/>
  <output name="DQ"   num_pins="1"/>

  <output name="CMUX" num_pins="1"/>
  <output name="C"    num_pins="1"/>
  <output name="CQ"   num_pins="1"/>

  <output name="BMUX" num_pins="1"/>
  <output name="B"    num_pins="1"/>
  <output name="BQ"   num_pins="1"/>

  <output name="AMUX" num_pins="1"/>
  <output name="A"    num_pins="1"/>
  <output name="AQ"   num_pins="1"/>

  <!-- d6lut, c6lut, b6lut, a6lut == N6lut
       A fracturable 6 input LUT. Can either be;
        - 2 * 5 input, 1 output LUT
        - 1 * 6 input, 1 output LUT
    -->
  <xi:include href="../common_slice/common_lut_and_f78mux.pb_type.xml"/>
  <xi:include href="../common_slice/common_slice.pb_type.xml"/>

  <interconnect>
    <!-- LUT input pins -->
    <direct name="D1" input="SLICEL{N}.D1" output="COMMON_LUT_AND_F78MUX.D1" />
    <direct name="D2" input="SLICEL{N}.D2" output="COMMON_LUT_AND_F78MUX.D2" />
    <direct name="D3" input="SLICEL{N}.D3" output="COMMON_LUT_AND_F78MUX.D3" />
    <direct name="D4" input="SLICEL{N}.D4" output="COMMON_LUT_AND_F78MUX.D4" />
    <direct name="D5" input="SLICEL{N}.D5" output="COMMON_LUT_AND_F78MUX.D5" />
    <direct name="D6" input="SLICEL{N}.D6" output="COMMON_LUT_AND_F78MUX.D6" />

    <direct name="C1" input="SLICEL{N}.C1" output="COMMON_LUT_AND_F78MUX.C1" />
    <direct name="C2" input="SLICEL{N}.C2" output="COMMON_LUT_AND_F78MUX.C2" />
    <direct name="C3" input="SLICEL{N}.C3" output="COMMON_LUT_AND_F78MUX.C3" />
    <direct name="C4" input="SLICEL{N}.C4" output="COMMON_LUT_AND_F78MUX.C4" />
    <direct name="C5" input="SLICEL{N}.C5" output="COMMON_LUT_AND_F78MUX.C5" />
    <direct name="C6" input="SLICEL{N}.C6" output="COMMON_LUT_AND_F78MUX.C6" />

    <direct name="B1" input="SLICEL{N}.B1" output="COMMON_LUT_AND_F78MUX.B1" />
    <direct name="B2" input="SLICEL{N}.B2" output="COMMON_LUT_AND_F78MUX.B2" />
    <direct name="B3" input="SLICEL{N}.B3" output="COMMON_LUT_AND_F78MUX.B3" />
    <direct name="B4" input="SLICEL{N}.B4" output="COMMON_LUT_AND_F78MUX.B4" />
    <direct name="B5" input="SLICEL{N}.B5" output="COMMON_LUT_AND_F78MUX.B5" />
    <direct name="B6" input="SLICEL{N}.B6" output="COMMON_LUT_AND_F78MUX.B6" />

    <direct name="A1" input="SLICEL{N}.A1" output="COMMON_LUT_AND_F78MUX.A1" />
    <direct name="A2" input="SLICEL{N}.A2" output="COMMON_LUT_AND_F78MUX.A2" />
    <direct name="A3" input="SLICEL{N}.A3" output="COMMON_LUT_AND_F78MUX.A3" />
    <direct name="A4" input="SLICEL{N}.A4" output="COMMON_LUT_AND_F78MUX.A4" />
    <direct name="A5" input="SLICEL{N}.A5" output="COMMON_LUT_AND_F78MUX.A5" />
    <direct name="A6" input="SLICEL{N}.A6" output="COMMON_LUT_AND_F78MUX.A6" />

    <direct name="CX"  input="SLICEL{N}.CX" output="COMMON_LUT_AND_F78MUX.CX" />
    <direct name="BX"  input="SLICEL{N}.BX" output="COMMON_LUT_AND_F78MUX.BX" />
    <direct name="AX"  input="SLICEL{N}.AX" output="COMMON_LUT_AND_F78MUX.AX" />

    <!-- COMMON_SLICE inputs -->
    <direct name="DX2" input="SLICEL{N}.DX" output="COMMON_SLICE.DX" />
    <direct name="DO6" input="COMMON_LUT_AND_F78MUX.DO6"   output="COMMON_SLICE.DO6" />
    <direct name="DO5" input="COMMON_LUT_AND_F78MUX.DO5"   output="COMMON_SLICE.DO5" />

    <direct name="CX2" input="SLICEL{N}.CX" output="COMMON_SLICE.CX" />
    <direct name="CO6" input="COMMON_LUT_AND_F78MUX.CO6"   output="COMMON_SLICE.CO6" />
    <direct name="CO5" input="COMMON_LUT_AND_F78MUX.CO5"   output="COMMON_SLICE.CO5" />

    <direct name="BX2" input="SLICEL{N}.BX" output="COMMON_SLICE.BX" />
    <direct name="BO6" input="COMMON_LUT_AND_F78MUX.BO6"   output="COMMON_SLICE.BO6" />
    <direct name="BO5" input="COMMON_LUT_AND_F78MUX.BO5"   output="COMMON_SLICE.BO5" />

    <direct name="AX2" input="SLICEL{N}.AX" output="COMMON_SLICE.AX" />
    <direct name="AO6" input="COMMON_LUT_AND_F78MUX.AO6"   output="COMMON_SLICE.AO6" />
    <direct name="AO5" input="COMMON_LUT_AND_F78MUX.AO5"   output="COMMON_SLICE.AO5" />

    <direct name="F7AMUX_O" input="COMMON_LUT_AND_F78MUX.F7AMUX_O"   output="COMMON_SLICE.F7AMUX_O" />
    <direct name="F7BMUX_O" input="COMMON_LUT_AND_F78MUX.F7BMUX_O"   output="COMMON_SLICE.F7BMUX_O" />
    <direct name="F8MUX_O"  input="COMMON_LUT_AND_F78MUX.F8MUX_O"    output="COMMON_SLICE.F8MUX_O" />

    <!-- [A-F]Q outputs -->
    <direct name="AQ" input="COMMON_SLICE.AQ" output="SLICEL{N}.AQ" />
    <direct name="BQ" input="COMMON_SLICE.BQ" output="SLICEL{N}.BQ" />
    <direct name="CQ" input="COMMON_SLICE.CQ" output="SLICEL{N}.CQ" />
    <direct name="DQ" input="COMMON_SLICE.DQ" output="SLICEL{N}.DQ" />

    <!-- A-D output -->
    <direct name="SLICEL_DOUT" input="COMMON_SLICE.D" output="SLICEL{N}.D" />
    <direct name="SLICEL_COUT" input="COMMON_SLICE.C" output="SLICEL{N}.C" />
    <direct name="SLICEL_BOUT" input="COMMON_SLICE.B" output="SLICEL{N}.B" />
    <direct name="SLICEL_AOUT" input="COMMON_SLICE.A" output="SLICEL{N}.A" />

    <!-- AMUX-DMUX output -->
    <direct name="SLICEL_DMUX" input="COMMON_SLICE.DMUX" output="SLICEL{N}.DMUX" />
    <direct name="SLICEL_CMUX" input="COMMON_SLICE.CMUX" output="SLICEL{N}.CMUX" />
    <direct name="SLICEL_BMUX" input="COMMON_SLICE.BMUX" output="SLICEL{N}.BMUX" />
    <direct name="SLICEL_AMUX" input="COMMON_SLICE.AMUX" output="SLICEL{N}.AMUX" />

    <!-- Carry -->

    <direct name="CIN" input="SLICEL{N}.CIN" output="COMMON_SLICE.CIN" >
    </direct>
    <direct name="COUT" input="COMMON_SLICE.COUT" output="SLICEL{N}.COUT" >
    </direct>

    <!-- Clock, Clock Enable and Reset -->
    <direct name="CK" input="SLICEL{N}.CLK" output="COMMON_SLICE.CLK"/>
    <direct name="CE" input="SLICEL{N}.CE"  output="COMMON_SLICE.CE"/>
    <direct name="SR" input="SLICEL{N}.SR"  output="COMMON_SLICE.SR"/>

  </interconnect>
  <metadata>
   <meta name="type">block</meta>
   <meta name="subtype">ignore</meta>
  </metadata>
</pb_type>
