INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'edabk' on host 'edabk-HP-280-Pro-G8-Microtower-PC' (Linux_x86_64 version 5.15.0-97-generic) on Tue Feb 27 18:02:02 +07 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1'
Sourcing Tcl script '/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/cosim.tcl'
INFO: [HLS 200-1510] Running: source /home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/cosim.tcl
INFO: [HLS 200-1510] Running: open_project SoC 
INFO: [HLS 200-10] Opening project '/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC'.
INFO: [HLS 200-1510] Running: set_top encode 
INFO: [HLS 200-1510] Running: add_files encode.cpp 
INFO: [HLS 200-10] Adding design file 'encode.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb encode_test.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'encode_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./SoC/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name encode encode 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling encode_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_encode_util.cpp
   Compiling encode.cpp_pre.cpp.tb.cpp
   Compiling apatb_encode.cpp
   Compiling apatb_encode_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
84827077	148508654	194542607	281987481	21743280	0	126325006	236781725	140564385	205103101	388648275	255560401	0	0	230683099	316830173	126024308	196428040	368046461	277805680	0	64710417	221753001	285733714	36530814	78280765	159612354	105659511	 
0	105171122	144649777	39975818	214453699	280782521	138322766	273095263	52303415	0	208273430	104680024	292486714	362463524	404097052	347812199	41131784	0	428584173	255297675	374627831	339408684	446038462	414585736	0	143784980	444291398	300535873	 
65869363	125377518	229544994	107591844	0	180125771	221026604	103389286	18610690	99217064	175248733	170970315	50477052	0	163796636	95857322	337717706	344900774	362387433	401582265	0	0	354624585	271694581	296444205	387509810	372215196	331390925	 
0	161718279	421389541	237175433	36055906	37860483	52030449	106599273	0	78412055	89798198	52908770	68075504	62693725	135609631	185674804	79710131	0	68853361	18767729	278147204	353587724	244212907	312899474	11690493	52432392	285487435	230101416	 
103865934	156965085	224524474	163747510	57570210	146048118	251498258	149259138	9437087	25248537	16587833	60297488	46259680	44169823	1850832	18890818	INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_encode_top glbl -Oenable_linking_all_libraries -prj encode.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s encode -debug wave 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_26ns_57_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_26ns_57_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_847_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_847_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_19ns_51_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_19ns_51_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_sp_pool_ap_fixed_32_6_5_3_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_sp_pool_ap_fixed_32_6_5_3_0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_sp_pool_ap_fixed_32_6_5_3_0_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_sp_pool_ap_fixed_32_6_5_3_0_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_2248_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_2248_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_3369_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_3369_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_start_for_conv2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_start_for_conv2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module encode_start_for_conv2_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_486_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_486_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_castIn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_castIn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_start_for_pool3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_start_for_pool3_U0_shiftReg
INFO: [VRFC 10-311] analyzing module encode_start_for_pool3_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_27s_58_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_27s_58_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_24s_55_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_24s_55_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_19s_51_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_19s_51_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_1968_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_1968_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_165_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_165_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_3929_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_3929_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_conv1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:46]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_17ns_49_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_17ns_49_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_pool2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_pool2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_pool1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_pool1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_987_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_987_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_conv3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_conv3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_regslice_both
INFO: [VRFC 10-311] analyzing module encode_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_1688_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_1688_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_start_for_conv3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_start_for_conv3_U0_shiftReg
INFO: [VRFC 10-311] analyzing module encode_start_for_conv3_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_23s_54_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_23s_54_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_20s_51_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_20s_51_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_1408_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_1408_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_22s_53_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_22s_53_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_144_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_144_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_start_for_castOut_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_start_for_castOut_U0_shiftReg
INFO: [VRFC 10-311] analyzing module encode_start_for_castOut_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_1127_32_1_1_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_1127_32_1_1_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_pool3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_pool3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_21s_52_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_21s_52_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_646_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_646_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_axi_s_full_in_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_full_in_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_285_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_285_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_castOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_castOut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_sp_pool_ap_fixed_32_6_5_3_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_sp_pool_ap_fixed_32_6_5_3_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_325_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_325_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_406_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_406_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_245_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_245_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_84_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_84_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_426_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_426_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_707_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_707_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_566_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_566_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_17s_49_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_17s_49_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_22ns_53_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_22ns_53_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_25s_56_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_25s_56_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_16s_48_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_16s_48_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_4209_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_4209_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_94_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_94_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_2809_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_2809_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_1127_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_1127_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_28s_58_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_28s_58_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_27ns_58_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_27ns_58_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_164_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_164_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_30s_58_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_30s_58_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_axi_s_full_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_full_out_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_25ns_56_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_25ns_56_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_conv2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_conv2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_start_for_pool2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_start_for_pool2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module encode_start_for_pool2_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_3649_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_3649_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_encode_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_start_for_pool1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_start_for_pool1_U0_shiftReg
INFO: [VRFC 10-311] analyzing module encode_start_for_pool1_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_29s_58_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_29s_58_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_21ns_52_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_21ns_52_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_start_for_conv1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_start_for_conv1_U0_shiftReg
INFO: [VRFC 10-311] analyzing module encode_start_for_conv1_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_24ns_55_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_24ns_55_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_18s_50_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_18s_50_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_20ns_51_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_20ns_51_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_2528_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_2528_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_3089_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_3089_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_305_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_305_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_23ns_54_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_23ns_54_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module encode_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_26s_57_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_26s_57_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mul_32s_18ns_50_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mul_32s_18ns_50_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_4489_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_4489_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode_mux_566_32_1_1_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode_mux_566_32_1_1_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:36]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:67]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.encode_flow_control_loop_pipe
Compiling module xil_defaultlib.encode_regslice_both
Compiling module xil_defaultlib.encode_regslice_both(DataWidth=4...
Compiling module xil_defaultlib.encode_regslice_both(DataWidth=2...
Compiling module xil_defaultlib.encode_regslice_both(DataWidth=1...
Compiling module xil_defaultlib.encode_regslice_both(DataWidth=5...
Compiling module xil_defaultlib.encode_regslice_both(DataWidth=6...
Compiling module xil_defaultlib.encode_castIn
Compiling module xil_defaultlib.encode_mux_305_32_1_1(ID=1,din30...
Compiling module xil_defaultlib.encode_mul_32s_25s_56_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_24ns_55_1_1(NUM_S...
Compiling module xil_defaultlib.encode_mul_32s_19ns_51_1_1(NUM_S...
Compiling module xil_defaultlib.encode_mul_32s_25ns_56_1_1(NUM_S...
Compiling module xil_defaultlib.encode_mul_32s_22s_53_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_23s_54_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_26s_57_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_26ns_57_1_1(NUM_S...
Compiling module xil_defaultlib.encode_mul_32s_24s_55_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_22ns_53_1_1(NUM_S...
Compiling module xil_defaultlib.encode_mul_32s_21ns_52_1_1(NUM_S...
Compiling module xil_defaultlib.encode_mul_32s_23ns_54_1_1(NUM_S...
Compiling module xil_defaultlib.encode_mul_32s_21s_52_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_19s_51_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_20ns_51_1_1(NUM_S...
Compiling module xil_defaultlib.encode_mul_32s_20s_51_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_27s_58_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_29s_58_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_16s_48_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_27ns_58_1_1(NUM_S...
Compiling module xil_defaultlib.encode_mul_32s_28s_58_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_17ns_49_1_1(NUM_S...
Compiling module xil_defaultlib.encode_conv1
Compiling module xil_defaultlib.encode_mux_285_32_1_1(ID=1,din28...
Compiling module xil_defaultlib.encode_mux_566_32_1_1(ID=1,din56...
Compiling module xil_defaultlib.encode_mux_847_32_1_1(ID=1,din84...
Compiling module xil_defaultlib.encode_mux_1127_32_1_1(ID=1,din1...
Compiling module xil_defaultlib.encode_mux_1408_32_1_1(ID=1,din1...
Compiling module xil_defaultlib.encode_mux_1688_32_1_1(ID=1,din1...
Compiling module xil_defaultlib.encode_mux_1968_32_1_1(ID=1,din1...
Compiling module xil_defaultlib.encode_mux_2248_32_1_1(ID=1,din2...
Compiling module xil_defaultlib.encode_mux_2528_32_1_1(ID=1,din2...
Compiling module xil_defaultlib.encode_mux_2809_32_1_1(ID=1,din2...
Compiling module xil_defaultlib.encode_mux_3089_32_1_1(ID=1,din3...
Compiling module xil_defaultlib.encode_mux_3369_32_1_1(ID=1,din3...
Compiling module xil_defaultlib.encode_mux_3649_32_1_1(ID=1,din3...
Compiling module xil_defaultlib.encode_mux_3929_32_1_1(ID=1,din3...
Compiling module xil_defaultlib.encode_mux_4209_32_1_1(ID=1,din4...
Compiling module xil_defaultlib.encode_mux_4489_32_1_1(ID=1,din4...
Compiling module xil_defaultlib.encode_flow_control_loop_pipe_se...
Compiling module xil_defaultlib.encode_sp_pool_ap_fixed_32_6_5_3...
Compiling module xil_defaultlib.encode_pool1
Compiling module xil_defaultlib.encode_mux_165_32_1_1(ID=1,din16...
Compiling module xil_defaultlib.encode_mul_32s_18s_50_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_mul_32s_18ns_50_1_1(NUM_S...
Compiling module xil_defaultlib.encode_mul_32s_30s_58_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_conv2
Compiling module xil_defaultlib.encode_mux_144_32_1_1(ID=1,din14...
Compiling module xil_defaultlib.encode_mux_426_32_1_1(ID=1,din42...
Compiling module xil_defaultlib.encode_mux_707_32_1_1(ID=1,din70...
Compiling module xil_defaultlib.encode_mux_987_32_1_1(ID=1,din98...
Compiling module xil_defaultlib.encode_mux_1127_32_1_1_x(ID=1,di...
Compiling module xil_defaultlib.encode_sp_pool_ap_fixed_32_6_5_3...
Compiling module xil_defaultlib.encode_pool2
Compiling module xil_defaultlib.encode_mux_94_32_1_1(ID=1,din9_W...
Compiling module xil_defaultlib.encode_mul_32s_17s_49_1_1(NUM_ST...
Compiling module xil_defaultlib.encode_conv3
Compiling module xil_defaultlib.encode_mux_84_32_1_1(ID=1,din8_W...
Compiling module xil_defaultlib.encode_mux_164_32_1_1(ID=1,din16...
Compiling module xil_defaultlib.encode_mux_245_32_1_1(ID=1,din24...
Compiling module xil_defaultlib.encode_mux_325_32_1_1(ID=1,din32...
Compiling module xil_defaultlib.encode_mux_406_32_1_1(ID=1,din40...
Compiling module xil_defaultlib.encode_mux_486_32_1_1(ID=1,din48...
Compiling module xil_defaultlib.encode_mux_566_32_1_1_x(ID=1,din...
Compiling module xil_defaultlib.encode_mux_646_32_1_1(ID=1,din64...
Compiling module xil_defaultlib.encode_sp_pool_ap_fixed_32_6_5_3...
Compiling module xil_defaultlib.encode_sp_pool_ap_fixed_32_6_5_3...
Compiling module xil_defaultlib.encode_pool3
Compiling module xil_defaultlib.encode_castOut
Compiling module xil_defaultlib.encode_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.encode_fifo_w32_d2_S
Compiling module xil_defaultlib.encode_start_for_conv1_U0_shiftR...
Compiling module xil_defaultlib.encode_start_for_conv1_U0
Compiling module xil_defaultlib.encode_start_for_pool1_U0_shiftR...
Compiling module xil_defaultlib.encode_start_for_pool1_U0
Compiling module xil_defaultlib.encode_start_for_conv2_U0_shiftR...
Compiling module xil_defaultlib.encode_start_for_conv2_U0
Compiling module xil_defaultlib.encode_start_for_pool2_U0_shiftR...
Compiling module xil_defaultlib.encode_start_for_pool2_U0
Compiling module xil_defaultlib.encode_start_for_conv3_U0_shiftR...
Compiling module xil_defaultlib.encode_start_for_conv3_U0
Compiling module xil_defaultlib.encode_start_for_pool3_U0_shiftR...
Compiling module xil_defaultlib.encode_start_for_pool3_U0
Compiling module xil_defaultlib.encode_start_for_castOut_U0_shif...
Compiling module xil_defaultlib.encode_start_for_castOut_U0
Compiling module xil_defaultlib.encode
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_full_in_AXI
Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_full_out_AXI
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=16)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=8)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_encode_top
Compiling module work.glbl
Built simulation snapshot encode

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/encode/xsim_script.tcl
# xsim {encode} -view {{encode_dataflow_ana.wcfg}} -tclbatch {encode.tcl} -protoinst {encode.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file encode.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode//AESL_inst_encode_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/castIn_U0/castIn_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/castOut_U0/castOut_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/conv1_U0/conv1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/conv2_U0/conv2_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/conv3_U0/conv3_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/pool1_U0/grp_sp_pool_ap_fixed_32_6_5_3_0_s_fu_1810/grp_sp_pool_ap_fixed_32_6_5_3_0_s_fu_1810_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/pool1_U0/pool1_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/pool2_U0/grp_sp_pool_ap_fixed_32_6_5_3_0_1_fu_466/grp_sp_pool_ap_fixed_32_6_5_3_0_1_fu_466_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/pool2_U0/pool2_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/pool3_U0/grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274/grp_sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth_fu_1328/grp_sp_pool_ap_fixed_32_6_5_3_0_2_Pipeline_PHeight_PWidth_fu_1328_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/pool3_U0/grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274/grp_sp_pool_ap_fixed_32_6_5_3_0_2_fu_274_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_encode_top/AESL_inst_encode/pool3_U0/pool3_U0_activity
Time resolution is 1 ps
open_wave_config encode_dataflow_ana.wcfg
source encode.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TDEST -into $return_group -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TID -into $return_group -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TLAST -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TUSER -into $return_group -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TSTRB -into $return_group -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TKEEP -into $return_group -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_out_AXI_TDATA -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TDEST -into $return_group -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TID -into $return_group -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TLAST -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TUSER -into $return_group -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TSTRB -into $return_group -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TKEEP -into $return_group -radix hex
## add_wave /apatb_encode_top/AESL_inst_encode/full_in_AXI_TDATA -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_encode_top/AESL_inst_encode/ap_start -into $blocksiggroup
## add_wave /apatb_encode_top/AESL_inst_encode/ap_done -into $blocksiggroup
## add_wave /apatb_encode_top/AESL_inst_encode/ap_ready -into $blocksiggroup
## add_wave /apatb_encode_top/AESL_inst_encode/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_encode_top/AESL_inst_encode/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_encode_top/AESL_inst_encode/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_encode_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_encode_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_encode_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_in_AXI_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_in_AXI_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_in_AXI_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_in_AXI_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_in_AXI_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_in_AXI_V_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_in_AXI_V_dest_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_out_AXI_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_out_AXI_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_out_AXI_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_out_AXI_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_out_AXI_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_out_AXI_V_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_encode_top/LENGTH_full_out_AXI_V_dest_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]
## add_wave /apatb_encode_top/full_out_AXI_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/full_out_AXI_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/full_out_AXI_TDEST -into $tb_return_group -radix hex
## add_wave /apatb_encode_top/full_out_AXI_TID -into $tb_return_group -radix hex
## add_wave /apatb_encode_top/full_out_AXI_TLAST -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/full_out_AXI_TUSER -into $tb_return_group -radix hex
## add_wave /apatb_encode_top/full_out_AXI_TSTRB -into $tb_return_group -radix hex
## add_wave /apatb_encode_top/full_out_AXI_TKEEP -into $tb_return_group -radix hex
## add_wave /apatb_encode_top/full_out_AXI_TDATA -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_encode_top/full_in_AXI_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/full_in_AXI_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/full_in_AXI_TDEST -into $tb_return_group -radix hex
## add_wave /apatb_encode_top/full_in_AXI_TID -into $tb_return_group -radix hex
## add_wave /apatb_encode_top/full_in_AXI_TLAST -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_encode_top/full_in_AXI_TUSER -into $tb_return_group -radix hex
## add_wave /apatb_encode_top/full_in_AXI_TSTRB -into $tb_return_group -radix hex
## add_wave /apatb_encode_top/full_in_AXI_TKEEP -into $tb_return_group -radix hex
## add_wave /apatb_encode_top/full_in_AXI_TDATA -into $tb_return_group -radix hex
## save_wave_config encode.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
find kernel block.
// RTL Simulation : 1 / 1 [100.00%] @ "148815000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 148875 ns : File "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_encode/encode1/SoC/solution1/sim/verilog/encode.autotb.v" Line 343
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2729.824 ; gain = 0.000 ; free physical = 1031 ; free virtual = 4187
## quit
INFO: [Common 17-206] Exiting xsim at Tue Feb 27 18:05:09 2024...
INFO: [COSIM 212-316] Starting C post checking ...
84827077	148508654	194542607	281987481	21743280	0	126325006	236781725	140564385	205103101	388648275	255560401	0	0	230683099	316830173	126024308	196428040	368046461	277805680	0	64710417	221753001	285733714	36530814	78280765	159612354	105659511	 
0	105171122	144649777	39975818	214453699	280782521	138322766	273095263	52303415	0	208273430	104680024	292486714	362463524	404097052	347812199	41131784	0	428584173	255297675	374627831	339408684	446038462	414585736	0	143784980	444291398	300535873	 
65869363	125377518	229544994	107591844	0	180125771	221026604	103389286	18610690	99217064	175248733	170970315	50477052	0	163796636	95857322	337717706	344900774	362387433	401582265	0	0	354624585	271694581	296444205	387509810	372215196	331390925	 
0	161718279	421389541	237175433	36055906	37860483	52030449	106599273	0	78412055	89798198	52908770	68075504	62693725	135609631	185674804	79710131	0	68853361	18767729	278147204	353587724	244212907	312899474	11690493	52432392	285487435	230101416	 
103865934	156965085	224524474	163747510	57570210	146048118	251498258	149259138	9437087	25248537	16587833	60297488	46259680	44169823	1850832	18890818	INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 249.09 seconds. CPU system time: 5.58 seconds. Elapsed time: 167.87 seconds; current allocated memory: 20.840 MB.
INFO: [HLS 200-112] Total CPU user time: 252.54 seconds. Total CPU system time: 6.45 seconds. Total elapsed time: 189.3 seconds; peak allocated memory: 243.762 MB.
