<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_7d7f8095'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_U_U_7d7f8095')">rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.02</td>
<td class="s9 cl rt"><a href="mod733.html#Line" > 93.06</a></td>
<td class="s7 cl rt"><a href="mod733.html#Cond" > 76.92</a></td>
<td class="s8 cl rt"><a href="mod733.html#Toggle" > 86.82</a></td>
<td class="s2 cl rt"><a href="mod733.html#FSM" > 20.00</a></td>
<td class="s8 cl rt"><a href="mod733.html#Branch" > 88.32</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod733.html#inst_tag_37475"  onclick="showContent('inst_tag_37475')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></td>
<td class="s6 cl rt"> 63.65</td>
<td class="s8 cl rt"><a href="mod733.html#inst_tag_37475_Line" > 86.81</a></td>
<td class="s7 cl rt"><a href="mod733.html#inst_tag_37475_Cond" > 76.92</a></td>
<td class="s5 cl rt"><a href="mod733.html#inst_tag_37475_Toggle" > 53.49</a></td>
<td class="s2 cl rt"><a href="mod733.html#inst_tag_37475_FSM" > 20.00</a></td>
<td class="s8 cl rt"><a href="mod733.html#inst_tag_37475_Branch" > 81.02</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod733.html#inst_tag_37473"  onclick="showContent('inst_tag_37473')">config_ss_tb.DUT.flexnoc.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></td>
<td class="s6 cl rt"> 64.14</td>
<td class="s8 cl rt"><a href="mod733.html#inst_tag_37473_Line" > 84.03</a></td>
<td class="s7 cl rt"><a href="mod733.html#inst_tag_37473_Cond" > 76.92</a></td>
<td class="s7 cl rt"><a href="mod733.html#inst_tag_37473_Toggle" > 70.93</a></td>
<td class="s1 cl rt"><a href="mod733.html#inst_tag_37473_FSM" > 10.00</a></td>
<td class="s7 cl rt"><a href="mod733.html#inst_tag_37473_Branch" > 78.83</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod733.html#inst_tag_37474"  onclick="showContent('inst_tag_37474')">config_ss_tb.DUT.flexnoc.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></td>
<td class="s6 cl rt"> 66.32</td>
<td class="s8 cl rt"><a href="mod733.html#inst_tag_37474_Line" > 86.81</a></td>
<td class="s7 cl rt"><a href="mod733.html#inst_tag_37474_Cond" > 76.92</a></td>
<td class="s6 cl rt"><a href="mod733.html#inst_tag_37474_Toggle" > 69.77</a></td>
<td class="s2 cl rt"><a href="mod733.html#inst_tag_37474_FSM" > 20.00</a></td>
<td class="s7 cl rt"><a href="mod733.html#inst_tag_37474_Branch" > 78.10</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_37475'>
<hr>
<a name="inst_tag_37475"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_37475" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.65</td>
<td class="s8 cl rt"><a href="mod733.html#inst_tag_37475_Line" > 86.81</a></td>
<td class="s7 cl rt"><a href="mod733.html#inst_tag_37475_Cond" > 76.92</a></td>
<td class="s5 cl rt"><a href="mod733.html#inst_tag_37475_Toggle" > 53.49</a></td>
<td class="s2 cl rt"><a href="mod733.html#inst_tag_37475_FSM" > 20.00</a></td>
<td class="s8 cl rt"><a href="mod733.html#inst_tag_37475_Branch" > 81.02</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 62.48</td>
<td class="s8 cl rt"> 86.55</td>
<td class="s7 cl rt"> 71.88</td>
<td class="s5 cl rt"> 54.11</td>
<td class="s2 cl rt"> 20.00</td>
<td class="s7 cl rt"> 79.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 76.76</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1594.html#inst_tag_108178" >fpga_ahb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1053.html#inst_tag_73158" id="tag_urg_inst_73158">Rspf</a></td>
<td class="s6 cl rt"> 60.62</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 44.58</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2410.html#inst_tag_210040" id="tag_urg_inst_210040">uc3465c9ee</a></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010.html#inst_tag_69619" id="tag_urg_inst_69619">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod786.html#inst_tag_38726" id="tag_urg_inst_38726">ue</a></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod193.html#inst_tag_12240" id="tag_urg_inst_12240">ummd164b2</a></td>
<td class="s6 cl rt"> 69.03</td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2639.html#inst_tag_229556" id="tag_urg_inst_229556">ummdba6b2</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1976.html#inst_tag_171753" id="tag_urg_inst_171753">ur</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1821.html#inst_tag_147580" id="tag_urg_inst_147580">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1821.html#inst_tag_147579" id="tag_urg_inst_147579">us6abbdefa_123</a></td>
<td class="s4 cl rt"> 42.19</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.19</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2016.html#inst_tag_173712" id="tag_urg_inst_173712">usm</a></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2018.html#inst_tag_173720" id="tag_urg_inst_173720">usm742</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2937.html#inst_tag_256155" id="tag_urg_inst_256155">uu412e09d6</a></td>
<td class="s5 cl rt"> 53.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2937.html#inst_tag_256156" id="tag_urg_inst_256156">uu412e09d6_116</a></td>
<td class="s5 cl rt"> 53.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2464.html#inst_tag_210980" id="tag_urg_inst_210980">uued8215fdfd</a></td>
<td class="s5 cl rt"> 53.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_37473'>
<hr>
<a name="inst_tag_37473"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_37473" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 64.14</td>
<td class="s8 cl rt"><a href="mod733.html#inst_tag_37473_Line" > 84.03</a></td>
<td class="s7 cl rt"><a href="mod733.html#inst_tag_37473_Cond" > 76.92</a></td>
<td class="s7 cl rt"><a href="mod733.html#inst_tag_37473_Toggle" > 70.93</a></td>
<td class="s1 cl rt"><a href="mod733.html#inst_tag_37473_FSM" > 10.00</a></td>
<td class="s7 cl rt"><a href="mod733.html#inst_tag_37473_Branch" > 78.83</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 63.75</td>
<td class="s8 cl rt"> 83.04</td>
<td class="s7 cl rt"> 71.88</td>
<td class="s7 cl rt"> 77.02</td>
<td class="s1 cl rt"> 10.00</td>
<td class="s7 cl rt"> 76.83</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 85.55</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1422.html#inst_tag_84933" >SPI_mem_ahb_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1053.html#inst_tag_73156" id="tag_urg_inst_73156">Rspf</a></td>
<td class="s7 cl rt"> 72.07</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.36</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2410.html#inst_tag_210034" id="tag_urg_inst_210034">uc3465c9ee</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010.html#inst_tag_69615" id="tag_urg_inst_69615">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod786.html#inst_tag_38724" id="tag_urg_inst_38724">ue</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod193.html#inst_tag_12238" id="tag_urg_inst_12238">ummd164b2</a></td>
<td class="s5 cl rt"> 58.89</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2639.html#inst_tag_229554" id="tag_urg_inst_229554">ummdba6b2</a></td>
<td class="s6 cl rt"> 65.95</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1976.html#inst_tag_171697" id="tag_urg_inst_171697">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1821.html#inst_tag_147564" id="tag_urg_inst_147564">us6abbdefa</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1821.html#inst_tag_147563" id="tag_urg_inst_147563">us6abbdefa_123</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2016.html#inst_tag_173710" id="tag_urg_inst_173710">usm</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2018.html#inst_tag_173718" id="tag_urg_inst_173718">usm742</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2937.html#inst_tag_256151" id="tag_urg_inst_256151">uu412e09d6</a></td>
<td class="s8 cl rt"> 83.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2937.html#inst_tag_256152" id="tag_urg_inst_256152">uu412e09d6_116</a></td>
<td class="s8 cl rt"> 83.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.85</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2464.html#inst_tag_210978" id="tag_urg_inst_210978">uued8215fdfd</a></td>
<td class="s8 cl rt"> 83.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.27</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_37474'>
<hr>
<a name="inst_tag_37474"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_37474" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.32</td>
<td class="s8 cl rt"><a href="mod733.html#inst_tag_37474_Line" > 86.81</a></td>
<td class="s7 cl rt"><a href="mod733.html#inst_tag_37474_Cond" > 76.92</a></td>
<td class="s6 cl rt"><a href="mod733.html#inst_tag_37474_Toggle" > 69.77</a></td>
<td class="s2 cl rt"><a href="mod733.html#inst_tag_37474_FSM" > 20.00</a></td>
<td class="s7 cl rt"><a href="mod733.html#inst_tag_37474_Branch" > 78.10</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.67</td>
<td class="s8 cl rt"> 86.55</td>
<td class="s7 cl rt"> 71.88</td>
<td class="s7 cl rt"> 72.48</td>
<td class="s2 cl rt"> 20.00</td>
<td class="s7 cl rt"> 77.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 84.96</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.92</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod72.html#inst_tag_2490" >SPI_ahb_s0_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1053.html#inst_tag_73157" id="tag_urg_inst_73157">Rspf</a></td>
<td class="s7 cl rt"> 72.07</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.36</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2410.html#inst_tag_210035" id="tag_urg_inst_210035">uc3465c9ee</a></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1010.html#inst_tag_69616" id="tag_urg_inst_69616">ud</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod786.html#inst_tag_38725" id="tag_urg_inst_38725">ue</a></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod193.html#inst_tag_12239" id="tag_urg_inst_12239">ummd164b2</a></td>
<td class="s6 cl rt"> 69.03</td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2639.html#inst_tag_229555" id="tag_urg_inst_229555">ummdba6b2</a></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1976.html#inst_tag_171712" id="tag_urg_inst_171712">ur</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1821.html#inst_tag_147574" id="tag_urg_inst_147574">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1821.html#inst_tag_147573" id="tag_urg_inst_147573">us6abbdefa_123</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2016.html#inst_tag_173711" id="tag_urg_inst_173711">usm</a></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 37.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2018.html#inst_tag_173719" id="tag_urg_inst_173719">usm742</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2937.html#inst_tag_256153" id="tag_urg_inst_256153">uu412e09d6</a></td>
<td class="s6 cl rt"> 68.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2937.html#inst_tag_256154" id="tag_urg_inst_256154">uu412e09d6_116</a></td>
<td class="s6 cl rt"> 68.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2464.html#inst_tag_210979" id="tag_urg_inst_210979">uued8215fdfd</a></td>
<td class="s6 cl rt"> 68.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_7d7f8095'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod733.html" >rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>144</td><td>134</td><td>93.06</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72934</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72939</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72944</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72949</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72954</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73098</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73114</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73119</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>73124</td><td>11</td><td>9</td><td>81.82</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73138</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73206</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73211</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73216</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>73229</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73239</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>73254</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73269</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73276</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73285</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>73314</td><td>10</td><td>7</td><td>70.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73327</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73337</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73346</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73359</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73372</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73378</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73385</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73391</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73399</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73410</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73424</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73438</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73452</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73466</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
72933                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72934      1/1          		if ( ! Sys_Clk_RstN )
72935      1/1          			WrLast1 &lt;= #1.0 ( 1'b0 );
72936      1/1          		else if ( HRdy )
72937      1/1          			WrLast1 &lt;= #1.0 ( PrvWrLast1 );
                        MISSING_ELSE
72938                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72939      1/1          		if ( ! Sys_Clk_RstN )
72940      1/1          			u_5d16 &lt;= #1.0 ( 1'b0 );
72941      1/1          		else if ( HRdy )
72942      1/1          			u_5d16 &lt;= #1.0 ( RdEnd &amp; Sm_RD );
                        MISSING_ELSE
72943                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72944      1/1          		if ( ! Sys_Clk_RstN )
72945      1/1          			WrWait &lt;= #1.0 ( 1'b0 );
72946      1/1          		else if ( HRdy )
72947      1/1          			WrWait &lt;= #1.0 ( Trans &amp; StWr );
                        MISSING_ELSE
72948                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72949      1/1          		if ( ! Sys_Clk_RstN )
72950      1/1          			ErrReg &lt;= #1.0 ( 1'b0 );
72951      1/1          		else if ( EnErrReg )
72952      1/1          			ErrReg &lt;= #1.0 ( ~ WrLast1 &amp; WrErr );
                        MISSING_ELSE
72953                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72954      1/1          		if ( ! Sys_Clk_RstN )
72955      1/1          			RdWait &lt;= #1.0 ( 1'b0 );
72956      1/1          		else if ( HRdy )
72957      1/1          			RdWait &lt;= #1.0 ( Trans_and_RD );
                        MISSING_ELSE
72958                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_123( .I( HRData1 ) , .O( HRData ) );
72959                   	rsnoc_z_H_R_U_F_U_0595cd05_A34 Rspf(
72960                   		.Count( )
72961                   	,	.Rx_Data( RxData )
72962                   	,	.RxRdy( RxRdy )
72963                   	,	.RxVld( RspVld )
72964                   	,	.Sys_Clk( Sys_Clk )
72965                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
72966                   	,	.Sys_Clk_En( Sys_Clk_En )
72967                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
72968                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
72969                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
72970                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
72971                   	,	.Sys_Pwr_Idle( )
72972                   	,	.Sys_Pwr_WakeUp( )
72973                   	,	.Tx_Data( TxData )
72974                   	,	.TxRdy( GenLcl2_Rsp_Rdy )
72975                   	,	.TxVld( GenLcl2_Rsp_Vld )
72976                   	);
72977                   	assign RspDone = GenLcl2_Rsp_Vld &amp; GenLcl2_Rsp_Rdy;
72978                   	assign COk = RspCnt == 2'b0 | RspCnt == 2'b01 &amp; ( RspDone | ~ RspCntInc );
72979                   	assign Sm_RDW = CurState == 3'b001;
72980                   	assign Sm_WRW = CurState == 3'b011;
72981                   	assign FirstNS = ReqVld &amp; COk;
72982                   	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
72983                   	assign u_c11d = RspDone ? 2'b10 : 2'b00;
72984                   	assign u_98d1 = Len1A [6:2];
72985                   	rsnoc_z_H_R_G_U_Q_U_ed8215fdfd uued8215fdfd(
72986                   		.GenLcl_Req_Addr( u_Req_Addr )
72987                   	,	.GenLcl_Req_Be( u_Req_Be )
72988                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
72989                   	,	.GenLcl_Req_Data( u_Req_Data )
72990                   	,	.GenLcl_Req_Last( u_Req_Last )
72991                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
72992                   	,	.GenLcl_Req_Lock( u_Req_Lock )
72993                   	,	.GenLcl_Req_Opc( u_Req_Opc )
72994                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
72995                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
72996                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
72997                   	,	.GenLcl_Req_User( u_Req_User )
72998                   	,	.GenLcl_Req_Vld( u_Req_Vld )
72999                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
73000                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
73001                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
73002                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
73003                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
73004                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
73005                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
73006                   	,	.GenPrt_Req_Be( Gen_Req_Be )
73007                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
73008                   	,	.GenPrt_Req_Data( Gen_Req_Data )
73009                   	,	.GenPrt_Req_Last( Gen_Req_Last )
73010                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
73011                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
73012                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
73013                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
73014                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
73015                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
73016                   	,	.GenPrt_Req_User( Gen_Req_User )
73017                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
73018                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
73019                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
73020                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
73021                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
73022                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
73023                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
73024                   	,	.Sys_Clk( Sys_Clk )
73025                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
73026                   	,	.Sys_Clk_En( Sys_Clk_En )
73027                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
73028                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
73029                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
73030                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
73031                   	,	.Sys_Pwr_Idle( u_35_Idle )
73032                   	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
73033                   	);
73034                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6(
73035                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
73036                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
73037                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
73038                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
73039                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
73040                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
73041                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
73042                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
73043                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
73044                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
73045                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
73046                   	,	.GenLcl_Req_User( GenLcl_Req_User )
73047                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
73048                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
73049                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
73050                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
73051                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
73052                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
73053                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
73054                   	,	.GenPrt_Req_Addr( u_Req_Addr )
73055                   	,	.GenPrt_Req_Be( u_Req_Be )
73056                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
73057                   	,	.GenPrt_Req_Data( u_Req_Data )
73058                   	,	.GenPrt_Req_Last( u_Req_Last )
73059                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
73060                   	,	.GenPrt_Req_Lock( u_Req_Lock )
73061                   	,	.GenPrt_Req_Opc( u_Req_Opc )
73062                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
73063                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
73064                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
73065                   	,	.GenPrt_Req_User( u_Req_User )
73066                   	,	.GenPrt_Req_Vld( u_Req_Vld )
73067                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
73068                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
73069                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
73070                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
73071                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
73072                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
73073                   	);
73074                   	assign CtlCe = First &amp; ReqVld &amp; ReqRdy;
73075                   	assign WrapEnd = Wrap2;
73076                   	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
73077                   	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
73078                   	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
73079                   	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
73080                   	assign Trans = HTrans [1];
73081                   	assign Req1Rdy = ReqRdy;
73082                   	assign GenLcl2_Req_Rdy = Req1Rdy;
73083                   	assign GenLcl2_Rsp_Data = TxData [31:0];
73084                   	assign GenLcl2_Rsp_Last = TxData [33];
73085                   	assign RspStatusSel = TxData [32];
73086                   	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
73087                   	rsnoc_z_T_C_S_C_L_R_S_M_2 usm( .I( GenLcl2_Req_Len1 [1:0] ) , .O( u_761f ) );
73088                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_2 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
73089                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73090      1/1          		if ( ! Sys_Clk_RstN )
73091      1/1          			RdCnt &lt;= #1.0 ( 5'b0 );
73092      1/1          		else if ( NewRd | Trans_and_RD &amp; HRdy )
73093      1/1          			RdCnt &lt;= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
                        MISSING_ELSE
73094                   	rsnoc_z_T_C_S_C_L_R_Mm_Dba6b2_O1 ummdba6b2(
73095                   		.Dflt( 1'b0 ) , .I_010( RdEnd &amp; Trans ) , .I_100( WrLast0 ) , .O( GoToIdle1 ) , .Sel( CurState )
73096                   	);
73097                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73098      1/1          		if ( ! Sys_Clk_RstN )
73099      1/1          			RspCnt &lt;= #1.0 ( 2'b0 );
73100      1/1          		else	RspCnt &lt;= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
73101                   	assign uu_18df_caseSel =
73102                   		{					Sm_WR &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ ReqVld
73103                   			,			Sm_WR &amp; ~ GoToIdle1 &amp; ( ~ Trans | HRdy ) &amp; ReqVld
73104                   			,		Sm_WR &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ ReqVld )
73105                   			,				Sm_RD &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ COk
73106                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? HRdy &amp; COk : RspDone )
73107                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ RspDone )
73108                   			,	( Sm_RDW | Sm_WRW )
73109                   			,	( Sm_IDLE | GoToIdle1 &amp; HRdy )
73110                   			,	GoToIdle1 &amp; ~ HRdy
73111                   		}
73112                   		;
73113                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73114      1/1          		if ( ! Sys_Clk_RstN )
73115      1/1          			First &lt;= #1.0 ( 1'b1 );
73116      1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
73117      1/1          			First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
73118                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73119      1/1          		if ( ! Sys_Clk_RstN )
73120      1/1          			Wrap2 &lt;= #1.0 ( 1'b0 );
73121      1/1          		else if ( CtlCe )
73122      1/1          			Wrap2 &lt;= #1.0 ( ~ Incr &amp; u_98d1 == 5'b00001 );
                        MISSING_ELSE
73123                   	always @( HTrans or u_527c or u_6bc1 or u_7ea9 or u_a507 or u_c11d or u_ee5d or uu_18df_caseSel ) begin
73124      1/1          		case ( uu_18df_caseSel )
73125      1/1          			9'b000000001 : u_18df = HTrans ;
73126      1/1          			9'b000000010 : u_18df = u_ee5d ;
73127      <font color = "red">0/1     ==>  			9'b000000100 : u_18df = u_c11d ;</font>
73128      1/1          			9'b000001000 : u_18df = HTrans ;
73129      1/1          			9'b000010000 : u_18df = u_6bc1 ;
73130      1/1          			9'b000100000 : u_18df = u_527c ;
73131      <font color = "red">0/1     ==>  			9'b001000000 : u_18df = HTrans ;</font>
73132      1/1          			9'b010000000 : u_18df = u_7ea9 ;
73133      1/1          			9'b100000000 : u_18df = u_a507 ;
73134      1/1          			default      : u_18df = 2'b00 ;
73135                   		endcase
73136                   	end
73137                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73138      1/1          		if ( ! Sys_Clk_RstN )
73139      1/1          			HTrans &lt;= #1.0 ( 2'b0 );
73140      1/1          		else	HTrans &lt;= #1.0 ( u_18df );
73141                   	rsnoc_z_T_C_S_C_L_R_Mm_D164b2_O1 ummd164b2(
73142                   		.Dflt( 1'b0 )
73143                   	,	.I_000( 1'b1 )
73144                   	,	.I_010( Trans &amp; HRdy &amp; RdEnd )
73145                   	,	.I_100( ~ Trans | HRdy )
73146                   	,	.O( ReqRdy )
73147                   	,	.Sel( CurState )
73148                   	);
73149                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6_116(
73150                   		.GenLcl_Req_Addr( GenLcl2_Req_Addr )
73151                   	,	.GenLcl_Req_Be( GenLcl2_Req_Be )
73152                   	,	.GenLcl_Req_BurstType( GenLcl2_Req_BurstType )
73153                   	,	.GenLcl_Req_Data( GenLcl2_Req_Data )
73154                   	,	.GenLcl_Req_Last( GenLcl2_Req_Last )
73155                   	,	.GenLcl_Req_Len1( GenLcl2_Req_Len1 )
73156                   	,	.GenLcl_Req_Lock( GenLcl2_Req_Lock )
73157                   	,	.GenLcl_Req_Opc( GenLcl2_Req_Opc )
73158                   	,	.GenLcl_Req_Rdy( GenLcl2_Req_Rdy )
73159                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl2_Req_SeqUnOrdered )
73160                   	,	.GenLcl_Req_SeqUnique( GenLcl2_Req_SeqUnique )
73161                   	,	.GenLcl_Req_User( GenLcl2_Req_User )
73162                   	,	.GenLcl_Req_Vld( GenLcl2_Req_Vld )
73163                   	,	.GenLcl_Rsp_Data( GenLcl2_Rsp_Data )
73164                   	,	.GenLcl_Rsp_Last( GenLcl2_Rsp_Last )
73165                   	,	.GenLcl_Rsp_Rdy( GenLcl2_Rsp_Rdy )
73166                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
73167                   	,	.GenLcl_Rsp_Status( GenLcl2_Rsp_Status )
73168                   	,	.GenLcl_Rsp_Vld( GenLcl2_Rsp_Vld )
73169                   	,	.GenPrt_Req_Addr( GenLcl_Req_Addr )
73170                   	,	.GenPrt_Req_Be( GenLcl_Req_Be )
73171                   	,	.GenPrt_Req_BurstType( GenLcl_Req_BurstType )
73172                   	,	.GenPrt_Req_Data( GenLcl_Req_Data )
73173                   	,	.GenPrt_Req_Last( GenLcl_Req_Last )
73174                   	,	.GenPrt_Req_Len1( GenLcl_Req_Len1 )
73175                   	,	.GenPrt_Req_Lock( GenLcl_Req_Lock )
73176                   	,	.GenPrt_Req_Opc( GenLcl_Req_Opc )
73177                   	,	.GenPrt_Req_Rdy( GenLcl_Req_Rdy )
73178                   	,	.GenPrt_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
73179                   	,	.GenPrt_Req_SeqUnique( GenLcl_Req_SeqUnique )
73180                   	,	.GenPrt_Req_User( GenLcl_Req_User )
73181                   	,	.GenPrt_Req_Vld( GenLcl_Req_Vld )
73182                   	,	.GenPrt_Rsp_Data( GenLcl_Rsp_Data )
73183                   	,	.GenPrt_Rsp_Last( GenLcl_Rsp_Last )
73184                   	,	.GenPrt_Rsp_Rdy( GenLcl_Rsp_Rdy )
73185                   	,	.GenPrt_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
73186                   	,	.GenPrt_Rsp_Status( GenLcl_Rsp_Status )
73187                   	,	.GenPrt_Rsp_Vld( GenLcl_Rsp_Vld )
73188                   	);
73189                   	assign Req1Vld = GenLcl2_Req_Vld;
73190                   	assign ReqVld = Req1Vld;
73191                   	assign NewData = ReqVld &amp; ReqRdy &amp; ( ~ First | FirstWrite );
73192                   	assign u_2293 = RspDone ? 3'b100 : 3'b011;
73193                   	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
73194                   	assign Sm_IDLE = CurState == 3'b000;
73195                   	assign GoToIdle = GoToIdle1 &amp; HRdy;
73196                   	assign u_52d8 = Sm_IDLE | GoToIdle;
73197                   	assign u_ac17 = Trans &amp; HRdy;
73198                   	assign u_e6c6 = Sm_IDLE | GoToIdle;
73199                   	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
73200                   	assign HAddr = { AddrHigh , AddrLow };
73201                   	assign HAddr1 = HAddr;
73202                   	assign HAddr2 = HAddr1;
73203                   	assign AhbA_0_HAddr = HAddr2;
73204                   	assign Ahb_0_haddr = AhbA_0_HAddr;
73205                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73206      1/1          		if ( ! Sys_Clk_RstN )
73207      1/1          			u_4ba3 &lt;= #1.0 ( 5'b0 );
73208      1/1          		else if ( CtlCe )
73209      1/1          			u_4ba3 &lt;= #1.0 ( Len1A [6:2] );
                        MISSING_ELSE
73210                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73211      1/1          		if ( ! Sys_Clk_RstN )
73212      1/1          			u_d040 &lt;= #1.0 ( 1'b0 );
73213      1/1          		else if ( CtlCe )
73214      1/1          			u_d040 &lt;= #1.0 ( Incr );
                        MISSING_ELSE
73215                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73216      1/1          		if ( ! Sys_Clk_RstN )
73217      1/1          			WrLast0 &lt;= #1.0 ( 1'b0 );
73218      1/1          		else if ( ReqRdy )
73219      1/1          			WrLast0 &lt;= #1.0 ( NewData &amp; GenLcl2_Req_Last );
                        MISSING_ELSE
73220                   	assign uFromWR_caseSel = { WrLast0 &amp; HRdy } ;
73221                   	assign uFromIdle_caseSel =
73222                   		{			ReqVld &amp; FirstWrite &amp; COk
73223                   			,		ReqVld &amp; FirstWrite &amp; ~ COk
73224                   			,		ReqVld &amp; ~ FirstWrite &amp; COk
73225                   			,		ReqVld &amp; ~ FirstWrite &amp; ~ COk
73226                   		}
73227                   		;
73228                   	always @( uFromIdle_caseSel ) begin
73229      1/1          		case ( uFromIdle_caseSel )
73230      <font color = "red">0/1     ==>  			4'b0001 : FromIdle = 3'b001 ;</font>
73231      1/1          			4'b0010 : FromIdle = 3'b010 ;
73232      <font color = "red">0/1     ==>  			4'b0100 : FromIdle = 3'b011 ;</font>
73233      1/1          			4'b1000 : FromIdle = 3'b100 ;
73234      1/1          			4'b0    : FromIdle = 3'b000 ;
73235      <font color = "red">0/1     ==>  			default : FromIdle = 3'b000 ;</font>
73236                   		endcase
73237                   	end
73238                   	always @( FromIdle or uFromWR_caseSel ) begin
73239      1/1          		case ( uFromWR_caseSel )
73240      1/1          			1'b1    : FromWR = FromIdle ;
73241      1/1          			1'b0    : FromWR = 3'b100 ;
73242      1/1          			default : FromWR = 3'b000 ;
73243                   		endcase
73244                   	end
73245                   	assign uu_9fad_caseSel = { RdEnd &amp; Trans &amp; HRdy } ;
73246                   	always @( FromIdle or uu_9fad_caseSel ) begin
73247      1/1          		case ( uu_9fad_caseSel )
73248      1/1          			1'b1    : u_9fad = FromIdle ;
73249      1/1          			1'b0    : u_9fad = 3'b010 ;
73250      1/1          			default : u_9fad = 3'b000 ;
73251                   		endcase
73252                   	end
73253                   	always @( CurState  or FromIdle  or FromWR  or u_2293  or u_6b1e  or u_9fad ) begin
73254      1/1          		case ( CurState )
73255      1/1          			3'b100  : NextState = FromWR ;
73256      <font color = "red">0/1     ==>  			3'b011  : NextState = u_2293 ;</font>
73257      1/1          			3'b010  : NextState = u_9fad ;
73258      <font color = "red">0/1     ==>  			3'b001  : NextState = u_6b1e ;</font>
73259      1/1          			3'b0    : NextState = FromIdle ;
73260      1/1          			default : NextState = 3'b000 ;
73261                   		endcase
73262                   	end
73263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73264      1/1          		if ( ! Sys_Clk_RstN )
73265      1/1          			CurState &lt;= #1.0 ( 3'b000 );
73266      1/1          		else	CurState &lt;= #1.0 ( NextState );
73267                   	assign uu_cc5c_caseSel = { ( Sm_RD | Sm_WR ) } ;
73268                   	always @( u_ac17 or uu_cc5c_caseSel ) begin
73269      1/1          		case ( uu_cc5c_caseSel )
73270      1/1          			1'b1    : u_cc5c = u_ac17 ;
73271      1/1          			1'b0    : u_cc5c = 1'b0 ;
73272      1/1          			default : u_cc5c = 1'b0 ;
73273                   		endcase
73274                   	end
73275                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73276      1/1          		if ( ! Sys_Clk_RstN )
73277      1/1          			AddrHigh &lt;= #1.0 ( 30'b0 );
73278      1/1          		else if ( AddrHighCe )
73279      1/1          			AddrHigh &lt;=
                        MISSING_ELSE
73280                   				#1.0
73281                   				(		( u_52d8 ? AddrA [31:2] : ~ LenMask &amp; AddrHigh | LenMask &amp; AddrHigh + 30'b000000000000000000000000000001 )
73282                   					&amp;	~ { 30 { 1'b0 }  }
73283                   				);
73284                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73285      1/1          		if ( ! Sys_Clk_RstN )
73286      1/1          			AddrLow &lt;= #1.0 ( 2'b0 );
73287      1/1          		else if ( CtlCe )
73288      1/1          			AddrLow &lt;= #1.0 ( AddrA [1:0] &amp; ~ { 2 { 1'b0 }  } );
                        MISSING_ELSE
73289                   	assign u_5e3 = Len1A [6:2];
73290                   	assign u_2191 = Len1A [6:2];
73291                   	assign u_93ba = Len1A [6:2];
73292                   	assign u_be34 = Len1A [6:2];
73293                   	assign u_2723 = Len1A [6:2];
73294                   	assign u_cf7e = Len1A [6:2];
73295                   	assign u_c644 = Len1A [6:2];
73296                   	assign u_bd0a = Len1A [6:2];
73297                   	assign FirstBurstSel = ( Sm_IDLE | GoToIdle );
73298                   	assign HBurstCe = ReqVld &amp; ( Sm_IDLE | GoToIdle );
73299                   	assign HBurst1 = HBurst;
73300                   	assign HBurst2 = HBurst1;
73301                   	assign AhbA_0_HBurst = HBurst2;
73302                   	assign Ahb_0_hburst = AhbA_0_HBurst;
73303                   	assign uFirstBurst_caseSel =
73304                   		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
73305                   			,		~ Incr &amp; u_93ba == 5'b01111
73306                   			,		~ Incr &amp; u_be34 == 5'b00111
73307                   			,		~ Incr &amp; u_2723 == 5'b00011
73308                   			,	Incr &amp; u_cf7e == 5'b01111
73309                   			,	Incr &amp; u_c644 == 5'b00111
73310                   			,	Incr &amp; u_bd0a == 5'b00011
73311                   		}
73312                   		;
73313                   	always @( uFirstBurst_caseSel ) begin
73314      1/1          		case ( uFirstBurst_caseSel )
73315      1/1          			7'b0000001 : FirstBurst = 3'b011 ;
73316      1/1          			7'b0000010 : FirstBurst = 3'b101 ;
73317      1/1          			7'b0000100 : FirstBurst = 3'b111 ;
73318      <font color = "red">0/1     ==>  			7'b0001000 : FirstBurst = 3'b010 ;</font>
73319      <font color = "red">0/1     ==>  			7'b0010000 : FirstBurst = 3'b100 ;</font>
73320      <font color = "red">0/1     ==>  			7'b0100000 : FirstBurst = 3'b110 ;</font>
73321      1/1          			7'b1000000 : FirstBurst = 3'b000 ;
73322      1/1          			7'b0       : FirstBurst = 3'b001 ;
73323      1/1          			default    : FirstBurst = 3'b000 ;
73324                   		endcase
73325                   	end
73326                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73327      1/1          		if ( ! Sys_Clk_RstN )
73328      1/1          			HBurst &lt;= #1.0 ( 3'b0 );
73329      1/1          		else if ( HBurstCe )
73330      1/1          			HBurst &lt;= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
73331                   	assign Ahb_0_hmastlock = 1'b0;
73332                   	assign Prot = { GenLcl2_Req_User [1] , GenLcl2_Req_User [0] , GenLcl2_Req_User [4] , GenLcl2_Req_User [6] } ^ 4'b0001;
73333                   	assign HProt = Prot1;
73334                   	assign AhbA_0_HProt = HProt;
73335                   	assign Ahb_0_hprot = AhbA_0_HProt;
73336                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73337      1/1          		if ( ! Sys_Clk_RstN )
73338      1/1          			Prot1 &lt;= #1.0 ( 4'b0 );
73339      1/1          		else if ( CtlCe )
73340      1/1          			Prot1 &lt;= #1.0 ( Prot &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
73341                   	assign HSel2 = HSel;
73342                   	assign AhbA_0_HSel = HSel2;
73343                   	assign Ahb_0_hsel = AhbA_0_HSel;
73344                   	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud( .O( ReqFlowIdDec ) );
73345                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73346      1/1          		if ( ! Sys_Clk_RstN )
73347      1/1          			HSel &lt;= #1.0 ( 1'b0 );
73348      1/1          		else if ( CtlCe | GoToIdle )
73349      1/1          			HSel &lt;= #1.0 ( ~ { 1 { ( GoToIdle &amp; ~ ReqVld ) }  } &amp; ReqFlowIdDec );
                        MISSING_ELSE
73350                   	assign BeSize = { 3 { 1'b1 }  } &amp; 3'b010 | { 3 { 1'b0 }  } &amp; 3'b001;
73351                   	assign FirstSize = { 1'b0 , u_dade };
73352                   	assign HSize1 = HSize;
73353                   	assign HSize2 = HSize1;
73354                   	assign AhbA_0_HSize = HSize2;
73355                   	assign Ahb_0_hsize = AhbA_0_HSize;
73356                   	rsnoc_z_T_C_S_C_L_R_S_M_3 usm742( .I( { Len1A [1:0] , 1'b1 } ) , .O( u_8fbf ) );
73357                   	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_8fbf ) , .O( u_dade ) );
73358                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73359      1/1          		if ( ! Sys_Clk_RstN )
73360      1/1          			HSize &lt;= #1.0 ( 3'b0 );
73361      1/1          		else if ( HBurstCe | NewData )
73362      1/1          			HSize &lt;= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
73363                   	assign HTrans1 = HTrans;
73364                   	assign HTrans2 = HTrans1;
73365                   	assign AhbA_0_HTrans = HTrans2;
73366                   	assign Ahb_0_htrans = AhbA_0_HTrans;
73367                   	assign WD0Ce = NewData;
73368                   	assign WD1Ce = StWr &amp; HRdy;
73369                   	assign AhbA_0_HWBe = HWBe;
73370                   	assign Ahb_0_hwbe = AhbA_0_HWBe;
73371                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73372      1/1          		if ( ! Sys_Clk_RstN )
73373      1/1          			ReqBe &lt;= #1.0 ( 4'b0 );
73374      1/1          		else if ( WD0Ce )
73375      1/1          			ReqBe &lt;= #1.0 ( GenLcl2_Req_Be );
                        MISSING_ELSE
73376                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( ReqBe ) , .O( WBe ) );
73377                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73378      1/1          		if ( ! Sys_Clk_RstN )
73379      1/1          			HWBe &lt;= #1.0 ( 4'b0 );
73380      1/1          		else if ( WD1Ce )
73381      1/1          			HWBe &lt;= #1.0 ( WBe &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
73382                   	assign AhbA_0_HWData = HWData;
73383                   	assign Ahb_0_hwdata = AhbA_0_HWData;
73384                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73385      1/1          		if ( ! Sys_Clk_RstN )
73386      1/1          			ReqData &lt;= #1.0 ( 32'b0 );
73387      1/1          		else if ( WD0Ce )
73388      1/1          			ReqData &lt;= #1.0 ( GenLcl2_Req_Data );
                        MISSING_ELSE
73389                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( ReqData ) , .O( WData ) );
73390                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73391      1/1          		if ( ! Sys_Clk_RstN )
73392      1/1          			HWData &lt;= #1.0 ( 32'b0 );
73393      1/1          		else if ( WD1Ce )
73394      1/1          			HWData &lt;= #1.0 ( WData &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
73395                   	assign HWrite = FirstWrite1;
73396                   	assign AhbA_0_HWrite = HWrite;
73397                   	assign Ahb_0_hwrite = AhbA_0_HWrite;
73398                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73399      1/1          		if ( ! Sys_Clk_RstN )
73400      1/1          			FirstWrite1 &lt;= #1.0 ( 1'b0 );
73401      1/1          		else if ( CtlCe )
73402      1/1          			FirstWrite1 &lt;= #1.0 ( FirstWrite );
                        MISSING_ELSE
73403                   	assign NiuEmpty = 1'b1;
73404                   	assign Sys_Pwr_Idle = Sm_IDLE &amp; RspCnt == 2'b0;
73405                   	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
73406                   	assign WakeUp_Gen = GenLcl_Req_Vld;
73407                   	// synopsys translate_off
73408                   	// synthesis translate_off
73409                   	always @( posedge Sys_Clk )
73410      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73411      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspVld &amp; ~ RxRdy ) !== 1'b0 ) begin
73412      <font color = "grey">unreachable  </font>				dontStop = 0;
73413      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73414      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73415      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Resp FIFO overflow.&quot; );
73416      <font color = "grey">unreachable  </font>					$stop;
73417                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73418                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73419                   	// synthesis translate_on
73420                   	// synopsys translate_on
73421                   	// synopsys translate_off
73422                   	// synthesis translate_off
73423                   	always @( posedge Sys_Clk )
73424      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73425      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrLast1 &amp; ~ WrWait &amp; HRdy ) !== 1'b0 ) begin
73426      <font color = "grey">unreachable  </font>				dontStop = 0;
73427      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73428      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73429      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[AHB G2S][COVERAGE] iIf useStrb, (WrLast1 and not WrWait and HRdy) should never be true.&quot; );
73430      <font color = "grey">unreachable  </font>					$stop;
73431                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73432                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73433                   	// synthesis translate_on
73434                   	// synopsys translate_on
73435                   	// synopsys translate_off
73436                   	// synthesis translate_off
73437                   	always @( posedge Sys_Clk )
73438      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73439      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b10 &amp; RspCntInc &amp; ~ RspDone ) !== 1'b0 ) begin
73440      <font color = "grey">unreachable  </font>				dontStop = 0;
73441      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73442      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73443      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt overflow.&quot; );
73444      <font color = "grey">unreachable  </font>					$stop;
73445                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73446                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73447                   	// synthesis translate_on
73448                   	// synopsys translate_on
73449                   	// synopsys translate_off
73450                   	// synthesis translate_off
73451                   	always @( posedge Sys_Clk )
73452      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73453      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; ~ RspCntInc &amp; RspDone ) !== 1'b0 ) begin
73454      <font color = "grey">unreachable  </font>				dontStop = 0;
73455      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73456      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73457      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt underflow.&quot; );
73458      <font color = "grey">unreachable  </font>					$stop;
73459                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73460                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73461                   	// synthesis translate_on
73462                   	// synopsys translate_on
73463                   	// synopsys translate_off
73464                   	// synthesis translate_off
73465                   	always @( posedge Sys_Clk )
73466      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73467      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; RspCntInc &amp; RspDone ) !== 1'b0 ) begin
73468      <font color = "grey">unreachable  </font>				dontStop = 0;
73469      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73470      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73471      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;no response in 0 cycle&quot; );
73472      <font color = "grey">unreachable  </font>					$stop;
73473                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73474                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod733.html" >rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>26</td><td>20</td><td>76.92</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>26</td><td>20</td><td>76.92</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72907
 EXPRESSION (NoChange ? ({1'b0, GenLcl2_Req_Len1}) : Len1Round)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72982
 EXPRESSION (FirstNS ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72983
 EXPRESSION (RspDone ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73076
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73077
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73078
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73079
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73086
 EXPRESSION (RspStatusSel ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73093
 EXPRESSION (NewRd ? Len1A[6:2] : ((RdCnt - 5'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73192
 EXPRESSION (RspDone ? 3'b100 : 3'b011)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73193
 EXPRESSION (RspDone ? 3'b010 : 3'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73199
 EXPRESSION (u_e6c6 ? ReqVld : u_cc5c)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73303
 SUB-EXPRESSION (Incr ? (u_2191 == 5'b0) : (u_5e3 == 5'b1))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod733.html" >rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">43</td>
<td class="rt">28</td>
<td class="rt">65.12 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">516</td>
<td class="rt">448</td>
<td class="rt">86.82 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">227</td>
<td class="rt">87.98 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">221</td>
<td class="rt">85.66 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">43</td>
<td class="rt">28</td>
<td class="rt">65.12 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">516</td>
<td class="rt">448</td>
<td class="rt">86.82 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">227</td>
<td class="rt">87.98 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">221</td>
<td class="rt">85.66 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Ahb_0_haddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[23:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[31:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hmastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hprot[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hresp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hsel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_htrans[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwbe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[23:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod733.html" >rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: CurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s2">
<td>Transitions</td>
<td class="rt">20</td>
<td class="rt">4</td>
<td class="rt">20.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: CurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">73265</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1</td>
<td class="rt">73230</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2</td>
<td class="rt">73231</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3</td>
<td class="rt">73232</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h4</td>
<td class="rt">73233</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>'h0->'h1</td>
<td class="rt">73230</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h0->'h2</td>
<td class="rt">73231</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h3</td>
<td class="rt">73232</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h0->'h4</td>
<td class="rt">73233</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h0</td>
<td class="rt">73265</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h2</td>
<td class="rt">73231</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h3</td>
<td class="rt">73232</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h4</td>
<td class="rt">73233</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2->'h0</td>
<td class="rt">73265</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h1</td>
<td class="rt">73230</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h3</td>
<td class="rt">73232</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h4</td>
<td class="rt">73233</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h0</td>
<td class="rt">73265</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h1</td>
<td class="rt">73230</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h2</td>
<td class="rt">73231</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h4</td>
<td class="rt">73233</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h4->'h0</td>
<td class="rt">73265</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h1</td>
<td class="rt">73230</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h2</td>
<td class="rt">73231</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h3</td>
<td class="rt">73232</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod733.html" >rsnoc_z_H_R_N_A_G2_U_U_7d7f8095</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">137</td>
<td class="rt">121</td>
<td class="rt">88.32 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72907</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72982</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72983</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73076</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73077</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73078</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73079</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73086</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">73192</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">73193</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">73199</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73303</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72934</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72939</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72944</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72949</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72954</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73090</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73098</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73114</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73119</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">73124</td>
<td class="rt">10</td>
<td class="rt">8</td>
<td class="rt">80.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73138</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73206</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73211</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73216</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">73229</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">73239</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">73247</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">73254</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">73269</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73276</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73285</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">73314</td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73327</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73337</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73346</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73359</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73372</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73378</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73385</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73391</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73399</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72907      	assign Len1A = NoChange ? { 1'b0 , GenLcl2_Req_Len1 } : Len1Round;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72982      	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72983      	assign u_c11d = RspDone ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73076      	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73077      	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73078      	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73079      	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73086      	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
           	                                         <font color = "red">-1-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73192      	assign u_2293 = RspDone ? 3'b100 : 3'b011;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73193      	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73199      	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73303      	assign uFirstBurst_caseSel =
           	                            
73304      		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
           		 		       <font color = "red">-1-</font>  
           		 		       <font color = "green">==></font>  
           		 		       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72934      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72935      			WrLast1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72936      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
72937      			WrLast1 <= #1.0 ( PrvWrLast1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72939      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72940      			u_5d16 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72941      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
72942      			u_5d16 <= #1.0 ( RdEnd & Sm_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72944      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72945      			WrWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72946      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
72947      			WrWait <= #1.0 ( Trans & StWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72949      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72950      			ErrReg <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72951      		else if ( EnErrReg )
           		     <font color = "green">-2-</font>  
72952      			ErrReg <= #1.0 ( ~ WrLast1 & WrErr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72954      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72955      			RdWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72956      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
72957      			RdWait <= #1.0 ( Trans_and_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73090      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73091      			RdCnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
73092      		else if ( NewRd | Trans_and_RD & HRdy )
           		     <font color = "green">-2-</font>  
73093      			RdCnt <= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73098      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73099      			RspCnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
73100      		else	RspCnt <= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73114      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73115      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
73116      		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
73117      			First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73119      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73120      			Wrap2 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73121      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73122      			Wrap2 <= #1.0 ( ~ Incr & u_98d1 == 5'b00001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73124      		case ( uu_18df_caseSel )
           		<font color = "red">-1-</font>               
73125      			9'b000000001 : u_18df = HTrans ;
           <font color = "green">			==></font>
73126      			9'b000000010 : u_18df = u_ee5d ;
           <font color = "green">			==></font>
73127      			9'b000000100 : u_18df = u_c11d ;
           <font color = "red">			==></font>
73128      			9'b000001000 : u_18df = HTrans ;
           <font color = "green">			==></font>
73129      			9'b000010000 : u_18df = u_6bc1 ;
           <font color = "green">			==></font>
73130      			9'b000100000 : u_18df = u_527c ;
           <font color = "green">			==></font>
73131      			9'b001000000 : u_18df = HTrans ;
           <font color = "red">			==></font>
73132      			9'b010000000 : u_18df = u_7ea9 ;
           <font color = "green">			==></font>
73133      			9'b100000000 : u_18df = u_a507 ;
           <font color = "green">			==></font>
73134      			default      : u_18df = 2'b00 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>9'b000000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000000100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000001000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000010000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000100000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b001000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b010000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b100000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73138      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73139      			HTrans <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
73140      		else	HTrans <= #1.0 ( u_18df );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73206      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73207      			u_4ba3 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
73208      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73209      			u_4ba3 <= #1.0 ( Len1A [6:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73211      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73212      			u_d040 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73213      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73214      			u_d040 <= #1.0 ( Incr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73216      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73217      			WrLast0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73218      		else if ( ReqRdy )
           		     <font color = "green">-2-</font>  
73219      			WrLast0 <= #1.0 ( NewData & GenLcl2_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73229      		case ( uFromIdle_caseSel )
           		<font color = "red">-1-</font>                 
73230      			4'b0001 : FromIdle = 3'b001 ;
           <font color = "red">			==></font>
73231      			4'b0010 : FromIdle = 3'b010 ;
           <font color = "green">			==></font>
73232      			4'b0100 : FromIdle = 3'b011 ;
           <font color = "red">			==></font>
73233      			4'b1000 : FromIdle = 3'b100 ;
           <font color = "green">			==></font>
73234      			4'b0    : FromIdle = 3'b000 ;
           <font color = "green">			==></font>
73235      			default : FromIdle = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73239      		case ( uFromWR_caseSel )
           		<font color = "green">-1-</font>               
73240      			1'b1    : FromWR = FromIdle ;
           <font color = "green">			==></font>
73241      			1'b0    : FromWR = 3'b100 ;
           <font color = "green">			==></font>
73242      			default : FromWR = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73247      		case ( uu_9fad_caseSel )
           		<font color = "green">-1-</font>               
73248      			1'b1    : u_9fad = FromIdle ;
           <font color = "green">			==></font>
73249      			1'b0    : u_9fad = 3'b010 ;
           <font color = "green">			==></font>
73250      			default : u_9fad = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73254      		case ( CurState )
           		<font color = "red">-1-</font>  
73255      			3'b100  : NextState = FromWR ;
           <font color = "green">			==></font>
73256      			3'b011  : NextState = u_2293 ;
           <font color = "red">			==></font>
73257      			3'b010  : NextState = u_9fad ;
           <font color = "green">			==></font>
73258      			3'b001  : NextState = u_6b1e ;
           <font color = "red">			==></font>
73259      			3'b0    : NextState = FromIdle ;
           <font color = "green">			==></font>
73260      			default : NextState = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73264      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73265      			CurState <= #1.0 ( 3'b000 );
           <font color = "green">			==></font>
73266      		else	CurState <= #1.0 ( NextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73269      		case ( uu_cc5c_caseSel )
           		<font color = "green">-1-</font>               
73270      			1'b1    : u_cc5c = u_ac17 ;
           <font color = "green">			==></font>
73271      			1'b0    : u_cc5c = 1'b0 ;
           <font color = "green">			==></font>
73272      			default : u_cc5c = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73276      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73277      			AddrHigh <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
73278      		else if ( AddrHighCe )
           		     <font color = "green">-2-</font>  
73279      			AddrHigh <=
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73285      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73286      			AddrLow <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
73287      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73288      			AddrLow <= #1.0 ( AddrA [1:0] & ~ { 2 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73314      		case ( uFirstBurst_caseSel )
           		<font color = "red">-1-</font>                   
73315      			7'b0000001 : FirstBurst = 3'b011 ;
           <font color = "green">			==></font>
73316      			7'b0000010 : FirstBurst = 3'b101 ;
           <font color = "green">			==></font>
73317      			7'b0000100 : FirstBurst = 3'b111 ;
           <font color = "green">			==></font>
73318      			7'b0001000 : FirstBurst = 3'b010 ;
           <font color = "red">			==></font>
73319      			7'b0010000 : FirstBurst = 3'b100 ;
           <font color = "red">			==></font>
73320      			7'b0100000 : FirstBurst = 3'b110 ;
           <font color = "red">			==></font>
73321      			7'b1000000 : FirstBurst = 3'b000 ;
           <font color = "green">			==></font>
73322      			7'b0       : FirstBurst = 3'b001 ;
           <font color = "green">			==></font>
73323      			default    : FirstBurst = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>7'b0000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73327      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73328      			HBurst <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
73329      		else if ( HBurstCe )
           		     <font color = "green">-2-</font>  
73330      			HBurst <= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73337      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73338      			Prot1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73339      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73340      			Prot1 <= #1.0 ( Prot & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73346      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73347      			HSel <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73348      		else if ( CtlCe | GoToIdle )
           		     <font color = "green">-2-</font>  
73349      			HSel <= #1.0 ( ~ { 1 { ( GoToIdle & ~ ReqVld ) }  } & ReqFlowIdDec );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73359      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73360      			HSize <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
73361      		else if ( HBurstCe | NewData )
           		     <font color = "green">-2-</font>  
73362      			HSize <= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73372      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73373      			ReqBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73374      		else if ( WD0Ce )
           		     <font color = "green">-2-</font>  
73375      			ReqBe <= #1.0 ( GenLcl2_Req_Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73378      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73379      			HWBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73380      		else if ( WD1Ce )
           		     <font color = "green">-2-</font>  
73381      			HWBe <= #1.0 ( WBe & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73385      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73386      			ReqData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
73387      		else if ( WD0Ce )
           		     <font color = "green">-2-</font>  
73388      			ReqData <= #1.0 ( GenLcl2_Req_Data );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73391      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73392      			HWData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
73393      		else if ( WD1Ce )
           		     <font color = "green">-2-</font>  
73394      			HWData <= #1.0 ( WData & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73399      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73400      			FirstWrite1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73401      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73402      			FirstWrite1 <= #1.0 ( FirstWrite );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_37475'>
<a name="inst_tag_37475_Line"></a>
<b>Line Coverage for Instance : <a href="mod733.html#inst_tag_37475" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>144</td><td>125</td><td>86.81</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72934</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72939</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72944</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72949</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72954</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73098</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73114</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73119</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>73124</td><td>11</td><td>5</td><td>45.45</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73138</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73206</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73211</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73216</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>73229</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>73239</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>73247</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>73254</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73269</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73276</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73285</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>73314</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73327</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73337</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73346</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73359</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73372</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73378</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73385</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73391</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73399</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73410</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73424</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73438</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73452</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73466</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
72933                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72934      1/1          		if ( ! Sys_Clk_RstN )
72935      1/1          			WrLast1 &lt;= #1.0 ( 1'b0 );
72936      1/1          		else if ( HRdy )
72937      1/1          			WrLast1 &lt;= #1.0 ( PrvWrLast1 );
                        MISSING_ELSE
72938                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72939      1/1          		if ( ! Sys_Clk_RstN )
72940      1/1          			u_5d16 &lt;= #1.0 ( 1'b0 );
72941      1/1          		else if ( HRdy )
72942      1/1          			u_5d16 &lt;= #1.0 ( RdEnd &amp; Sm_RD );
                        MISSING_ELSE
72943                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72944      1/1          		if ( ! Sys_Clk_RstN )
72945      1/1          			WrWait &lt;= #1.0 ( 1'b0 );
72946      1/1          		else if ( HRdy )
72947      1/1          			WrWait &lt;= #1.0 ( Trans &amp; StWr );
                        MISSING_ELSE
72948                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72949      1/1          		if ( ! Sys_Clk_RstN )
72950      1/1          			ErrReg &lt;= #1.0 ( 1'b0 );
72951      1/1          		else if ( EnErrReg )
72952      1/1          			ErrReg &lt;= #1.0 ( ~ WrLast1 &amp; WrErr );
                        MISSING_ELSE
72953                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72954      1/1          		if ( ! Sys_Clk_RstN )
72955      1/1          			RdWait &lt;= #1.0 ( 1'b0 );
72956      1/1          		else if ( HRdy )
72957      1/1          			RdWait &lt;= #1.0 ( Trans_and_RD );
                        MISSING_ELSE
72958                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_123( .I( HRData1 ) , .O( HRData ) );
72959                   	rsnoc_z_H_R_U_F_U_0595cd05_A34 Rspf(
72960                   		.Count( )
72961                   	,	.Rx_Data( RxData )
72962                   	,	.RxRdy( RxRdy )
72963                   	,	.RxVld( RspVld )
72964                   	,	.Sys_Clk( Sys_Clk )
72965                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
72966                   	,	.Sys_Clk_En( Sys_Clk_En )
72967                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
72968                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
72969                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
72970                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
72971                   	,	.Sys_Pwr_Idle( )
72972                   	,	.Sys_Pwr_WakeUp( )
72973                   	,	.Tx_Data( TxData )
72974                   	,	.TxRdy( GenLcl2_Rsp_Rdy )
72975                   	,	.TxVld( GenLcl2_Rsp_Vld )
72976                   	);
72977                   	assign RspDone = GenLcl2_Rsp_Vld &amp; GenLcl2_Rsp_Rdy;
72978                   	assign COk = RspCnt == 2'b0 | RspCnt == 2'b01 &amp; ( RspDone | ~ RspCntInc );
72979                   	assign Sm_RDW = CurState == 3'b001;
72980                   	assign Sm_WRW = CurState == 3'b011;
72981                   	assign FirstNS = ReqVld &amp; COk;
72982                   	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
72983                   	assign u_c11d = RspDone ? 2'b10 : 2'b00;
72984                   	assign u_98d1 = Len1A [6:2];
72985                   	rsnoc_z_H_R_G_U_Q_U_ed8215fdfd uued8215fdfd(
72986                   		.GenLcl_Req_Addr( u_Req_Addr )
72987                   	,	.GenLcl_Req_Be( u_Req_Be )
72988                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
72989                   	,	.GenLcl_Req_Data( u_Req_Data )
72990                   	,	.GenLcl_Req_Last( u_Req_Last )
72991                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
72992                   	,	.GenLcl_Req_Lock( u_Req_Lock )
72993                   	,	.GenLcl_Req_Opc( u_Req_Opc )
72994                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
72995                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
72996                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
72997                   	,	.GenLcl_Req_User( u_Req_User )
72998                   	,	.GenLcl_Req_Vld( u_Req_Vld )
72999                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
73000                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
73001                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
73002                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
73003                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
73004                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
73005                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
73006                   	,	.GenPrt_Req_Be( Gen_Req_Be )
73007                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
73008                   	,	.GenPrt_Req_Data( Gen_Req_Data )
73009                   	,	.GenPrt_Req_Last( Gen_Req_Last )
73010                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
73011                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
73012                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
73013                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
73014                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
73015                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
73016                   	,	.GenPrt_Req_User( Gen_Req_User )
73017                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
73018                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
73019                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
73020                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
73021                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
73022                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
73023                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
73024                   	,	.Sys_Clk( Sys_Clk )
73025                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
73026                   	,	.Sys_Clk_En( Sys_Clk_En )
73027                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
73028                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
73029                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
73030                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
73031                   	,	.Sys_Pwr_Idle( u_35_Idle )
73032                   	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
73033                   	);
73034                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6(
73035                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
73036                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
73037                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
73038                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
73039                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
73040                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
73041                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
73042                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
73043                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
73044                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
73045                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
73046                   	,	.GenLcl_Req_User( GenLcl_Req_User )
73047                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
73048                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
73049                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
73050                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
73051                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
73052                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
73053                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
73054                   	,	.GenPrt_Req_Addr( u_Req_Addr )
73055                   	,	.GenPrt_Req_Be( u_Req_Be )
73056                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
73057                   	,	.GenPrt_Req_Data( u_Req_Data )
73058                   	,	.GenPrt_Req_Last( u_Req_Last )
73059                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
73060                   	,	.GenPrt_Req_Lock( u_Req_Lock )
73061                   	,	.GenPrt_Req_Opc( u_Req_Opc )
73062                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
73063                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
73064                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
73065                   	,	.GenPrt_Req_User( u_Req_User )
73066                   	,	.GenPrt_Req_Vld( u_Req_Vld )
73067                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
73068                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
73069                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
73070                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
73071                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
73072                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
73073                   	);
73074                   	assign CtlCe = First &amp; ReqVld &amp; ReqRdy;
73075                   	assign WrapEnd = Wrap2;
73076                   	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
73077                   	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
73078                   	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
73079                   	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
73080                   	assign Trans = HTrans [1];
73081                   	assign Req1Rdy = ReqRdy;
73082                   	assign GenLcl2_Req_Rdy = Req1Rdy;
73083                   	assign GenLcl2_Rsp_Data = TxData [31:0];
73084                   	assign GenLcl2_Rsp_Last = TxData [33];
73085                   	assign RspStatusSel = TxData [32];
73086                   	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
73087                   	rsnoc_z_T_C_S_C_L_R_S_M_2 usm( .I( GenLcl2_Req_Len1 [1:0] ) , .O( u_761f ) );
73088                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_2 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
73089                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73090      1/1          		if ( ! Sys_Clk_RstN )
73091      1/1          			RdCnt &lt;= #1.0 ( 5'b0 );
73092      1/1          		else if ( NewRd | Trans_and_RD &amp; HRdy )
73093      1/1          			RdCnt &lt;= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
                        MISSING_ELSE
73094                   	rsnoc_z_T_C_S_C_L_R_Mm_Dba6b2_O1 ummdba6b2(
73095                   		.Dflt( 1'b0 ) , .I_010( RdEnd &amp; Trans ) , .I_100( WrLast0 ) , .O( GoToIdle1 ) , .Sel( CurState )
73096                   	);
73097                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73098      1/1          		if ( ! Sys_Clk_RstN )
73099      1/1          			RspCnt &lt;= #1.0 ( 2'b0 );
73100      1/1          		else	RspCnt &lt;= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
73101                   	assign uu_18df_caseSel =
73102                   		{					Sm_WR &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ ReqVld
73103                   			,			Sm_WR &amp; ~ GoToIdle1 &amp; ( ~ Trans | HRdy ) &amp; ReqVld
73104                   			,		Sm_WR &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ ReqVld )
73105                   			,				Sm_RD &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ COk
73106                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? HRdy &amp; COk : RspDone )
73107                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ RspDone )
73108                   			,	( Sm_RDW | Sm_WRW )
73109                   			,	( Sm_IDLE | GoToIdle1 &amp; HRdy )
73110                   			,	GoToIdle1 &amp; ~ HRdy
73111                   		}
73112                   		;
73113                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73114      1/1          		if ( ! Sys_Clk_RstN )
73115      1/1          			First &lt;= #1.0 ( 1'b1 );
73116      1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
73117      1/1          			First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
73118                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73119      1/1          		if ( ! Sys_Clk_RstN )
73120      1/1          			Wrap2 &lt;= #1.0 ( 1'b0 );
73121      1/1          		else if ( CtlCe )
73122      1/1          			Wrap2 &lt;= #1.0 ( ~ Incr &amp; u_98d1 == 5'b00001 );
                        MISSING_ELSE
73123                   	always @( HTrans or u_527c or u_6bc1 or u_7ea9 or u_a507 or u_c11d or u_ee5d or uu_18df_caseSel ) begin
73124      1/1          		case ( uu_18df_caseSel )
73125      <font color = "red">0/1     ==>  			9'b000000001 : u_18df = HTrans ;</font>
73126      1/1          			9'b000000010 : u_18df = u_ee5d ;
73127      <font color = "red">0/1     ==>  			9'b000000100 : u_18df = u_c11d ;</font>
73128      <font color = "red">0/1     ==>  			9'b000001000 : u_18df = HTrans ;</font>
73129      <font color = "red">0/1     ==>  			9'b000010000 : u_18df = u_6bc1 ;</font>
73130      <font color = "red">0/1     ==>  			9'b000100000 : u_18df = u_527c ;</font>
73131      <font color = "red">0/1     ==>  			9'b001000000 : u_18df = HTrans ;</font>
73132      1/1          			9'b010000000 : u_18df = u_7ea9 ;
73133      1/1          			9'b100000000 : u_18df = u_a507 ;
73134      1/1          			default      : u_18df = 2'b00 ;
73135                   		endcase
73136                   	end
73137                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73138      1/1          		if ( ! Sys_Clk_RstN )
73139      1/1          			HTrans &lt;= #1.0 ( 2'b0 );
73140      1/1          		else	HTrans &lt;= #1.0 ( u_18df );
73141                   	rsnoc_z_T_C_S_C_L_R_Mm_D164b2_O1 ummd164b2(
73142                   		.Dflt( 1'b0 )
73143                   	,	.I_000( 1'b1 )
73144                   	,	.I_010( Trans &amp; HRdy &amp; RdEnd )
73145                   	,	.I_100( ~ Trans | HRdy )
73146                   	,	.O( ReqRdy )
73147                   	,	.Sel( CurState )
73148                   	);
73149                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6_116(
73150                   		.GenLcl_Req_Addr( GenLcl2_Req_Addr )
73151                   	,	.GenLcl_Req_Be( GenLcl2_Req_Be )
73152                   	,	.GenLcl_Req_BurstType( GenLcl2_Req_BurstType )
73153                   	,	.GenLcl_Req_Data( GenLcl2_Req_Data )
73154                   	,	.GenLcl_Req_Last( GenLcl2_Req_Last )
73155                   	,	.GenLcl_Req_Len1( GenLcl2_Req_Len1 )
73156                   	,	.GenLcl_Req_Lock( GenLcl2_Req_Lock )
73157                   	,	.GenLcl_Req_Opc( GenLcl2_Req_Opc )
73158                   	,	.GenLcl_Req_Rdy( GenLcl2_Req_Rdy )
73159                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl2_Req_SeqUnOrdered )
73160                   	,	.GenLcl_Req_SeqUnique( GenLcl2_Req_SeqUnique )
73161                   	,	.GenLcl_Req_User( GenLcl2_Req_User )
73162                   	,	.GenLcl_Req_Vld( GenLcl2_Req_Vld )
73163                   	,	.GenLcl_Rsp_Data( GenLcl2_Rsp_Data )
73164                   	,	.GenLcl_Rsp_Last( GenLcl2_Rsp_Last )
73165                   	,	.GenLcl_Rsp_Rdy( GenLcl2_Rsp_Rdy )
73166                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
73167                   	,	.GenLcl_Rsp_Status( GenLcl2_Rsp_Status )
73168                   	,	.GenLcl_Rsp_Vld( GenLcl2_Rsp_Vld )
73169                   	,	.GenPrt_Req_Addr( GenLcl_Req_Addr )
73170                   	,	.GenPrt_Req_Be( GenLcl_Req_Be )
73171                   	,	.GenPrt_Req_BurstType( GenLcl_Req_BurstType )
73172                   	,	.GenPrt_Req_Data( GenLcl_Req_Data )
73173                   	,	.GenPrt_Req_Last( GenLcl_Req_Last )
73174                   	,	.GenPrt_Req_Len1( GenLcl_Req_Len1 )
73175                   	,	.GenPrt_Req_Lock( GenLcl_Req_Lock )
73176                   	,	.GenPrt_Req_Opc( GenLcl_Req_Opc )
73177                   	,	.GenPrt_Req_Rdy( GenLcl_Req_Rdy )
73178                   	,	.GenPrt_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
73179                   	,	.GenPrt_Req_SeqUnique( GenLcl_Req_SeqUnique )
73180                   	,	.GenPrt_Req_User( GenLcl_Req_User )
73181                   	,	.GenPrt_Req_Vld( GenLcl_Req_Vld )
73182                   	,	.GenPrt_Rsp_Data( GenLcl_Rsp_Data )
73183                   	,	.GenPrt_Rsp_Last( GenLcl_Rsp_Last )
73184                   	,	.GenPrt_Rsp_Rdy( GenLcl_Rsp_Rdy )
73185                   	,	.GenPrt_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
73186                   	,	.GenPrt_Rsp_Status( GenLcl_Rsp_Status )
73187                   	,	.GenPrt_Rsp_Vld( GenLcl_Rsp_Vld )
73188                   	);
73189                   	assign Req1Vld = GenLcl2_Req_Vld;
73190                   	assign ReqVld = Req1Vld;
73191                   	assign NewData = ReqVld &amp; ReqRdy &amp; ( ~ First | FirstWrite );
73192                   	assign u_2293 = RspDone ? 3'b100 : 3'b011;
73193                   	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
73194                   	assign Sm_IDLE = CurState == 3'b000;
73195                   	assign GoToIdle = GoToIdle1 &amp; HRdy;
73196                   	assign u_52d8 = Sm_IDLE | GoToIdle;
73197                   	assign u_ac17 = Trans &amp; HRdy;
73198                   	assign u_e6c6 = Sm_IDLE | GoToIdle;
73199                   	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
73200                   	assign HAddr = { AddrHigh , AddrLow };
73201                   	assign HAddr1 = HAddr;
73202                   	assign HAddr2 = HAddr1;
73203                   	assign AhbA_0_HAddr = HAddr2;
73204                   	assign Ahb_0_haddr = AhbA_0_HAddr;
73205                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73206      1/1          		if ( ! Sys_Clk_RstN )
73207      1/1          			u_4ba3 &lt;= #1.0 ( 5'b0 );
73208      1/1          		else if ( CtlCe )
73209      1/1          			u_4ba3 &lt;= #1.0 ( Len1A [6:2] );
                        MISSING_ELSE
73210                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73211      1/1          		if ( ! Sys_Clk_RstN )
73212      1/1          			u_d040 &lt;= #1.0 ( 1'b0 );
73213      1/1          		else if ( CtlCe )
73214      1/1          			u_d040 &lt;= #1.0 ( Incr );
                        MISSING_ELSE
73215                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73216      1/1          		if ( ! Sys_Clk_RstN )
73217      1/1          			WrLast0 &lt;= #1.0 ( 1'b0 );
73218      1/1          		else if ( ReqRdy )
73219      1/1          			WrLast0 &lt;= #1.0 ( NewData &amp; GenLcl2_Req_Last );
                   <font color = "red">==>  MISSING_ELSE</font>
73220                   	assign uFromWR_caseSel = { WrLast0 &amp; HRdy } ;
73221                   	assign uFromIdle_caseSel =
73222                   		{			ReqVld &amp; FirstWrite &amp; COk
73223                   			,		ReqVld &amp; FirstWrite &amp; ~ COk
73224                   			,		ReqVld &amp; ~ FirstWrite &amp; COk
73225                   			,		ReqVld &amp; ~ FirstWrite &amp; ~ COk
73226                   		}
73227                   		;
73228                   	always @( uFromIdle_caseSel ) begin
73229      1/1          		case ( uFromIdle_caseSel )
73230      <font color = "red">0/1     ==>  			4'b0001 : FromIdle = 3'b001 ;</font>
73231      1/1          			4'b0010 : FromIdle = 3'b010 ;
73232      <font color = "red">0/1     ==>  			4'b0100 : FromIdle = 3'b011 ;</font>
73233      1/1          			4'b1000 : FromIdle = 3'b100 ;
73234      1/1          			4'b0    : FromIdle = 3'b000 ;
73235      <font color = "red">0/1     ==>  			default : FromIdle = 3'b000 ;</font>
73236                   		endcase
73237                   	end
73238                   	always @( FromIdle or uFromWR_caseSel ) begin
73239      1/1          		case ( uFromWR_caseSel )
73240      1/1          			1'b1    : FromWR = FromIdle ;
73241      1/1          			1'b0    : FromWR = 3'b100 ;
73242      <font color = "red">0/1     ==>  			default : FromWR = 3'b000 ;</font>
73243                   		endcase
73244                   	end
73245                   	assign uu_9fad_caseSel = { RdEnd &amp; Trans &amp; HRdy } ;
73246                   	always @( FromIdle or uu_9fad_caseSel ) begin
73247      1/1          		case ( uu_9fad_caseSel )
73248      1/1          			1'b1    : u_9fad = FromIdle ;
73249      1/1          			1'b0    : u_9fad = 3'b010 ;
73250      <font color = "red">0/1     ==>  			default : u_9fad = 3'b000 ;</font>
73251                   		endcase
73252                   	end
73253                   	always @( CurState  or FromIdle  or FromWR  or u_2293  or u_6b1e  or u_9fad ) begin
73254      1/1          		case ( CurState )
73255      1/1          			3'b100  : NextState = FromWR ;
73256      <font color = "red">0/1     ==>  			3'b011  : NextState = u_2293 ;</font>
73257      1/1          			3'b010  : NextState = u_9fad ;
73258      <font color = "red">0/1     ==>  			3'b001  : NextState = u_6b1e ;</font>
73259      1/1          			3'b0    : NextState = FromIdle ;
73260      1/1          			default : NextState = 3'b000 ;
73261                   		endcase
73262                   	end
73263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73264      1/1          		if ( ! Sys_Clk_RstN )
73265      1/1          			CurState &lt;= #1.0 ( 3'b000 );
73266      1/1          		else	CurState &lt;= #1.0 ( NextState );
73267                   	assign uu_cc5c_caseSel = { ( Sm_RD | Sm_WR ) } ;
73268                   	always @( u_ac17 or uu_cc5c_caseSel ) begin
73269      1/1          		case ( uu_cc5c_caseSel )
73270      1/1          			1'b1    : u_cc5c = u_ac17 ;
73271      1/1          			1'b0    : u_cc5c = 1'b0 ;
73272      1/1          			default : u_cc5c = 1'b0 ;
73273                   		endcase
73274                   	end
73275                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73276      1/1          		if ( ! Sys_Clk_RstN )
73277      1/1          			AddrHigh &lt;= #1.0 ( 30'b0 );
73278      1/1          		else if ( AddrHighCe )
73279      1/1          			AddrHigh &lt;=
                        MISSING_ELSE
73280                   				#1.0
73281                   				(		( u_52d8 ? AddrA [31:2] : ~ LenMask &amp; AddrHigh | LenMask &amp; AddrHigh + 30'b000000000000000000000000000001 )
73282                   					&amp;	~ { 30 { 1'b0 }  }
73283                   				);
73284                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73285      1/1          		if ( ! Sys_Clk_RstN )
73286      1/1          			AddrLow &lt;= #1.0 ( 2'b0 );
73287      1/1          		else if ( CtlCe )
73288      1/1          			AddrLow &lt;= #1.0 ( AddrA [1:0] &amp; ~ { 2 { 1'b0 }  } );
                        MISSING_ELSE
73289                   	assign u_5e3 = Len1A [6:2];
73290                   	assign u_2191 = Len1A [6:2];
73291                   	assign u_93ba = Len1A [6:2];
73292                   	assign u_be34 = Len1A [6:2];
73293                   	assign u_2723 = Len1A [6:2];
73294                   	assign u_cf7e = Len1A [6:2];
73295                   	assign u_c644 = Len1A [6:2];
73296                   	assign u_bd0a = Len1A [6:2];
73297                   	assign FirstBurstSel = ( Sm_IDLE | GoToIdle );
73298                   	assign HBurstCe = ReqVld &amp; ( Sm_IDLE | GoToIdle );
73299                   	assign HBurst1 = HBurst;
73300                   	assign HBurst2 = HBurst1;
73301                   	assign AhbA_0_HBurst = HBurst2;
73302                   	assign Ahb_0_hburst = AhbA_0_HBurst;
73303                   	assign uFirstBurst_caseSel =
73304                   		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
73305                   			,		~ Incr &amp; u_93ba == 5'b01111
73306                   			,		~ Incr &amp; u_be34 == 5'b00111
73307                   			,		~ Incr &amp; u_2723 == 5'b00011
73308                   			,	Incr &amp; u_cf7e == 5'b01111
73309                   			,	Incr &amp; u_c644 == 5'b00111
73310                   			,	Incr &amp; u_bd0a == 5'b00011
73311                   		}
73312                   		;
73313                   	always @( uFirstBurst_caseSel ) begin
73314      1/1          		case ( uFirstBurst_caseSel )
73315      1/1          			7'b0000001 : FirstBurst = 3'b011 ;
73316      <font color = "red">0/1     ==>  			7'b0000010 : FirstBurst = 3'b101 ;</font>
73317      1/1          			7'b0000100 : FirstBurst = 3'b111 ;
73318      <font color = "red">0/1     ==>  			7'b0001000 : FirstBurst = 3'b010 ;</font>
73319      <font color = "red">0/1     ==>  			7'b0010000 : FirstBurst = 3'b100 ;</font>
73320      <font color = "red">0/1     ==>  			7'b0100000 : FirstBurst = 3'b110 ;</font>
73321      1/1          			7'b1000000 : FirstBurst = 3'b000 ;
73322      <font color = "red">0/1     ==>  			7'b0       : FirstBurst = 3'b001 ;</font>
73323      <font color = "red">0/1     ==>  			default    : FirstBurst = 3'b000 ;</font>
73324                   		endcase
73325                   	end
73326                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73327      1/1          		if ( ! Sys_Clk_RstN )
73328      1/1          			HBurst &lt;= #1.0 ( 3'b0 );
73329      1/1          		else if ( HBurstCe )
73330      1/1          			HBurst &lt;= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
73331                   	assign Ahb_0_hmastlock = 1'b0;
73332                   	assign Prot = { GenLcl2_Req_User [1] , GenLcl2_Req_User [0] , GenLcl2_Req_User [4] , GenLcl2_Req_User [6] } ^ 4'b0001;
73333                   	assign HProt = Prot1;
73334                   	assign AhbA_0_HProt = HProt;
73335                   	assign Ahb_0_hprot = AhbA_0_HProt;
73336                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73337      1/1          		if ( ! Sys_Clk_RstN )
73338      1/1          			Prot1 &lt;= #1.0 ( 4'b0 );
73339      1/1          		else if ( CtlCe )
73340      1/1          			Prot1 &lt;= #1.0 ( Prot &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
73341                   	assign HSel2 = HSel;
73342                   	assign AhbA_0_HSel = HSel2;
73343                   	assign Ahb_0_hsel = AhbA_0_HSel;
73344                   	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud( .O( ReqFlowIdDec ) );
73345                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73346      1/1          		if ( ! Sys_Clk_RstN )
73347      1/1          			HSel &lt;= #1.0 ( 1'b0 );
73348      1/1          		else if ( CtlCe | GoToIdle )
73349      1/1          			HSel &lt;= #1.0 ( ~ { 1 { ( GoToIdle &amp; ~ ReqVld ) }  } &amp; ReqFlowIdDec );
                        MISSING_ELSE
73350                   	assign BeSize = { 3 { 1'b1 }  } &amp; 3'b010 | { 3 { 1'b0 }  } &amp; 3'b001;
73351                   	assign FirstSize = { 1'b0 , u_dade };
73352                   	assign HSize1 = HSize;
73353                   	assign HSize2 = HSize1;
73354                   	assign AhbA_0_HSize = HSize2;
73355                   	assign Ahb_0_hsize = AhbA_0_HSize;
73356                   	rsnoc_z_T_C_S_C_L_R_S_M_3 usm742( .I( { Len1A [1:0] , 1'b1 } ) , .O( u_8fbf ) );
73357                   	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_8fbf ) , .O( u_dade ) );
73358                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73359      1/1          		if ( ! Sys_Clk_RstN )
73360      1/1          			HSize &lt;= #1.0 ( 3'b0 );
73361      1/1          		else if ( HBurstCe | NewData )
73362      1/1          			HSize &lt;= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
73363                   	assign HTrans1 = HTrans;
73364                   	assign HTrans2 = HTrans1;
73365                   	assign AhbA_0_HTrans = HTrans2;
73366                   	assign Ahb_0_htrans = AhbA_0_HTrans;
73367                   	assign WD0Ce = NewData;
73368                   	assign WD1Ce = StWr &amp; HRdy;
73369                   	assign AhbA_0_HWBe = HWBe;
73370                   	assign Ahb_0_hwbe = AhbA_0_HWBe;
73371                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73372      1/1          		if ( ! Sys_Clk_RstN )
73373      1/1          			ReqBe &lt;= #1.0 ( 4'b0 );
73374      1/1          		else if ( WD0Ce )
73375      1/1          			ReqBe &lt;= #1.0 ( GenLcl2_Req_Be );
                        MISSING_ELSE
73376                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( ReqBe ) , .O( WBe ) );
73377                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73378      1/1          		if ( ! Sys_Clk_RstN )
73379      1/1          			HWBe &lt;= #1.0 ( 4'b0 );
73380      1/1          		else if ( WD1Ce )
73381      1/1          			HWBe &lt;= #1.0 ( WBe &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
73382                   	assign AhbA_0_HWData = HWData;
73383                   	assign Ahb_0_hwdata = AhbA_0_HWData;
73384                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73385      1/1          		if ( ! Sys_Clk_RstN )
73386      1/1          			ReqData &lt;= #1.0 ( 32'b0 );
73387      1/1          		else if ( WD0Ce )
73388      1/1          			ReqData &lt;= #1.0 ( GenLcl2_Req_Data );
                        MISSING_ELSE
73389                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( ReqData ) , .O( WData ) );
73390                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73391      1/1          		if ( ! Sys_Clk_RstN )
73392      1/1          			HWData &lt;= #1.0 ( 32'b0 );
73393      1/1          		else if ( WD1Ce )
73394      1/1          			HWData &lt;= #1.0 ( WData &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
73395                   	assign HWrite = FirstWrite1;
73396                   	assign AhbA_0_HWrite = HWrite;
73397                   	assign Ahb_0_hwrite = AhbA_0_HWrite;
73398                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73399      1/1          		if ( ! Sys_Clk_RstN )
73400      1/1          			FirstWrite1 &lt;= #1.0 ( 1'b0 );
73401      1/1          		else if ( CtlCe )
73402      1/1          			FirstWrite1 &lt;= #1.0 ( FirstWrite );
                        MISSING_ELSE
73403                   	assign NiuEmpty = 1'b1;
73404                   	assign Sys_Pwr_Idle = Sm_IDLE &amp; RspCnt == 2'b0;
73405                   	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
73406                   	assign WakeUp_Gen = GenLcl_Req_Vld;
73407                   	// synopsys translate_off
73408                   	// synthesis translate_off
73409                   	always @( posedge Sys_Clk )
73410      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73411      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspVld &amp; ~ RxRdy ) !== 1'b0 ) begin
73412      <font color = "grey">unreachable  </font>				dontStop = 0;
73413      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73414      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73415      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Resp FIFO overflow.&quot; );
73416      <font color = "grey">unreachable  </font>					$stop;
73417                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73418                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73419                   	// synthesis translate_on
73420                   	// synopsys translate_on
73421                   	// synopsys translate_off
73422                   	// synthesis translate_off
73423                   	always @( posedge Sys_Clk )
73424      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73425      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrLast1 &amp; ~ WrWait &amp; HRdy ) !== 1'b0 ) begin
73426      <font color = "grey">unreachable  </font>				dontStop = 0;
73427      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73428      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73429      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[AHB G2S][COVERAGE] iIf useStrb, (WrLast1 and not WrWait and HRdy) should never be true.&quot; );
73430      <font color = "grey">unreachable  </font>					$stop;
73431                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73432                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73433                   	// synthesis translate_on
73434                   	// synopsys translate_on
73435                   	// synopsys translate_off
73436                   	// synthesis translate_off
73437                   	always @( posedge Sys_Clk )
73438      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73439      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b10 &amp; RspCntInc &amp; ~ RspDone ) !== 1'b0 ) begin
73440      <font color = "grey">unreachable  </font>				dontStop = 0;
73441      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73442      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73443      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt overflow.&quot; );
73444      <font color = "grey">unreachable  </font>					$stop;
73445                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73446                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73447                   	// synthesis translate_on
73448                   	// synopsys translate_on
73449                   	// synopsys translate_off
73450                   	// synthesis translate_off
73451                   	always @( posedge Sys_Clk )
73452      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73453      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; ~ RspCntInc &amp; RspDone ) !== 1'b0 ) begin
73454      <font color = "grey">unreachable  </font>				dontStop = 0;
73455      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73456      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73457      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt underflow.&quot; );
73458      <font color = "grey">unreachable  </font>					$stop;
73459                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73460                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73461                   	// synthesis translate_on
73462                   	// synopsys translate_on
73463                   	// synopsys translate_off
73464                   	// synthesis translate_off
73465                   	always @( posedge Sys_Clk )
73466      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73467      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; RspCntInc &amp; RspDone ) !== 1'b0 ) begin
73468      <font color = "grey">unreachable  </font>				dontStop = 0;
73469      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73470      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73471      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;no response in 0 cycle&quot; );
73472      <font color = "grey">unreachable  </font>					$stop;
73473                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73474                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_37475_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod733.html#inst_tag_37475" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>26</td><td>20</td><td>76.92</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>26</td><td>20</td><td>76.92</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72907
 EXPRESSION (NoChange ? ({1'b0, GenLcl2_Req_Len1}) : Len1Round)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72982
 EXPRESSION (FirstNS ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72983
 EXPRESSION (RspDone ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73076
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73077
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73078
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73079
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73086
 EXPRESSION (RspStatusSel ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73093
 EXPRESSION (NewRd ? Len1A[6:2] : ((RdCnt - 5'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73192
 EXPRESSION (RspDone ? 3'b100 : 3'b011)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73193
 EXPRESSION (RspDone ? 3'b010 : 3'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73199
 EXPRESSION (u_e6c6 ? ReqVld : u_cc5c)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73303
 SUB-EXPRESSION (Incr ? (u_2191 == 5'b0) : (u_5e3 == 5'b1))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_37475_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod733.html#inst_tag_37475" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">43</td>
<td class="rt">18</td>
<td class="rt">41.86 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">516</td>
<td class="rt">276</td>
<td class="rt">53.49 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">190</td>
<td class="rt">73.64 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">86</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">43</td>
<td class="rt">18</td>
<td class="rt">41.86 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">516</td>
<td class="rt">276</td>
<td class="rt">53.49 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">190</td>
<td class="rt">73.64 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">86</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Ahb_0_haddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[31:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hmastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hprot[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[19:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[31:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hresp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hsel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_htrans[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[15:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[16:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[19:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[27:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_37475_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod733.html#inst_tag_37475" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: CurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s2">
<td>Transitions</td>
<td class="rt">20</td>
<td class="rt">4</td>
<td class="rt">20.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: CurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">73265</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1</td>
<td class="rt">73230</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2</td>
<td class="rt">73231</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3</td>
<td class="rt">73232</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h4</td>
<td class="rt">73233</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>'h0->'h1</td>
<td class="rt">73230</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h0->'h2</td>
<td class="rt">73231</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h3</td>
<td class="rt">73232</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h0->'h4</td>
<td class="rt">73233</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h0</td>
<td class="rt">73265</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h2</td>
<td class="rt">73231</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h3</td>
<td class="rt">73232</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h4</td>
<td class="rt">73233</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2->'h0</td>
<td class="rt">73265</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h1</td>
<td class="rt">73230</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h3</td>
<td class="rt">73232</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h4</td>
<td class="rt">73233</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h0</td>
<td class="rt">73265</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h1</td>
<td class="rt">73230</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h2</td>
<td class="rt">73231</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h4</td>
<td class="rt">73233</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h4->'h0</td>
<td class="rt">73265</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h1</td>
<td class="rt">73230</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h2</td>
<td class="rt">73231</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h3</td>
<td class="rt">73232</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_37475_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod733.html#inst_tag_37475" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">137</td>
<td class="rt">111</td>
<td class="rt">81.02 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72907</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72982</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72983</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73076</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73077</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73078</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73079</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73086</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">73192</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">73193</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">73199</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73303</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72934</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72939</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72944</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72949</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72954</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73090</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73098</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73114</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73119</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s4">
<td>CASE</td>
<td class="rt">73124</td>
<td class="rt">10</td>
<td class="rt">4</td>
<td class="rt">40.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73138</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73206</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73211</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">73216</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">73229</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">73239</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">73247</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">73254</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">73269</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73276</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73285</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">73314</td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73327</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73337</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73346</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73359</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73372</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73378</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73385</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73391</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73399</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72907      	assign Len1A = NoChange ? { 1'b0 , GenLcl2_Req_Len1 } : Len1Round;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72982      	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72983      	assign u_c11d = RspDone ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73076      	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73077      	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73078      	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73079      	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73086      	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
           	                                         <font color = "red">-1-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73192      	assign u_2293 = RspDone ? 3'b100 : 3'b011;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73193      	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73199      	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73303      	assign uFirstBurst_caseSel =
           	                            
73304      		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
           		 		       <font color = "red">-1-</font>  
           		 		       <font color = "green">==></font>  
           		 		       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72934      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72935      			WrLast1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72936      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
72937      			WrLast1 <= #1.0 ( PrvWrLast1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72939      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72940      			u_5d16 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72941      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
72942      			u_5d16 <= #1.0 ( RdEnd & Sm_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72944      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72945      			WrWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72946      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
72947      			WrWait <= #1.0 ( Trans & StWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72949      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72950      			ErrReg <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72951      		else if ( EnErrReg )
           		     <font color = "green">-2-</font>  
72952      			ErrReg <= #1.0 ( ~ WrLast1 & WrErr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72954      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72955      			RdWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72956      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
72957      			RdWait <= #1.0 ( Trans_and_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73090      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73091      			RdCnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
73092      		else if ( NewRd | Trans_and_RD & HRdy )
           		     <font color = "green">-2-</font>  
73093      			RdCnt <= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73098      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73099      			RspCnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
73100      		else	RspCnt <= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73114      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73115      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
73116      		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
73117      			First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73119      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73120      			Wrap2 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73121      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73122      			Wrap2 <= #1.0 ( ~ Incr & u_98d1 == 5'b00001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73124      		case ( uu_18df_caseSel )
           		<font color = "red">-1-</font>               
73125      			9'b000000001 : u_18df = HTrans ;
           <font color = "red">			==></font>
73126      			9'b000000010 : u_18df = u_ee5d ;
           <font color = "green">			==></font>
73127      			9'b000000100 : u_18df = u_c11d ;
           <font color = "red">			==></font>
73128      			9'b000001000 : u_18df = HTrans ;
           <font color = "red">			==></font>
73129      			9'b000010000 : u_18df = u_6bc1 ;
           <font color = "red">			==></font>
73130      			9'b000100000 : u_18df = u_527c ;
           <font color = "red">			==></font>
73131      			9'b001000000 : u_18df = HTrans ;
           <font color = "red">			==></font>
73132      			9'b010000000 : u_18df = u_7ea9 ;
           <font color = "green">			==></font>
73133      			9'b100000000 : u_18df = u_a507 ;
           <font color = "green">			==></font>
73134      			default      : u_18df = 2'b00 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>9'b000000001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b001000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b010000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b100000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73138      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73139      			HTrans <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
73140      		else	HTrans <= #1.0 ( u_18df );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73206      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73207      			u_4ba3 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
73208      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73209      			u_4ba3 <= #1.0 ( Len1A [6:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73211      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73212      			u_d040 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73213      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73214      			u_d040 <= #1.0 ( Incr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73216      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73217      			WrLast0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73218      		else if ( ReqRdy )
           		     <font color = "red">-2-</font>  
73219      			WrLast0 <= #1.0 ( NewData & GenLcl2_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73229      		case ( uFromIdle_caseSel )
           		<font color = "red">-1-</font>                 
73230      			4'b0001 : FromIdle = 3'b001 ;
           <font color = "red">			==></font>
73231      			4'b0010 : FromIdle = 3'b010 ;
           <font color = "green">			==></font>
73232      			4'b0100 : FromIdle = 3'b011 ;
           <font color = "red">			==></font>
73233      			4'b1000 : FromIdle = 3'b100 ;
           <font color = "green">			==></font>
73234      			4'b0    : FromIdle = 3'b000 ;
           <font color = "green">			==></font>
73235      			default : FromIdle = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73239      		case ( uFromWR_caseSel )
           		<font color = "red">-1-</font>               
73240      			1'b1    : FromWR = FromIdle ;
           <font color = "green">			==></font>
73241      			1'b0    : FromWR = 3'b100 ;
           <font color = "green">			==></font>
73242      			default : FromWR = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73247      		case ( uu_9fad_caseSel )
           		<font color = "red">-1-</font>               
73248      			1'b1    : u_9fad = FromIdle ;
           <font color = "green">			==></font>
73249      			1'b0    : u_9fad = 3'b010 ;
           <font color = "green">			==></font>
73250      			default : u_9fad = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73254      		case ( CurState )
           		<font color = "red">-1-</font>  
73255      			3'b100  : NextState = FromWR ;
           <font color = "green">			==></font>
73256      			3'b011  : NextState = u_2293 ;
           <font color = "red">			==></font>
73257      			3'b010  : NextState = u_9fad ;
           <font color = "green">			==></font>
73258      			3'b001  : NextState = u_6b1e ;
           <font color = "red">			==></font>
73259      			3'b0    : NextState = FromIdle ;
           <font color = "green">			==></font>
73260      			default : NextState = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73264      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73265      			CurState <= #1.0 ( 3'b000 );
           <font color = "green">			==></font>
73266      		else	CurState <= #1.0 ( NextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73269      		case ( uu_cc5c_caseSel )
           		<font color = "green">-1-</font>               
73270      			1'b1    : u_cc5c = u_ac17 ;
           <font color = "green">			==></font>
73271      			1'b0    : u_cc5c = 1'b0 ;
           <font color = "green">			==></font>
73272      			default : u_cc5c = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73276      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73277      			AddrHigh <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
73278      		else if ( AddrHighCe )
           		     <font color = "green">-2-</font>  
73279      			AddrHigh <=
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73285      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73286      			AddrLow <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
73287      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73288      			AddrLow <= #1.0 ( AddrA [1:0] & ~ { 2 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73314      		case ( uFirstBurst_caseSel )
           		<font color = "red">-1-</font>                   
73315      			7'b0000001 : FirstBurst = 3'b011 ;
           <font color = "green">			==></font>
73316      			7'b0000010 : FirstBurst = 3'b101 ;
           <font color = "red">			==></font>
73317      			7'b0000100 : FirstBurst = 3'b111 ;
           <font color = "green">			==></font>
73318      			7'b0001000 : FirstBurst = 3'b010 ;
           <font color = "red">			==></font>
73319      			7'b0010000 : FirstBurst = 3'b100 ;
           <font color = "red">			==></font>
73320      			7'b0100000 : FirstBurst = 3'b110 ;
           <font color = "red">			==></font>
73321      			7'b1000000 : FirstBurst = 3'b000 ;
           <font color = "green">			==></font>
73322      			7'b0       : FirstBurst = 3'b001 ;
           <font color = "red">			==></font>
73323      			default    : FirstBurst = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>7'b0000001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73327      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73328      			HBurst <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
73329      		else if ( HBurstCe )
           		     <font color = "green">-2-</font>  
73330      			HBurst <= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73337      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73338      			Prot1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73339      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73340      			Prot1 <= #1.0 ( Prot & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73346      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73347      			HSel <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73348      		else if ( CtlCe | GoToIdle )
           		     <font color = "green">-2-</font>  
73349      			HSel <= #1.0 ( ~ { 1 { ( GoToIdle & ~ ReqVld ) }  } & ReqFlowIdDec );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73359      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73360      			HSize <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
73361      		else if ( HBurstCe | NewData )
           		     <font color = "green">-2-</font>  
73362      			HSize <= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73372      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73373      			ReqBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73374      		else if ( WD0Ce )
           		     <font color = "green">-2-</font>  
73375      			ReqBe <= #1.0 ( GenLcl2_Req_Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73378      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73379      			HWBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73380      		else if ( WD1Ce )
           		     <font color = "green">-2-</font>  
73381      			HWBe <= #1.0 ( WBe & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73385      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73386      			ReqData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
73387      		else if ( WD0Ce )
           		     <font color = "green">-2-</font>  
73388      			ReqData <= #1.0 ( GenLcl2_Req_Data );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73391      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73392      			HWData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
73393      		else if ( WD1Ce )
           		     <font color = "green">-2-</font>  
73394      			HWData <= #1.0 ( WData & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73399      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73400      			FirstWrite1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73401      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73402      			FirstWrite1 <= #1.0 ( FirstWrite );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_37473'>
<a name="inst_tag_37473_Line"></a>
<b>Line Coverage for Instance : <a href="mod733.html#inst_tag_37473" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>144</td><td>121</td><td>84.03</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72934</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72939</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72944</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>72949</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72954</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73098</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73114</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73119</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>73124</td><td>11</td><td>7</td><td>63.64</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73138</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73206</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73211</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73216</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>73229</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>73239</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>73247</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>73254</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>73269</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73276</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73285</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>73314</td><td>10</td><td>6</td><td>60.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73327</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73337</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73346</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73359</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>73372</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>73378</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>73385</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>73391</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73399</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73410</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73424</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73438</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73452</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73466</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
72933                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72934      1/1          		if ( ! Sys_Clk_RstN )
72935      1/1          			WrLast1 &lt;= #1.0 ( 1'b0 );
72936      1/1          		else if ( HRdy )
72937      1/1          			WrLast1 &lt;= #1.0 ( PrvWrLast1 );
                        MISSING_ELSE
72938                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72939      1/1          		if ( ! Sys_Clk_RstN )
72940      1/1          			u_5d16 &lt;= #1.0 ( 1'b0 );
72941      1/1          		else if ( HRdy )
72942      1/1          			u_5d16 &lt;= #1.0 ( RdEnd &amp; Sm_RD );
                        MISSING_ELSE
72943                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72944      1/1          		if ( ! Sys_Clk_RstN )
72945      1/1          			WrWait &lt;= #1.0 ( 1'b0 );
72946      1/1          		else if ( HRdy )
72947      1/1          			WrWait &lt;= #1.0 ( Trans &amp; StWr );
                        MISSING_ELSE
72948                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72949      1/1          		if ( ! Sys_Clk_RstN )
72950      1/1          			ErrReg &lt;= #1.0 ( 1'b0 );
72951      1/1          		else if ( EnErrReg )
72952      <font color = "red">0/1     ==>  			ErrReg &lt;= #1.0 ( ~ WrLast1 &amp; WrErr );</font>
                        MISSING_ELSE
72953                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72954      1/1          		if ( ! Sys_Clk_RstN )
72955      1/1          			RdWait &lt;= #1.0 ( 1'b0 );
72956      1/1          		else if ( HRdy )
72957      1/1          			RdWait &lt;= #1.0 ( Trans_and_RD );
                        MISSING_ELSE
72958                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_123( .I( HRData1 ) , .O( HRData ) );
72959                   	rsnoc_z_H_R_U_F_U_0595cd05_A34 Rspf(
72960                   		.Count( )
72961                   	,	.Rx_Data( RxData )
72962                   	,	.RxRdy( RxRdy )
72963                   	,	.RxVld( RspVld )
72964                   	,	.Sys_Clk( Sys_Clk )
72965                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
72966                   	,	.Sys_Clk_En( Sys_Clk_En )
72967                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
72968                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
72969                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
72970                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
72971                   	,	.Sys_Pwr_Idle( )
72972                   	,	.Sys_Pwr_WakeUp( )
72973                   	,	.Tx_Data( TxData )
72974                   	,	.TxRdy( GenLcl2_Rsp_Rdy )
72975                   	,	.TxVld( GenLcl2_Rsp_Vld )
72976                   	);
72977                   	assign RspDone = GenLcl2_Rsp_Vld &amp; GenLcl2_Rsp_Rdy;
72978                   	assign COk = RspCnt == 2'b0 | RspCnt == 2'b01 &amp; ( RspDone | ~ RspCntInc );
72979                   	assign Sm_RDW = CurState == 3'b001;
72980                   	assign Sm_WRW = CurState == 3'b011;
72981                   	assign FirstNS = ReqVld &amp; COk;
72982                   	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
72983                   	assign u_c11d = RspDone ? 2'b10 : 2'b00;
72984                   	assign u_98d1 = Len1A [6:2];
72985                   	rsnoc_z_H_R_G_U_Q_U_ed8215fdfd uued8215fdfd(
72986                   		.GenLcl_Req_Addr( u_Req_Addr )
72987                   	,	.GenLcl_Req_Be( u_Req_Be )
72988                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
72989                   	,	.GenLcl_Req_Data( u_Req_Data )
72990                   	,	.GenLcl_Req_Last( u_Req_Last )
72991                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
72992                   	,	.GenLcl_Req_Lock( u_Req_Lock )
72993                   	,	.GenLcl_Req_Opc( u_Req_Opc )
72994                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
72995                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
72996                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
72997                   	,	.GenLcl_Req_User( u_Req_User )
72998                   	,	.GenLcl_Req_Vld( u_Req_Vld )
72999                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
73000                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
73001                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
73002                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
73003                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
73004                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
73005                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
73006                   	,	.GenPrt_Req_Be( Gen_Req_Be )
73007                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
73008                   	,	.GenPrt_Req_Data( Gen_Req_Data )
73009                   	,	.GenPrt_Req_Last( Gen_Req_Last )
73010                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
73011                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
73012                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
73013                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
73014                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
73015                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
73016                   	,	.GenPrt_Req_User( Gen_Req_User )
73017                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
73018                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
73019                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
73020                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
73021                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
73022                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
73023                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
73024                   	,	.Sys_Clk( Sys_Clk )
73025                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
73026                   	,	.Sys_Clk_En( Sys_Clk_En )
73027                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
73028                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
73029                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
73030                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
73031                   	,	.Sys_Pwr_Idle( u_35_Idle )
73032                   	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
73033                   	);
73034                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6(
73035                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
73036                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
73037                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
73038                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
73039                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
73040                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
73041                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
73042                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
73043                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
73044                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
73045                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
73046                   	,	.GenLcl_Req_User( GenLcl_Req_User )
73047                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
73048                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
73049                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
73050                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
73051                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
73052                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
73053                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
73054                   	,	.GenPrt_Req_Addr( u_Req_Addr )
73055                   	,	.GenPrt_Req_Be( u_Req_Be )
73056                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
73057                   	,	.GenPrt_Req_Data( u_Req_Data )
73058                   	,	.GenPrt_Req_Last( u_Req_Last )
73059                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
73060                   	,	.GenPrt_Req_Lock( u_Req_Lock )
73061                   	,	.GenPrt_Req_Opc( u_Req_Opc )
73062                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
73063                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
73064                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
73065                   	,	.GenPrt_Req_User( u_Req_User )
73066                   	,	.GenPrt_Req_Vld( u_Req_Vld )
73067                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
73068                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
73069                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
73070                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
73071                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
73072                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
73073                   	);
73074                   	assign CtlCe = First &amp; ReqVld &amp; ReqRdy;
73075                   	assign WrapEnd = Wrap2;
73076                   	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
73077                   	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
73078                   	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
73079                   	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
73080                   	assign Trans = HTrans [1];
73081                   	assign Req1Rdy = ReqRdy;
73082                   	assign GenLcl2_Req_Rdy = Req1Rdy;
73083                   	assign GenLcl2_Rsp_Data = TxData [31:0];
73084                   	assign GenLcl2_Rsp_Last = TxData [33];
73085                   	assign RspStatusSel = TxData [32];
73086                   	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
73087                   	rsnoc_z_T_C_S_C_L_R_S_M_2 usm( .I( GenLcl2_Req_Len1 [1:0] ) , .O( u_761f ) );
73088                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_2 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
73089                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73090      1/1          		if ( ! Sys_Clk_RstN )
73091      1/1          			RdCnt &lt;= #1.0 ( 5'b0 );
73092      1/1          		else if ( NewRd | Trans_and_RD &amp; HRdy )
73093      1/1          			RdCnt &lt;= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
                        MISSING_ELSE
73094                   	rsnoc_z_T_C_S_C_L_R_Mm_Dba6b2_O1 ummdba6b2(
73095                   		.Dflt( 1'b0 ) , .I_010( RdEnd &amp; Trans ) , .I_100( WrLast0 ) , .O( GoToIdle1 ) , .Sel( CurState )
73096                   	);
73097                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73098      1/1          		if ( ! Sys_Clk_RstN )
73099      1/1          			RspCnt &lt;= #1.0 ( 2'b0 );
73100      1/1          		else	RspCnt &lt;= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
73101                   	assign uu_18df_caseSel =
73102                   		{					Sm_WR &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ ReqVld
73103                   			,			Sm_WR &amp; ~ GoToIdle1 &amp; ( ~ Trans | HRdy ) &amp; ReqVld
73104                   			,		Sm_WR &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ ReqVld )
73105                   			,				Sm_RD &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ COk
73106                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? HRdy &amp; COk : RspDone )
73107                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ RspDone )
73108                   			,	( Sm_RDW | Sm_WRW )
73109                   			,	( Sm_IDLE | GoToIdle1 &amp; HRdy )
73110                   			,	GoToIdle1 &amp; ~ HRdy
73111                   		}
73112                   		;
73113                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73114      1/1          		if ( ! Sys_Clk_RstN )
73115      1/1          			First &lt;= #1.0 ( 1'b1 );
73116      1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
73117      1/1          			First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
73118                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73119      1/1          		if ( ! Sys_Clk_RstN )
73120      1/1          			Wrap2 &lt;= #1.0 ( 1'b0 );
73121      1/1          		else if ( CtlCe )
73122      1/1          			Wrap2 &lt;= #1.0 ( ~ Incr &amp; u_98d1 == 5'b00001 );
                        MISSING_ELSE
73123                   	always @( HTrans or u_527c or u_6bc1 or u_7ea9 or u_a507 or u_c11d or u_ee5d or uu_18df_caseSel ) begin
73124      1/1          		case ( uu_18df_caseSel )
73125      1/1          			9'b000000001 : u_18df = HTrans ;
73126      1/1          			9'b000000010 : u_18df = u_ee5d ;
73127      <font color = "red">0/1     ==>  			9'b000000100 : u_18df = u_c11d ;</font>
73128      1/1          			9'b000001000 : u_18df = HTrans ;
73129      1/1          			9'b000010000 : u_18df = u_6bc1 ;
73130      1/1          			9'b000100000 : u_18df = u_527c ;
73131      <font color = "red">0/1     ==>  			9'b001000000 : u_18df = HTrans ;</font>
73132      <font color = "red">0/1     ==>  			9'b010000000 : u_18df = u_7ea9 ;</font>
73133      <font color = "red">0/1     ==>  			9'b100000000 : u_18df = u_a507 ;</font>
73134      1/1          			default      : u_18df = 2'b00 ;
73135                   		endcase
73136                   	end
73137                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73138      1/1          		if ( ! Sys_Clk_RstN )
73139      1/1          			HTrans &lt;= #1.0 ( 2'b0 );
73140      1/1          		else	HTrans &lt;= #1.0 ( u_18df );
73141                   	rsnoc_z_T_C_S_C_L_R_Mm_D164b2_O1 ummd164b2(
73142                   		.Dflt( 1'b0 )
73143                   	,	.I_000( 1'b1 )
73144                   	,	.I_010( Trans &amp; HRdy &amp; RdEnd )
73145                   	,	.I_100( ~ Trans | HRdy )
73146                   	,	.O( ReqRdy )
73147                   	,	.Sel( CurState )
73148                   	);
73149                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6_116(
73150                   		.GenLcl_Req_Addr( GenLcl2_Req_Addr )
73151                   	,	.GenLcl_Req_Be( GenLcl2_Req_Be )
73152                   	,	.GenLcl_Req_BurstType( GenLcl2_Req_BurstType )
73153                   	,	.GenLcl_Req_Data( GenLcl2_Req_Data )
73154                   	,	.GenLcl_Req_Last( GenLcl2_Req_Last )
73155                   	,	.GenLcl_Req_Len1( GenLcl2_Req_Len1 )
73156                   	,	.GenLcl_Req_Lock( GenLcl2_Req_Lock )
73157                   	,	.GenLcl_Req_Opc( GenLcl2_Req_Opc )
73158                   	,	.GenLcl_Req_Rdy( GenLcl2_Req_Rdy )
73159                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl2_Req_SeqUnOrdered )
73160                   	,	.GenLcl_Req_SeqUnique( GenLcl2_Req_SeqUnique )
73161                   	,	.GenLcl_Req_User( GenLcl2_Req_User )
73162                   	,	.GenLcl_Req_Vld( GenLcl2_Req_Vld )
73163                   	,	.GenLcl_Rsp_Data( GenLcl2_Rsp_Data )
73164                   	,	.GenLcl_Rsp_Last( GenLcl2_Rsp_Last )
73165                   	,	.GenLcl_Rsp_Rdy( GenLcl2_Rsp_Rdy )
73166                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
73167                   	,	.GenLcl_Rsp_Status( GenLcl2_Rsp_Status )
73168                   	,	.GenLcl_Rsp_Vld( GenLcl2_Rsp_Vld )
73169                   	,	.GenPrt_Req_Addr( GenLcl_Req_Addr )
73170                   	,	.GenPrt_Req_Be( GenLcl_Req_Be )
73171                   	,	.GenPrt_Req_BurstType( GenLcl_Req_BurstType )
73172                   	,	.GenPrt_Req_Data( GenLcl_Req_Data )
73173                   	,	.GenPrt_Req_Last( GenLcl_Req_Last )
73174                   	,	.GenPrt_Req_Len1( GenLcl_Req_Len1 )
73175                   	,	.GenPrt_Req_Lock( GenLcl_Req_Lock )
73176                   	,	.GenPrt_Req_Opc( GenLcl_Req_Opc )
73177                   	,	.GenPrt_Req_Rdy( GenLcl_Req_Rdy )
73178                   	,	.GenPrt_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
73179                   	,	.GenPrt_Req_SeqUnique( GenLcl_Req_SeqUnique )
73180                   	,	.GenPrt_Req_User( GenLcl_Req_User )
73181                   	,	.GenPrt_Req_Vld( GenLcl_Req_Vld )
73182                   	,	.GenPrt_Rsp_Data( GenLcl_Rsp_Data )
73183                   	,	.GenPrt_Rsp_Last( GenLcl_Rsp_Last )
73184                   	,	.GenPrt_Rsp_Rdy( GenLcl_Rsp_Rdy )
73185                   	,	.GenPrt_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
73186                   	,	.GenPrt_Rsp_Status( GenLcl_Rsp_Status )
73187                   	,	.GenPrt_Rsp_Vld( GenLcl_Rsp_Vld )
73188                   	);
73189                   	assign Req1Vld = GenLcl2_Req_Vld;
73190                   	assign ReqVld = Req1Vld;
73191                   	assign NewData = ReqVld &amp; ReqRdy &amp; ( ~ First | FirstWrite );
73192                   	assign u_2293 = RspDone ? 3'b100 : 3'b011;
73193                   	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
73194                   	assign Sm_IDLE = CurState == 3'b000;
73195                   	assign GoToIdle = GoToIdle1 &amp; HRdy;
73196                   	assign u_52d8 = Sm_IDLE | GoToIdle;
73197                   	assign u_ac17 = Trans &amp; HRdy;
73198                   	assign u_e6c6 = Sm_IDLE | GoToIdle;
73199                   	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
73200                   	assign HAddr = { AddrHigh , AddrLow };
73201                   	assign HAddr1 = HAddr;
73202                   	assign HAddr2 = HAddr1;
73203                   	assign AhbA_0_HAddr = HAddr2;
73204                   	assign Ahb_0_haddr = AhbA_0_HAddr;
73205                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73206      1/1          		if ( ! Sys_Clk_RstN )
73207      1/1          			u_4ba3 &lt;= #1.0 ( 5'b0 );
73208      1/1          		else if ( CtlCe )
73209      1/1          			u_4ba3 &lt;= #1.0 ( Len1A [6:2] );
                        MISSING_ELSE
73210                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73211      1/1          		if ( ! Sys_Clk_RstN )
73212      1/1          			u_d040 &lt;= #1.0 ( 1'b0 );
73213      1/1          		else if ( CtlCe )
73214      1/1          			u_d040 &lt;= #1.0 ( Incr );
                        MISSING_ELSE
73215                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73216      1/1          		if ( ! Sys_Clk_RstN )
73217      1/1          			WrLast0 &lt;= #1.0 ( 1'b0 );
73218      1/1          		else if ( ReqRdy )
73219      1/1          			WrLast0 &lt;= #1.0 ( NewData &amp; GenLcl2_Req_Last );
                        MISSING_ELSE
73220                   	assign uFromWR_caseSel = { WrLast0 &amp; HRdy } ;
73221                   	assign uFromIdle_caseSel =
73222                   		{			ReqVld &amp; FirstWrite &amp; COk
73223                   			,		ReqVld &amp; FirstWrite &amp; ~ COk
73224                   			,		ReqVld &amp; ~ FirstWrite &amp; COk
73225                   			,		ReqVld &amp; ~ FirstWrite &amp; ~ COk
73226                   		}
73227                   		;
73228                   	always @( uFromIdle_caseSel ) begin
73229      1/1          		case ( uFromIdle_caseSel )
73230      <font color = "red">0/1     ==>  			4'b0001 : FromIdle = 3'b001 ;</font>
73231      1/1          			4'b0010 : FromIdle = 3'b010 ;
73232      <font color = "red">0/1     ==>  			4'b0100 : FromIdle = 3'b011 ;</font>
73233      1/1          			4'b1000 : FromIdle = 3'b100 ;
73234      1/1          			4'b0    : FromIdle = 3'b000 ;
73235      <font color = "red">0/1     ==>  			default : FromIdle = 3'b000 ;</font>
73236                   		endcase
73237                   	end
73238                   	always @( FromIdle or uFromWR_caseSel ) begin
73239      1/1          		case ( uFromWR_caseSel )
73240      <font color = "red">0/1     ==>  			1'b1    : FromWR = FromIdle ;</font>
73241      1/1          			1'b0    : FromWR = 3'b100 ;
73242      <font color = "red">0/1     ==>  			default : FromWR = 3'b000 ;</font>
73243                   		endcase
73244                   	end
73245                   	assign uu_9fad_caseSel = { RdEnd &amp; Trans &amp; HRdy } ;
73246                   	always @( FromIdle or uu_9fad_caseSel ) begin
73247      1/1          		case ( uu_9fad_caseSel )
73248      1/1          			1'b1    : u_9fad = FromIdle ;
73249      1/1          			1'b0    : u_9fad = 3'b010 ;
73250      <font color = "red">0/1     ==>  			default : u_9fad = 3'b000 ;</font>
73251                   		endcase
73252                   	end
73253                   	always @( CurState  or FromIdle  or FromWR  or u_2293  or u_6b1e  or u_9fad ) begin
73254      1/1          		case ( CurState )
73255      <font color = "red">0/1     ==>  			3'b100  : NextState = FromWR ;</font>
73256      <font color = "red">0/1     ==>  			3'b011  : NextState = u_2293 ;</font>
73257      1/1          			3'b010  : NextState = u_9fad ;
73258      <font color = "red">0/1     ==>  			3'b001  : NextState = u_6b1e ;</font>
73259      1/1          			3'b0    : NextState = FromIdle ;
73260      1/1          			default : NextState = 3'b000 ;
73261                   		endcase
73262                   	end
73263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73264      1/1          		if ( ! Sys_Clk_RstN )
73265      1/1          			CurState &lt;= #1.0 ( 3'b000 );
73266      1/1          		else	CurState &lt;= #1.0 ( NextState );
73267                   	assign uu_cc5c_caseSel = { ( Sm_RD | Sm_WR ) } ;
73268                   	always @( u_ac17 or uu_cc5c_caseSel ) begin
73269      1/1          		case ( uu_cc5c_caseSel )
73270      1/1          			1'b1    : u_cc5c = u_ac17 ;
73271      1/1          			1'b0    : u_cc5c = 1'b0 ;
73272      <font color = "red">0/1     ==>  			default : u_cc5c = 1'b0 ;</font>
73273                   		endcase
73274                   	end
73275                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73276      1/1          		if ( ! Sys_Clk_RstN )
73277      1/1          			AddrHigh &lt;= #1.0 ( 30'b0 );
73278      1/1          		else if ( AddrHighCe )
73279      1/1          			AddrHigh &lt;=
                        MISSING_ELSE
73280                   				#1.0
73281                   				(		( u_52d8 ? AddrA [31:2] : ~ LenMask &amp; AddrHigh | LenMask &amp; AddrHigh + 30'b000000000000000000000000000001 )
73282                   					&amp;	~ { 30 { 1'b0 }  }
73283                   				);
73284                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73285      1/1          		if ( ! Sys_Clk_RstN )
73286      1/1          			AddrLow &lt;= #1.0 ( 2'b0 );
73287      1/1          		else if ( CtlCe )
73288      1/1          			AddrLow &lt;= #1.0 ( AddrA [1:0] &amp; ~ { 2 { 1'b0 }  } );
                        MISSING_ELSE
73289                   	assign u_5e3 = Len1A [6:2];
73290                   	assign u_2191 = Len1A [6:2];
73291                   	assign u_93ba = Len1A [6:2];
73292                   	assign u_be34 = Len1A [6:2];
73293                   	assign u_2723 = Len1A [6:2];
73294                   	assign u_cf7e = Len1A [6:2];
73295                   	assign u_c644 = Len1A [6:2];
73296                   	assign u_bd0a = Len1A [6:2];
73297                   	assign FirstBurstSel = ( Sm_IDLE | GoToIdle );
73298                   	assign HBurstCe = ReqVld &amp; ( Sm_IDLE | GoToIdle );
73299                   	assign HBurst1 = HBurst;
73300                   	assign HBurst2 = HBurst1;
73301                   	assign AhbA_0_HBurst = HBurst2;
73302                   	assign Ahb_0_hburst = AhbA_0_HBurst;
73303                   	assign uFirstBurst_caseSel =
73304                   		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
73305                   			,		~ Incr &amp; u_93ba == 5'b01111
73306                   			,		~ Incr &amp; u_be34 == 5'b00111
73307                   			,		~ Incr &amp; u_2723 == 5'b00011
73308                   			,	Incr &amp; u_cf7e == 5'b01111
73309                   			,	Incr &amp; u_c644 == 5'b00111
73310                   			,	Incr &amp; u_bd0a == 5'b00011
73311                   		}
73312                   		;
73313                   	always @( uFirstBurst_caseSel ) begin
73314      1/1          		case ( uFirstBurst_caseSel )
73315      1/1          			7'b0000001 : FirstBurst = 3'b011 ;
73316      1/1          			7'b0000010 : FirstBurst = 3'b101 ;
73317      1/1          			7'b0000100 : FirstBurst = 3'b111 ;
73318      <font color = "red">0/1     ==>  			7'b0001000 : FirstBurst = 3'b010 ;</font>
73319      <font color = "red">0/1     ==>  			7'b0010000 : FirstBurst = 3'b100 ;</font>
73320      <font color = "red">0/1     ==>  			7'b0100000 : FirstBurst = 3'b110 ;</font>
73321      1/1          			7'b1000000 : FirstBurst = 3'b000 ;
73322      1/1          			7'b0       : FirstBurst = 3'b001 ;
73323      <font color = "red">0/1     ==>  			default    : FirstBurst = 3'b000 ;</font>
73324                   		endcase
73325                   	end
73326                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73327      1/1          		if ( ! Sys_Clk_RstN )
73328      1/1          			HBurst &lt;= #1.0 ( 3'b0 );
73329      1/1          		else if ( HBurstCe )
73330      1/1          			HBurst &lt;= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
73331                   	assign Ahb_0_hmastlock = 1'b0;
73332                   	assign Prot = { GenLcl2_Req_User [1] , GenLcl2_Req_User [0] , GenLcl2_Req_User [4] , GenLcl2_Req_User [6] } ^ 4'b0001;
73333                   	assign HProt = Prot1;
73334                   	assign AhbA_0_HProt = HProt;
73335                   	assign Ahb_0_hprot = AhbA_0_HProt;
73336                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73337      1/1          		if ( ! Sys_Clk_RstN )
73338      1/1          			Prot1 &lt;= #1.0 ( 4'b0 );
73339      1/1          		else if ( CtlCe )
73340      1/1          			Prot1 &lt;= #1.0 ( Prot &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
73341                   	assign HSel2 = HSel;
73342                   	assign AhbA_0_HSel = HSel2;
73343                   	assign Ahb_0_hsel = AhbA_0_HSel;
73344                   	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud( .O( ReqFlowIdDec ) );
73345                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73346      1/1          		if ( ! Sys_Clk_RstN )
73347      1/1          			HSel &lt;= #1.0 ( 1'b0 );
73348      1/1          		else if ( CtlCe | GoToIdle )
73349      1/1          			HSel &lt;= #1.0 ( ~ { 1 { ( GoToIdle &amp; ~ ReqVld ) }  } &amp; ReqFlowIdDec );
                        MISSING_ELSE
73350                   	assign BeSize = { 3 { 1'b1 }  } &amp; 3'b010 | { 3 { 1'b0 }  } &amp; 3'b001;
73351                   	assign FirstSize = { 1'b0 , u_dade };
73352                   	assign HSize1 = HSize;
73353                   	assign HSize2 = HSize1;
73354                   	assign AhbA_0_HSize = HSize2;
73355                   	assign Ahb_0_hsize = AhbA_0_HSize;
73356                   	rsnoc_z_T_C_S_C_L_R_S_M_3 usm742( .I( { Len1A [1:0] , 1'b1 } ) , .O( u_8fbf ) );
73357                   	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_8fbf ) , .O( u_dade ) );
73358                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73359      1/1          		if ( ! Sys_Clk_RstN )
73360      1/1          			HSize &lt;= #1.0 ( 3'b0 );
73361      1/1          		else if ( HBurstCe | NewData )
73362      1/1          			HSize &lt;= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
73363                   	assign HTrans1 = HTrans;
73364                   	assign HTrans2 = HTrans1;
73365                   	assign AhbA_0_HTrans = HTrans2;
73366                   	assign Ahb_0_htrans = AhbA_0_HTrans;
73367                   	assign WD0Ce = NewData;
73368                   	assign WD1Ce = StWr &amp; HRdy;
73369                   	assign AhbA_0_HWBe = HWBe;
73370                   	assign Ahb_0_hwbe = AhbA_0_HWBe;
73371                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73372      1/1          		if ( ! Sys_Clk_RstN )
73373      1/1          			ReqBe &lt;= #1.0 ( 4'b0 );
73374      1/1          		else if ( WD0Ce )
73375      <font color = "red">0/1     ==>  			ReqBe &lt;= #1.0 ( GenLcl2_Req_Be );</font>
                        MISSING_ELSE
73376                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( ReqBe ) , .O( WBe ) );
73377                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73378      1/1          		if ( ! Sys_Clk_RstN )
73379      1/1          			HWBe &lt;= #1.0 ( 4'b0 );
73380      1/1          		else if ( WD1Ce )
73381      <font color = "red">0/1     ==>  			HWBe &lt;= #1.0 ( WBe &amp; ~ { 4 { 1'b0 }  } );</font>
                        MISSING_ELSE
73382                   	assign AhbA_0_HWData = HWData;
73383                   	assign Ahb_0_hwdata = AhbA_0_HWData;
73384                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73385      1/1          		if ( ! Sys_Clk_RstN )
73386      1/1          			ReqData &lt;= #1.0 ( 32'b0 );
73387      1/1          		else if ( WD0Ce )
73388      <font color = "red">0/1     ==>  			ReqData &lt;= #1.0 ( GenLcl2_Req_Data );</font>
                        MISSING_ELSE
73389                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( ReqData ) , .O( WData ) );
73390                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73391      1/1          		if ( ! Sys_Clk_RstN )
73392      1/1          			HWData &lt;= #1.0 ( 32'b0 );
73393      1/1          		else if ( WD1Ce )
73394      <font color = "red">0/1     ==>  			HWData &lt;= #1.0 ( WData &amp; ~ { 32 { 1'b0 }  } );</font>
                        MISSING_ELSE
73395                   	assign HWrite = FirstWrite1;
73396                   	assign AhbA_0_HWrite = HWrite;
73397                   	assign Ahb_0_hwrite = AhbA_0_HWrite;
73398                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73399      1/1          		if ( ! Sys_Clk_RstN )
73400      1/1          			FirstWrite1 &lt;= #1.0 ( 1'b0 );
73401      1/1          		else if ( CtlCe )
73402      1/1          			FirstWrite1 &lt;= #1.0 ( FirstWrite );
                        MISSING_ELSE
73403                   	assign NiuEmpty = 1'b1;
73404                   	assign Sys_Pwr_Idle = Sm_IDLE &amp; RspCnt == 2'b0;
73405                   	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
73406                   	assign WakeUp_Gen = GenLcl_Req_Vld;
73407                   	// synopsys translate_off
73408                   	// synthesis translate_off
73409                   	always @( posedge Sys_Clk )
73410      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73411      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspVld &amp; ~ RxRdy ) !== 1'b0 ) begin
73412      <font color = "grey">unreachable  </font>				dontStop = 0;
73413      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73414      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73415      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Resp FIFO overflow.&quot; );
73416      <font color = "grey">unreachable  </font>					$stop;
73417                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73418                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73419                   	// synthesis translate_on
73420                   	// synopsys translate_on
73421                   	// synopsys translate_off
73422                   	// synthesis translate_off
73423                   	always @( posedge Sys_Clk )
73424      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73425      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrLast1 &amp; ~ WrWait &amp; HRdy ) !== 1'b0 ) begin
73426      <font color = "grey">unreachable  </font>				dontStop = 0;
73427      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73428      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73429      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[AHB G2S][COVERAGE] iIf useStrb, (WrLast1 and not WrWait and HRdy) should never be true.&quot; );
73430      <font color = "grey">unreachable  </font>					$stop;
73431                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73432                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73433                   	// synthesis translate_on
73434                   	// synopsys translate_on
73435                   	// synopsys translate_off
73436                   	// synthesis translate_off
73437                   	always @( posedge Sys_Clk )
73438      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73439      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b10 &amp; RspCntInc &amp; ~ RspDone ) !== 1'b0 ) begin
73440      <font color = "grey">unreachable  </font>				dontStop = 0;
73441      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73442      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73443      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt overflow.&quot; );
73444      <font color = "grey">unreachable  </font>					$stop;
73445                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73446                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73447                   	// synthesis translate_on
73448                   	// synopsys translate_on
73449                   	// synopsys translate_off
73450                   	// synthesis translate_off
73451                   	always @( posedge Sys_Clk )
73452      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73453      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; ~ RspCntInc &amp; RspDone ) !== 1'b0 ) begin
73454      <font color = "grey">unreachable  </font>				dontStop = 0;
73455      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73456      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73457      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt underflow.&quot; );
73458      <font color = "grey">unreachable  </font>					$stop;
73459                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73460                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73461                   	// synthesis translate_on
73462                   	// synopsys translate_on
73463                   	// synopsys translate_off
73464                   	// synthesis translate_off
73465                   	always @( posedge Sys_Clk )
73466      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73467      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; RspCntInc &amp; RspDone ) !== 1'b0 ) begin
73468      <font color = "grey">unreachable  </font>				dontStop = 0;
73469      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73470      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73471      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;no response in 0 cycle&quot; );
73472      <font color = "grey">unreachable  </font>					$stop;
73473                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73474                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_37473_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod733.html#inst_tag_37473" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>26</td><td>20</td><td>76.92</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>26</td><td>20</td><td>76.92</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72907
 EXPRESSION (NoChange ? ({1'b0, GenLcl2_Req_Len1}) : Len1Round)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72982
 EXPRESSION (FirstNS ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72983
 EXPRESSION (RspDone ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73076
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73077
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73078
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73079
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73086
 EXPRESSION (RspStatusSel ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73093
 EXPRESSION (NewRd ? Len1A[6:2] : ((RdCnt - 5'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73192
 EXPRESSION (RspDone ? 3'b100 : 3'b011)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73193
 EXPRESSION (RspDone ? 3'b010 : 3'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73199
 EXPRESSION (u_e6c6 ? ReqVld : u_cc5c)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73303
 SUB-EXPRESSION (Incr ? (u_2191 == 5'b0) : (u_5e3 == 5'b1))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_37473_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod733.html#inst_tag_37473" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">43</td>
<td class="rt">24</td>
<td class="rt">55.81 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">516</td>
<td class="rt">366</td>
<td class="rt">70.93 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">184</td>
<td class="rt">71.32 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">182</td>
<td class="rt">70.54 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">43</td>
<td class="rt">24</td>
<td class="rt">55.81 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">516</td>
<td class="rt">366</td>
<td class="rt">70.93 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">184</td>
<td class="rt">71.32 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">182</td>
<td class="rt">70.54 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Ahb_0_haddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[23:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[31:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hmastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hprot[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hresp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hsel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_htrans[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwrite</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[23:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_37473_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod733.html#inst_tag_37473" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: CurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s1">
<td>Transitions</td>
<td class="rt">20</td>
<td class="rt">2</td>
<td class="rt">10.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: CurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">73265</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1</td>
<td class="rt">73230</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2</td>
<td class="rt">73231</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3</td>
<td class="rt">73232</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4</td>
<td class="rt">73233</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>'h0->'h1</td>
<td class="rt">73230</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h0->'h2</td>
<td class="rt">73231</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h3</td>
<td class="rt">73232</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h4</td>
<td class="rt">73233</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h0</td>
<td class="rt">73265</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h2</td>
<td class="rt">73231</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h3</td>
<td class="rt">73232</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h4</td>
<td class="rt">73233</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2->'h0</td>
<td class="rt">73265</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h1</td>
<td class="rt">73230</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h3</td>
<td class="rt">73232</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h4</td>
<td class="rt">73233</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h0</td>
<td class="rt">73265</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h1</td>
<td class="rt">73230</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h2</td>
<td class="rt">73231</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h4</td>
<td class="rt">73233</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h0</td>
<td class="rt">73265</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h1</td>
<td class="rt">73230</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h2</td>
<td class="rt">73231</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h3</td>
<td class="rt">73232</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_37473_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod733.html#inst_tag_37473" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_mem_ahb_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">137</td>
<td class="rt">108</td>
<td class="rt">78.83 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72907</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72982</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72983</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73076</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73077</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73078</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73079</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73086</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">73192</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">73193</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">73199</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73303</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72934</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72939</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72944</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">72949</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72954</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73090</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73098</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73114</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73119</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">73124</td>
<td class="rt">10</td>
<td class="rt">6</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73138</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73206</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73211</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73216</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">73229</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">73239</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">73247</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">73254</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">73269</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73276</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73285</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">73314</td>
<td class="rt">9</td>
<td class="rt">5</td>
<td class="rt">55.56 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73327</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73337</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73346</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73359</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">73372</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">73378</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">73385</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">73391</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73399</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72907      	assign Len1A = NoChange ? { 1'b0 , GenLcl2_Req_Len1 } : Len1Round;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72982      	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72983      	assign u_c11d = RspDone ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73076      	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73077      	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73078      	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73079      	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73086      	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
           	                                         <font color = "red">-1-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73192      	assign u_2293 = RspDone ? 3'b100 : 3'b011;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73193      	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73199      	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73303      	assign uFirstBurst_caseSel =
           	                            
73304      		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
           		 		       <font color = "red">-1-</font>  
           		 		       <font color = "green">==></font>  
           		 		       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72934      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72935      			WrLast1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72936      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
72937      			WrLast1 <= #1.0 ( PrvWrLast1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72939      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72940      			u_5d16 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72941      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
72942      			u_5d16 <= #1.0 ( RdEnd & Sm_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72944      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72945      			WrWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72946      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
72947      			WrWait <= #1.0 ( Trans & StWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72949      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72950      			ErrReg <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72951      		else if ( EnErrReg )
           		     <font color = "red">-2-</font>  
72952      			ErrReg <= #1.0 ( ~ WrLast1 & WrErr );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72954      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72955      			RdWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72956      		else if ( HRdy )
           		     <font color = "green">-2-</font>  
72957      			RdWait <= #1.0 ( Trans_and_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73090      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73091      			RdCnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
73092      		else if ( NewRd | Trans_and_RD & HRdy )
           		     <font color = "green">-2-</font>  
73093      			RdCnt <= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73098      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73099      			RspCnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
73100      		else	RspCnt <= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73114      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73115      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
73116      		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
73117      			First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73119      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73120      			Wrap2 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73121      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73122      			Wrap2 <= #1.0 ( ~ Incr & u_98d1 == 5'b00001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73124      		case ( uu_18df_caseSel )
           		<font color = "red">-1-</font>               
73125      			9'b000000001 : u_18df = HTrans ;
           <font color = "green">			==></font>
73126      			9'b000000010 : u_18df = u_ee5d ;
           <font color = "green">			==></font>
73127      			9'b000000100 : u_18df = u_c11d ;
           <font color = "red">			==></font>
73128      			9'b000001000 : u_18df = HTrans ;
           <font color = "green">			==></font>
73129      			9'b000010000 : u_18df = u_6bc1 ;
           <font color = "green">			==></font>
73130      			9'b000100000 : u_18df = u_527c ;
           <font color = "green">			==></font>
73131      			9'b001000000 : u_18df = HTrans ;
           <font color = "red">			==></font>
73132      			9'b010000000 : u_18df = u_7ea9 ;
           <font color = "red">			==></font>
73133      			9'b100000000 : u_18df = u_a507 ;
           <font color = "red">			==></font>
73134      			default      : u_18df = 2'b00 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>9'b000000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000000100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000001000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000010000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000100000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b001000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b010000000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b100000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73138      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73139      			HTrans <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
73140      		else	HTrans <= #1.0 ( u_18df );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73206      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73207      			u_4ba3 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
73208      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73209      			u_4ba3 <= #1.0 ( Len1A [6:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73211      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73212      			u_d040 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73213      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73214      			u_d040 <= #1.0 ( Incr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73216      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73217      			WrLast0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73218      		else if ( ReqRdy )
           		     <font color = "green">-2-</font>  
73219      			WrLast0 <= #1.0 ( NewData & GenLcl2_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73229      		case ( uFromIdle_caseSel )
           		<font color = "red">-1-</font>                 
73230      			4'b0001 : FromIdle = 3'b001 ;
           <font color = "red">			==></font>
73231      			4'b0010 : FromIdle = 3'b010 ;
           <font color = "green">			==></font>
73232      			4'b0100 : FromIdle = 3'b011 ;
           <font color = "red">			==></font>
73233      			4'b1000 : FromIdle = 3'b100 ;
           <font color = "green">			==></font>
73234      			4'b0    : FromIdle = 3'b000 ;
           <font color = "green">			==></font>
73235      			default : FromIdle = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73239      		case ( uFromWR_caseSel )
           		<font color = "red">-1-</font>               
73240      			1'b1    : FromWR = FromIdle ;
           <font color = "red">			==></font>
73241      			1'b0    : FromWR = 3'b100 ;
           <font color = "green">			==></font>
73242      			default : FromWR = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73247      		case ( uu_9fad_caseSel )
           		<font color = "red">-1-</font>               
73248      			1'b1    : u_9fad = FromIdle ;
           <font color = "green">			==></font>
73249      			1'b0    : u_9fad = 3'b010 ;
           <font color = "green">			==></font>
73250      			default : u_9fad = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73254      		case ( CurState )
           		<font color = "red">-1-</font>  
73255      			3'b100  : NextState = FromWR ;
           <font color = "red">			==></font>
73256      			3'b011  : NextState = u_2293 ;
           <font color = "red">			==></font>
73257      			3'b010  : NextState = u_9fad ;
           <font color = "green">			==></font>
73258      			3'b001  : NextState = u_6b1e ;
           <font color = "red">			==></font>
73259      			3'b0    : NextState = FromIdle ;
           <font color = "green">			==></font>
73260      			default : NextState = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73264      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73265      			CurState <= #1.0 ( 3'b000 );
           <font color = "green">			==></font>
73266      		else	CurState <= #1.0 ( NextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73269      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
73270      			1'b1    : u_cc5c = u_ac17 ;
           <font color = "green">			==></font>
73271      			1'b0    : u_cc5c = 1'b0 ;
           <font color = "green">			==></font>
73272      			default : u_cc5c = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73276      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73277      			AddrHigh <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
73278      		else if ( AddrHighCe )
           		     <font color = "green">-2-</font>  
73279      			AddrHigh <=
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73285      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73286      			AddrLow <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
73287      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73288      			AddrLow <= #1.0 ( AddrA [1:0] & ~ { 2 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73314      		case ( uFirstBurst_caseSel )
           		<font color = "red">-1-</font>                   
73315      			7'b0000001 : FirstBurst = 3'b011 ;
           <font color = "green">			==></font>
73316      			7'b0000010 : FirstBurst = 3'b101 ;
           <font color = "green">			==></font>
73317      			7'b0000100 : FirstBurst = 3'b111 ;
           <font color = "green">			==></font>
73318      			7'b0001000 : FirstBurst = 3'b010 ;
           <font color = "red">			==></font>
73319      			7'b0010000 : FirstBurst = 3'b100 ;
           <font color = "red">			==></font>
73320      			7'b0100000 : FirstBurst = 3'b110 ;
           <font color = "red">			==></font>
73321      			7'b1000000 : FirstBurst = 3'b000 ;
           <font color = "green">			==></font>
73322      			7'b0       : FirstBurst = 3'b001 ;
           <font color = "green">			==></font>
73323      			default    : FirstBurst = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>7'b0000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73327      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73328      			HBurst <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
73329      		else if ( HBurstCe )
           		     <font color = "green">-2-</font>  
73330      			HBurst <= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73337      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73338      			Prot1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73339      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73340      			Prot1 <= #1.0 ( Prot & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73346      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73347      			HSel <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73348      		else if ( CtlCe | GoToIdle )
           		     <font color = "green">-2-</font>  
73349      			HSel <= #1.0 ( ~ { 1 { ( GoToIdle & ~ ReqVld ) }  } & ReqFlowIdDec );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73359      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73360      			HSize <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
73361      		else if ( HBurstCe | NewData )
           		     <font color = "green">-2-</font>  
73362      			HSize <= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73372      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73373      			ReqBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73374      		else if ( WD0Ce )
           		     <font color = "red">-2-</font>  
73375      			ReqBe <= #1.0 ( GenLcl2_Req_Be );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73378      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73379      			HWBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73380      		else if ( WD1Ce )
           		     <font color = "red">-2-</font>  
73381      			HWBe <= #1.0 ( WBe & ~ { 4 { 1'b0 }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73385      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73386      			ReqData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
73387      		else if ( WD0Ce )
           		     <font color = "red">-2-</font>  
73388      			ReqData <= #1.0 ( GenLcl2_Req_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73391      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73392      			HWData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
73393      		else if ( WD1Ce )
           		     <font color = "red">-2-</font>  
73394      			HWData <= #1.0 ( WData & ~ { 32 { 1'b0 }  } );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73399      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73400      			FirstWrite1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73401      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73402      			FirstWrite1 <= #1.0 ( FirstWrite );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_37474'>
<a name="inst_tag_37474_Line"></a>
<b>Line Coverage for Instance : <a href="mod733.html#inst_tag_37474" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>144</td><td>125</td><td>86.81</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72934</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72939</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72944</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72949</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>72954</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73098</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73114</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73119</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>73124</td><td>11</td><td>4</td><td>36.36</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73138</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73206</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73211</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73216</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>73229</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73239</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73247</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>73254</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73264</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>73269</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73276</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73285</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>73314</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73327</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73337</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73346</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73359</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73372</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73378</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73385</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73391</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>73399</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73410</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73424</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73438</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73452</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>73466</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
72933                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72934      1/1          		if ( ! Sys_Clk_RstN )
72935      1/1          			WrLast1 &lt;= #1.0 ( 1'b0 );
72936      1/1          		else if ( HRdy )
72937      1/1          			WrLast1 &lt;= #1.0 ( PrvWrLast1 );
                   <font color = "red">==>  MISSING_ELSE</font>
72938                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72939      1/1          		if ( ! Sys_Clk_RstN )
72940      1/1          			u_5d16 &lt;= #1.0 ( 1'b0 );
72941      1/1          		else if ( HRdy )
72942      1/1          			u_5d16 &lt;= #1.0 ( RdEnd &amp; Sm_RD );
                   <font color = "red">==>  MISSING_ELSE</font>
72943                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72944      1/1          		if ( ! Sys_Clk_RstN )
72945      1/1          			WrWait &lt;= #1.0 ( 1'b0 );
72946      1/1          		else if ( HRdy )
72947      1/1          			WrWait &lt;= #1.0 ( Trans &amp; StWr );
                   <font color = "red">==>  MISSING_ELSE</font>
72948                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72949      1/1          		if ( ! Sys_Clk_RstN )
72950      1/1          			ErrReg &lt;= #1.0 ( 1'b0 );
72951      1/1          		else if ( EnErrReg )
72952      1/1          			ErrReg &lt;= #1.0 ( ~ WrLast1 &amp; WrErr );
                        MISSING_ELSE
72953                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
72954      1/1          		if ( ! Sys_Clk_RstN )
72955      1/1          			RdWait &lt;= #1.0 ( 1'b0 );
72956      1/1          		else if ( HRdy )
72957      1/1          			RdWait &lt;= #1.0 ( Trans_and_RD );
                   <font color = "red">==>  MISSING_ELSE</font>
72958                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_123( .I( HRData1 ) , .O( HRData ) );
72959                   	rsnoc_z_H_R_U_F_U_0595cd05_A34 Rspf(
72960                   		.Count( )
72961                   	,	.Rx_Data( RxData )
72962                   	,	.RxRdy( RxRdy )
72963                   	,	.RxVld( RspVld )
72964                   	,	.Sys_Clk( Sys_Clk )
72965                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
72966                   	,	.Sys_Clk_En( Sys_Clk_En )
72967                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
72968                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
72969                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
72970                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
72971                   	,	.Sys_Pwr_Idle( )
72972                   	,	.Sys_Pwr_WakeUp( )
72973                   	,	.Tx_Data( TxData )
72974                   	,	.TxRdy( GenLcl2_Rsp_Rdy )
72975                   	,	.TxVld( GenLcl2_Rsp_Vld )
72976                   	);
72977                   	assign RspDone = GenLcl2_Rsp_Vld &amp; GenLcl2_Rsp_Rdy;
72978                   	assign COk = RspCnt == 2'b0 | RspCnt == 2'b01 &amp; ( RspDone | ~ RspCntInc );
72979                   	assign Sm_RDW = CurState == 3'b001;
72980                   	assign Sm_WRW = CurState == 3'b011;
72981                   	assign FirstNS = ReqVld &amp; COk;
72982                   	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
72983                   	assign u_c11d = RspDone ? 2'b10 : 2'b00;
72984                   	assign u_98d1 = Len1A [6:2];
72985                   	rsnoc_z_H_R_G_U_Q_U_ed8215fdfd uued8215fdfd(
72986                   		.GenLcl_Req_Addr( u_Req_Addr )
72987                   	,	.GenLcl_Req_Be( u_Req_Be )
72988                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
72989                   	,	.GenLcl_Req_Data( u_Req_Data )
72990                   	,	.GenLcl_Req_Last( u_Req_Last )
72991                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
72992                   	,	.GenLcl_Req_Lock( u_Req_Lock )
72993                   	,	.GenLcl_Req_Opc( u_Req_Opc )
72994                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
72995                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
72996                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
72997                   	,	.GenLcl_Req_User( u_Req_User )
72998                   	,	.GenLcl_Req_Vld( u_Req_Vld )
72999                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
73000                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
73001                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
73002                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
73003                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
73004                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
73005                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
73006                   	,	.GenPrt_Req_Be( Gen_Req_Be )
73007                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
73008                   	,	.GenPrt_Req_Data( Gen_Req_Data )
73009                   	,	.GenPrt_Req_Last( Gen_Req_Last )
73010                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
73011                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
73012                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
73013                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
73014                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
73015                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
73016                   	,	.GenPrt_Req_User( Gen_Req_User )
73017                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
73018                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
73019                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
73020                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
73021                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
73022                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
73023                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
73024                   	,	.Sys_Clk( Sys_Clk )
73025                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
73026                   	,	.Sys_Clk_En( Sys_Clk_En )
73027                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
73028                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
73029                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
73030                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
73031                   	,	.Sys_Pwr_Idle( u_35_Idle )
73032                   	,	.Sys_Pwr_WakeUp( u_35_WakeUp )
73033                   	);
73034                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6(
73035                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
73036                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
73037                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
73038                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
73039                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
73040                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
73041                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
73042                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
73043                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
73044                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
73045                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
73046                   	,	.GenLcl_Req_User( GenLcl_Req_User )
73047                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
73048                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
73049                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
73050                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
73051                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
73052                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
73053                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
73054                   	,	.GenPrt_Req_Addr( u_Req_Addr )
73055                   	,	.GenPrt_Req_Be( u_Req_Be )
73056                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
73057                   	,	.GenPrt_Req_Data( u_Req_Data )
73058                   	,	.GenPrt_Req_Last( u_Req_Last )
73059                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
73060                   	,	.GenPrt_Req_Lock( u_Req_Lock )
73061                   	,	.GenPrt_Req_Opc( u_Req_Opc )
73062                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
73063                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
73064                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
73065                   	,	.GenPrt_Req_User( u_Req_User )
73066                   	,	.GenPrt_Req_Vld( u_Req_Vld )
73067                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
73068                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
73069                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
73070                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
73071                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
73072                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
73073                   	);
73074                   	assign CtlCe = First &amp; ReqVld &amp; ReqRdy;
73075                   	assign WrapEnd = Wrap2;
73076                   	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
73077                   	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
73078                   	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
73079                   	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
73080                   	assign Trans = HTrans [1];
73081                   	assign Req1Rdy = ReqRdy;
73082                   	assign GenLcl2_Req_Rdy = Req1Rdy;
73083                   	assign GenLcl2_Rsp_Data = TxData [31:0];
73084                   	assign GenLcl2_Rsp_Last = TxData [33];
73085                   	assign RspStatusSel = TxData [32];
73086                   	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
73087                   	rsnoc_z_T_C_S_C_L_R_S_M_2 usm( .I( GenLcl2_Req_Len1 [1:0] ) , .O( u_761f ) );
73088                   	rsnoc_z_T_C_S_C_L_R_C_3465c9ee_2 uc3465c9ee( .I( u_761f ) , .O( u_a58e ) );
73089                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73090      1/1          		if ( ! Sys_Clk_RstN )
73091      1/1          			RdCnt &lt;= #1.0 ( 5'b0 );
73092      1/1          		else if ( NewRd | Trans_and_RD &amp; HRdy )
73093      1/1          			RdCnt &lt;= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
                        MISSING_ELSE
73094                   	rsnoc_z_T_C_S_C_L_R_Mm_Dba6b2_O1 ummdba6b2(
73095                   		.Dflt( 1'b0 ) , .I_010( RdEnd &amp; Trans ) , .I_100( WrLast0 ) , .O( GoToIdle1 ) , .Sel( CurState )
73096                   	);
73097                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73098      1/1          		if ( ! Sys_Clk_RstN )
73099      1/1          			RspCnt &lt;= #1.0 ( 2'b0 );
73100      1/1          		else	RspCnt &lt;= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
73101                   	assign uu_18df_caseSel =
73102                   		{					Sm_WR &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ ReqVld
73103                   			,			Sm_WR &amp; ~ GoToIdle1 &amp; ( ~ Trans | HRdy ) &amp; ReqVld
73104                   			,		Sm_WR &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ ReqVld )
73105                   			,				Sm_RD &amp; ~ GoToIdle1 &amp; Trans &amp; HRdy &amp; ~ COk
73106                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? HRdy &amp; COk : RspDone )
73107                   			,		Sm_RD &amp; ~ GoToIdle1 &amp; ( Trans ? ~ HRdy : ~ RspDone )
73108                   			,	( Sm_RDW | Sm_WRW )
73109                   			,	( Sm_IDLE | GoToIdle1 &amp; HRdy )
73110                   			,	GoToIdle1 &amp; ~ HRdy
73111                   		}
73112                   		;
73113                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73114      1/1          		if ( ! Sys_Clk_RstN )
73115      1/1          			First &lt;= #1.0 ( 1'b1 );
73116      1/1          		else if ( GenLcl_Req_Vld &amp; GenLcl_Req_Rdy )
73117      1/1          			First &lt;= #1.0 ( GenLcl_Req_Last );
                        MISSING_ELSE
73118                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73119      1/1          		if ( ! Sys_Clk_RstN )
73120      1/1          			Wrap2 &lt;= #1.0 ( 1'b0 );
73121      1/1          		else if ( CtlCe )
73122      1/1          			Wrap2 &lt;= #1.0 ( ~ Incr &amp; u_98d1 == 5'b00001 );
                        MISSING_ELSE
73123                   	always @( HTrans or u_527c or u_6bc1 or u_7ea9 or u_a507 or u_c11d or u_ee5d or uu_18df_caseSel ) begin
73124      1/1          		case ( uu_18df_caseSel )
73125      <font color = "red">0/1     ==>  			9'b000000001 : u_18df = HTrans ;</font>
73126      1/1          			9'b000000010 : u_18df = u_ee5d ;
73127      <font color = "red">0/1     ==>  			9'b000000100 : u_18df = u_c11d ;</font>
73128      <font color = "red">0/1     ==>  			9'b000001000 : u_18df = HTrans ;</font>
73129      <font color = "red">0/1     ==>  			9'b000010000 : u_18df = u_6bc1 ;</font>
73130      <font color = "red">0/1     ==>  			9'b000100000 : u_18df = u_527c ;</font>
73131      <font color = "red">0/1     ==>  			9'b001000000 : u_18df = HTrans ;</font>
73132      1/1          			9'b010000000 : u_18df = u_7ea9 ;
73133      <font color = "red">0/1     ==>  			9'b100000000 : u_18df = u_a507 ;</font>
73134      1/1          			default      : u_18df = 2'b00 ;
73135                   		endcase
73136                   	end
73137                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73138      1/1          		if ( ! Sys_Clk_RstN )
73139      1/1          			HTrans &lt;= #1.0 ( 2'b0 );
73140      1/1          		else	HTrans &lt;= #1.0 ( u_18df );
73141                   	rsnoc_z_T_C_S_C_L_R_Mm_D164b2_O1 ummd164b2(
73142                   		.Dflt( 1'b0 )
73143                   	,	.I_000( 1'b1 )
73144                   	,	.I_010( Trans &amp; HRdy &amp; RdEnd )
73145                   	,	.I_100( ~ Trans | HRdy )
73146                   	,	.O( ReqRdy )
73147                   	,	.Sel( CurState )
73148                   	);
73149                   	rsnoc_z_H_R_G_U_P_U_412e09d6 uu412e09d6_116(
73150                   		.GenLcl_Req_Addr( GenLcl2_Req_Addr )
73151                   	,	.GenLcl_Req_Be( GenLcl2_Req_Be )
73152                   	,	.GenLcl_Req_BurstType( GenLcl2_Req_BurstType )
73153                   	,	.GenLcl_Req_Data( GenLcl2_Req_Data )
73154                   	,	.GenLcl_Req_Last( GenLcl2_Req_Last )
73155                   	,	.GenLcl_Req_Len1( GenLcl2_Req_Len1 )
73156                   	,	.GenLcl_Req_Lock( GenLcl2_Req_Lock )
73157                   	,	.GenLcl_Req_Opc( GenLcl2_Req_Opc )
73158                   	,	.GenLcl_Req_Rdy( GenLcl2_Req_Rdy )
73159                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl2_Req_SeqUnOrdered )
73160                   	,	.GenLcl_Req_SeqUnique( GenLcl2_Req_SeqUnique )
73161                   	,	.GenLcl_Req_User( GenLcl2_Req_User )
73162                   	,	.GenLcl_Req_Vld( GenLcl2_Req_Vld )
73163                   	,	.GenLcl_Rsp_Data( GenLcl2_Rsp_Data )
73164                   	,	.GenLcl_Rsp_Last( GenLcl2_Rsp_Last )
73165                   	,	.GenLcl_Rsp_Rdy( GenLcl2_Rsp_Rdy )
73166                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
73167                   	,	.GenLcl_Rsp_Status( GenLcl2_Rsp_Status )
73168                   	,	.GenLcl_Rsp_Vld( GenLcl2_Rsp_Vld )
73169                   	,	.GenPrt_Req_Addr( GenLcl_Req_Addr )
73170                   	,	.GenPrt_Req_Be( GenLcl_Req_Be )
73171                   	,	.GenPrt_Req_BurstType( GenLcl_Req_BurstType )
73172                   	,	.GenPrt_Req_Data( GenLcl_Req_Data )
73173                   	,	.GenPrt_Req_Last( GenLcl_Req_Last )
73174                   	,	.GenPrt_Req_Len1( GenLcl_Req_Len1 )
73175                   	,	.GenPrt_Req_Lock( GenLcl_Req_Lock )
73176                   	,	.GenPrt_Req_Opc( GenLcl_Req_Opc )
73177                   	,	.GenPrt_Req_Rdy( GenLcl_Req_Rdy )
73178                   	,	.GenPrt_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
73179                   	,	.GenPrt_Req_SeqUnique( GenLcl_Req_SeqUnique )
73180                   	,	.GenPrt_Req_User( GenLcl_Req_User )
73181                   	,	.GenPrt_Req_Vld( GenLcl_Req_Vld )
73182                   	,	.GenPrt_Rsp_Data( GenLcl_Rsp_Data )
73183                   	,	.GenPrt_Rsp_Last( GenLcl_Rsp_Last )
73184                   	,	.GenPrt_Rsp_Rdy( GenLcl_Rsp_Rdy )
73185                   	,	.GenPrt_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
73186                   	,	.GenPrt_Rsp_Status( GenLcl_Rsp_Status )
73187                   	,	.GenPrt_Rsp_Vld( GenLcl_Rsp_Vld )
73188                   	);
73189                   	assign Req1Vld = GenLcl2_Req_Vld;
73190                   	assign ReqVld = Req1Vld;
73191                   	assign NewData = ReqVld &amp; ReqRdy &amp; ( ~ First | FirstWrite );
73192                   	assign u_2293 = RspDone ? 3'b100 : 3'b011;
73193                   	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
73194                   	assign Sm_IDLE = CurState == 3'b000;
73195                   	assign GoToIdle = GoToIdle1 &amp; HRdy;
73196                   	assign u_52d8 = Sm_IDLE | GoToIdle;
73197                   	assign u_ac17 = Trans &amp; HRdy;
73198                   	assign u_e6c6 = Sm_IDLE | GoToIdle;
73199                   	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
73200                   	assign HAddr = { AddrHigh , AddrLow };
73201                   	assign HAddr1 = HAddr;
73202                   	assign HAddr2 = HAddr1;
73203                   	assign AhbA_0_HAddr = HAddr2;
73204                   	assign Ahb_0_haddr = AhbA_0_HAddr;
73205                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73206      1/1          		if ( ! Sys_Clk_RstN )
73207      1/1          			u_4ba3 &lt;= #1.0 ( 5'b0 );
73208      1/1          		else if ( CtlCe )
73209      1/1          			u_4ba3 &lt;= #1.0 ( Len1A [6:2] );
                        MISSING_ELSE
73210                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73211      1/1          		if ( ! Sys_Clk_RstN )
73212      1/1          			u_d040 &lt;= #1.0 ( 1'b0 );
73213      1/1          		else if ( CtlCe )
73214      1/1          			u_d040 &lt;= #1.0 ( Incr );
                        MISSING_ELSE
73215                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73216      1/1          		if ( ! Sys_Clk_RstN )
73217      1/1          			WrLast0 &lt;= #1.0 ( 1'b0 );
73218      1/1          		else if ( ReqRdy )
73219      1/1          			WrLast0 &lt;= #1.0 ( NewData &amp; GenLcl2_Req_Last );
                   <font color = "red">==>  MISSING_ELSE</font>
73220                   	assign uFromWR_caseSel = { WrLast0 &amp; HRdy } ;
73221                   	assign uFromIdle_caseSel =
73222                   		{			ReqVld &amp; FirstWrite &amp; COk
73223                   			,		ReqVld &amp; FirstWrite &amp; ~ COk
73224                   			,		ReqVld &amp; ~ FirstWrite &amp; COk
73225                   			,		ReqVld &amp; ~ FirstWrite &amp; ~ COk
73226                   		}
73227                   		;
73228                   	always @( uFromIdle_caseSel ) begin
73229      1/1          		case ( uFromIdle_caseSel )
73230      <font color = "red">0/1     ==>  			4'b0001 : FromIdle = 3'b001 ;</font>
73231      1/1          			4'b0010 : FromIdle = 3'b010 ;
73232      <font color = "red">0/1     ==>  			4'b0100 : FromIdle = 3'b011 ;</font>
73233      1/1          			4'b1000 : FromIdle = 3'b100 ;
73234      1/1          			4'b0    : FromIdle = 3'b000 ;
73235      <font color = "red">0/1     ==>  			default : FromIdle = 3'b000 ;</font>
73236                   		endcase
73237                   	end
73238                   	always @( FromIdle or uFromWR_caseSel ) begin
73239      1/1          		case ( uFromWR_caseSel )
73240      1/1          			1'b1    : FromWR = FromIdle ;
73241      1/1          			1'b0    : FromWR = 3'b100 ;
73242      1/1          			default : FromWR = 3'b000 ;
73243                   		endcase
73244                   	end
73245                   	assign uu_9fad_caseSel = { RdEnd &amp; Trans &amp; HRdy } ;
73246                   	always @( FromIdle or uu_9fad_caseSel ) begin
73247      1/1          		case ( uu_9fad_caseSel )
73248      1/1          			1'b1    : u_9fad = FromIdle ;
73249      1/1          			1'b0    : u_9fad = 3'b010 ;
73250      1/1          			default : u_9fad = 3'b000 ;
73251                   		endcase
73252                   	end
73253                   	always @( CurState  or FromIdle  or FromWR  or u_2293  or u_6b1e  or u_9fad ) begin
73254      1/1          		case ( CurState )
73255      1/1          			3'b100  : NextState = FromWR ;
73256      <font color = "red">0/1     ==>  			3'b011  : NextState = u_2293 ;</font>
73257      1/1          			3'b010  : NextState = u_9fad ;
73258      <font color = "red">0/1     ==>  			3'b001  : NextState = u_6b1e ;</font>
73259      1/1          			3'b0    : NextState = FromIdle ;
73260      1/1          			default : NextState = 3'b000 ;
73261                   		endcase
73262                   	end
73263                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73264      1/1          		if ( ! Sys_Clk_RstN )
73265      1/1          			CurState &lt;= #1.0 ( 3'b000 );
73266      1/1          		else	CurState &lt;= #1.0 ( NextState );
73267                   	assign uu_cc5c_caseSel = { ( Sm_RD | Sm_WR ) } ;
73268                   	always @( u_ac17 or uu_cc5c_caseSel ) begin
73269      1/1          		case ( uu_cc5c_caseSel )
73270      1/1          			1'b1    : u_cc5c = u_ac17 ;
73271      1/1          			1'b0    : u_cc5c = 1'b0 ;
73272      <font color = "red">0/1     ==>  			default : u_cc5c = 1'b0 ;</font>
73273                   		endcase
73274                   	end
73275                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73276      1/1          		if ( ! Sys_Clk_RstN )
73277      1/1          			AddrHigh &lt;= #1.0 ( 30'b0 );
73278      1/1          		else if ( AddrHighCe )
73279      1/1          			AddrHigh &lt;=
                        MISSING_ELSE
73280                   				#1.0
73281                   				(		( u_52d8 ? AddrA [31:2] : ~ LenMask &amp; AddrHigh | LenMask &amp; AddrHigh + 30'b000000000000000000000000000001 )
73282                   					&amp;	~ { 30 { 1'b0 }  }
73283                   				);
73284                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73285      1/1          		if ( ! Sys_Clk_RstN )
73286      1/1          			AddrLow &lt;= #1.0 ( 2'b0 );
73287      1/1          		else if ( CtlCe )
73288      1/1          			AddrLow &lt;= #1.0 ( AddrA [1:0] &amp; ~ { 2 { 1'b0 }  } );
                        MISSING_ELSE
73289                   	assign u_5e3 = Len1A [6:2];
73290                   	assign u_2191 = Len1A [6:2];
73291                   	assign u_93ba = Len1A [6:2];
73292                   	assign u_be34 = Len1A [6:2];
73293                   	assign u_2723 = Len1A [6:2];
73294                   	assign u_cf7e = Len1A [6:2];
73295                   	assign u_c644 = Len1A [6:2];
73296                   	assign u_bd0a = Len1A [6:2];
73297                   	assign FirstBurstSel = ( Sm_IDLE | GoToIdle );
73298                   	assign HBurstCe = ReqVld &amp; ( Sm_IDLE | GoToIdle );
73299                   	assign HBurst1 = HBurst;
73300                   	assign HBurst2 = HBurst1;
73301                   	assign AhbA_0_HBurst = HBurst2;
73302                   	assign Ahb_0_hburst = AhbA_0_HBurst;
73303                   	assign uFirstBurst_caseSel =
73304                   		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
73305                   			,		~ Incr &amp; u_93ba == 5'b01111
73306                   			,		~ Incr &amp; u_be34 == 5'b00111
73307                   			,		~ Incr &amp; u_2723 == 5'b00011
73308                   			,	Incr &amp; u_cf7e == 5'b01111
73309                   			,	Incr &amp; u_c644 == 5'b00111
73310                   			,	Incr &amp; u_bd0a == 5'b00011
73311                   		}
73312                   		;
73313                   	always @( uFirstBurst_caseSel ) begin
73314      1/1          		case ( uFirstBurst_caseSel )
73315      <font color = "red">0/1     ==>  			7'b0000001 : FirstBurst = 3'b011 ;</font>
73316      <font color = "red">0/1     ==>  			7'b0000010 : FirstBurst = 3'b101 ;</font>
73317      <font color = "red">0/1     ==>  			7'b0000100 : FirstBurst = 3'b111 ;</font>
73318      <font color = "red">0/1     ==>  			7'b0001000 : FirstBurst = 3'b010 ;</font>
73319      <font color = "red">0/1     ==>  			7'b0010000 : FirstBurst = 3'b100 ;</font>
73320      <font color = "red">0/1     ==>  			7'b0100000 : FirstBurst = 3'b110 ;</font>
73321      1/1          			7'b1000000 : FirstBurst = 3'b000 ;
73322      1/1          			7'b0       : FirstBurst = 3'b001 ;
73323      1/1          			default    : FirstBurst = 3'b000 ;
73324                   		endcase
73325                   	end
73326                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73327      1/1          		if ( ! Sys_Clk_RstN )
73328      1/1          			HBurst &lt;= #1.0 ( 3'b0 );
73329      1/1          		else if ( HBurstCe )
73330      1/1          			HBurst &lt;= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
73331                   	assign Ahb_0_hmastlock = 1'b0;
73332                   	assign Prot = { GenLcl2_Req_User [1] , GenLcl2_Req_User [0] , GenLcl2_Req_User [4] , GenLcl2_Req_User [6] } ^ 4'b0001;
73333                   	assign HProt = Prot1;
73334                   	assign AhbA_0_HProt = HProt;
73335                   	assign Ahb_0_hprot = AhbA_0_HProt;
73336                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73337      1/1          		if ( ! Sys_Clk_RstN )
73338      1/1          			Prot1 &lt;= #1.0 ( 4'b0 );
73339      1/1          		else if ( CtlCe )
73340      1/1          			Prot1 &lt;= #1.0 ( Prot &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
73341                   	assign HSel2 = HSel;
73342                   	assign AhbA_0_HSel = HSel2;
73343                   	assign Ahb_0_hsel = AhbA_0_HSel;
73344                   	rsnoc_z_T_C_S_C_L_R_D_z_F0t1 ud( .O( ReqFlowIdDec ) );
73345                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73346      1/1          		if ( ! Sys_Clk_RstN )
73347      1/1          			HSel &lt;= #1.0 ( 1'b0 );
73348      1/1          		else if ( CtlCe | GoToIdle )
73349      1/1          			HSel &lt;= #1.0 ( ~ { 1 { ( GoToIdle &amp; ~ ReqVld ) }  } &amp; ReqFlowIdDec );
                        MISSING_ELSE
73350                   	assign BeSize = { 3 { 1'b1 }  } &amp; 3'b010 | { 3 { 1'b0 }  } &amp; 3'b001;
73351                   	assign FirstSize = { 1'b0 , u_dade };
73352                   	assign HSize1 = HSize;
73353                   	assign HSize2 = HSize1;
73354                   	assign AhbA_0_HSize = HSize2;
73355                   	assign Ahb_0_hsize = AhbA_0_HSize;
73356                   	rsnoc_z_T_C_S_C_L_R_S_M_3 usm742( .I( { Len1A [1:0] , 1'b1 } ) , .O( u_8fbf ) );
73357                   	rsnoc_z_T_C_S_C_L_R_E_z_3 ue( .I( u_8fbf ) , .O( u_dade ) );
73358                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73359      1/1          		if ( ! Sys_Clk_RstN )
73360      1/1          			HSize &lt;= #1.0 ( 3'b0 );
73361      1/1          		else if ( HBurstCe | NewData )
73362      1/1          			HSize &lt;= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) &amp; ~ { 3 { 1'b0 }  } );
                        MISSING_ELSE
73363                   	assign HTrans1 = HTrans;
73364                   	assign HTrans2 = HTrans1;
73365                   	assign AhbA_0_HTrans = HTrans2;
73366                   	assign Ahb_0_htrans = AhbA_0_HTrans;
73367                   	assign WD0Ce = NewData;
73368                   	assign WD1Ce = StWr &amp; HRdy;
73369                   	assign AhbA_0_HWBe = HWBe;
73370                   	assign Ahb_0_hwbe = AhbA_0_HWBe;
73371                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73372      1/1          		if ( ! Sys_Clk_RstN )
73373      1/1          			ReqBe &lt;= #1.0 ( 4'b0 );
73374      1/1          		else if ( WD0Ce )
73375      1/1          			ReqBe &lt;= #1.0 ( GenLcl2_Req_Be );
                        MISSING_ELSE
73376                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( ReqBe ) , .O( WBe ) );
73377                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73378      1/1          		if ( ! Sys_Clk_RstN )
73379      1/1          			HWBe &lt;= #1.0 ( 4'b0 );
73380      1/1          		else if ( WD1Ce )
73381      1/1          			HWBe &lt;= #1.0 ( WBe &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
73382                   	assign AhbA_0_HWData = HWData;
73383                   	assign Ahb_0_hwdata = AhbA_0_HWData;
73384                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73385      1/1          		if ( ! Sys_Clk_RstN )
73386      1/1          			ReqData &lt;= #1.0 ( 32'b0 );
73387      1/1          		else if ( WD0Ce )
73388      1/1          			ReqData &lt;= #1.0 ( GenLcl2_Req_Data );
                        MISSING_ELSE
73389                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( ReqData ) , .O( WData ) );
73390                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73391      1/1          		if ( ! Sys_Clk_RstN )
73392      1/1          			HWData &lt;= #1.0 ( 32'b0 );
73393      1/1          		else if ( WD1Ce )
73394      1/1          			HWData &lt;= #1.0 ( WData &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
73395                   	assign HWrite = FirstWrite1;
73396                   	assign AhbA_0_HWrite = HWrite;
73397                   	assign Ahb_0_hwrite = AhbA_0_HWrite;
73398                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
73399      1/1          		if ( ! Sys_Clk_RstN )
73400      1/1          			FirstWrite1 &lt;= #1.0 ( 1'b0 );
73401      1/1          		else if ( CtlCe )
73402      1/1          			FirstWrite1 &lt;= #1.0 ( FirstWrite );
                        MISSING_ELSE
73403                   	assign NiuEmpty = 1'b1;
73404                   	assign Sys_Pwr_Idle = Sm_IDLE &amp; RspCnt == 2'b0;
73405                   	assign Sys_Pwr_WakeUp = GenLcl_Req_Vld;
73406                   	assign WakeUp_Gen = GenLcl_Req_Vld;
73407                   	// synopsys translate_off
73408                   	// synthesis translate_off
73409                   	always @( posedge Sys_Clk )
73410      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73411      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspVld &amp; ~ RxRdy ) !== 1'b0 ) begin
73412      <font color = "grey">unreachable  </font>				dontStop = 0;
73413      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73414      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73415      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Resp FIFO overflow.&quot; );
73416      <font color = "grey">unreachable  </font>					$stop;
73417                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73418                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73419                   	// synthesis translate_on
73420                   	// synopsys translate_on
73421                   	// synopsys translate_off
73422                   	// synthesis translate_off
73423                   	always @( posedge Sys_Clk )
73424      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73425      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrLast1 &amp; ~ WrWait &amp; HRdy ) !== 1'b0 ) begin
73426      <font color = "grey">unreachable  </font>				dontStop = 0;
73427      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73428      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73429      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[AHB G2S][COVERAGE] iIf useStrb, (WrLast1 and not WrWait and HRdy) should never be true.&quot; );
73430      <font color = "grey">unreachable  </font>					$stop;
73431                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73432                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73433                   	// synthesis translate_on
73434                   	// synopsys translate_on
73435                   	// synopsys translate_off
73436                   	// synthesis translate_off
73437                   	always @( posedge Sys_Clk )
73438      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73439      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b10 &amp; RspCntInc &amp; ~ RspDone ) !== 1'b0 ) begin
73440      <font color = "grey">unreachable  </font>				dontStop = 0;
73441      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73442      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73443      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt overflow.&quot; );
73444      <font color = "grey">unreachable  </font>					$stop;
73445                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73446                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73447                   	// synthesis translate_on
73448                   	// synopsys translate_on
73449                   	// synopsys translate_off
73450                   	// synthesis translate_off
73451                   	always @( posedge Sys_Clk )
73452      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73453      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; ~ RspCntInc &amp; RspDone ) !== 1'b0 ) begin
73454      <font color = "grey">unreachable  </font>				dontStop = 0;
73455      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73456      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73457      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter RspCnt underflow.&quot; );
73458      <font color = "grey">unreachable  </font>					$stop;
73459                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73460                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
73461                   	// synthesis translate_on
73462                   	// synopsys translate_on
73463                   	// synopsys translate_off
73464                   	// synthesis translate_off
73465                   	always @( posedge Sys_Clk )
73466      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
73467      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( RspCnt == 2'b0 &amp; RspCntInc &amp; RspDone ) !== 1'b0 ) begin
73468      <font color = "grey">unreachable  </font>				dontStop = 0;
73469      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
73470      <font color = "grey">unreachable  </font>				if (!dontStop) begin
73471      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;no response in 0 cycle&quot; );
73472      <font color = "grey">unreachable  </font>					$stop;
73473                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
73474                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_37474_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod733.html#inst_tag_37474" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>26</td><td>20</td><td>76.92</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>26</td><td>20</td><td>76.92</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72907
 EXPRESSION (NoChange ? ({1'b0, GenLcl2_Req_Len1}) : Len1Round)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72982
 EXPRESSION (FirstNS ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       72983
 EXPRESSION (RspDone ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73076
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73077
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73078
 EXPRESSION (WrapEnd ? 2'b10 : 2'b11)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73079
 EXPRESSION (WrapEnd ? 2'b0 : 2'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73086
 EXPRESSION (RspStatusSel ? 2'b1 : 2'b0)
             ------1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73093
 EXPRESSION (NewRd ? Len1A[6:2] : ((RdCnt - 5'b1)))
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73192
 EXPRESSION (RspDone ? 3'b100 : 3'b011)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73193
 EXPRESSION (RspDone ? 3'b010 : 3'b1)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73199
 EXPRESSION (u_e6c6 ? ReqVld : u_cc5c)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73303
 SUB-EXPRESSION (Incr ? (u_2191 == 5'b0) : (u_5e3 == 5'b1))
                 --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_37474_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod733.html#inst_tag_37474" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">43</td>
<td class="rt">24</td>
<td class="rt">55.81 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">516</td>
<td class="rt">360</td>
<td class="rt">69.77 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">182</td>
<td class="rt">70.54 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">178</td>
<td class="rt">68.99 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">43</td>
<td class="rt">24</td>
<td class="rt">55.81 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">516</td>
<td class="rt">360</td>
<td class="rt">69.77 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">258</td>
<td class="rt">182</td>
<td class="rt">70.54 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">258</td>
<td class="rt">178</td>
<td class="rt">68.99 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Ahb_0_haddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_haddr[31:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hburst[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hmastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hprot[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hrdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hresp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_0_hsel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_htrans[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwbe[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_0_hwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_37474_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod733.html#inst_tag_37474" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: CurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
<td>(Not included in score)</td>
</tr><tr class="s2">
<td>Transitions</td>
<td class="rt">20</td>
<td class="rt">4</td>
<td class="rt">20.00 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: CurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>'h0</td>
<td class="rt">73265</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1</td>
<td class="rt">73230</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2</td>
<td class="rt">73231</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3</td>
<td class="rt">73232</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h4</td>
<td class="rt">73233</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>'h0->'h1</td>
<td class="rt">73230</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h0->'h2</td>
<td class="rt">73231</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h0->'h3</td>
<td class="rt">73232</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h0->'h4</td>
<td class="rt">73233</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h0</td>
<td class="rt">73265</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h2</td>
<td class="rt">73231</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h3</td>
<td class="rt">73232</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h1->'h4</td>
<td class="rt">73233</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h2->'h0</td>
<td class="rt">73265</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h1</td>
<td class="rt">73230</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h3</td>
<td class="rt">73232</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h2->'h4</td>
<td class="rt">73233</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h0</td>
<td class="rt">73265</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h1</td>
<td class="rt">73230</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h2</td>
<td class="rt">73231</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h3->'h4</td>
<td class="rt">73233</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>'h4->'h0</td>
<td class="rt">73265</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h1</td>
<td class="rt">73230</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h2</td>
<td class="rt">73231</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>'h4->'h3</td>
<td class="rt">73232</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="inst_tag_37474_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod733.html#inst_tag_37474" >config_ss_tb.DUT.flexnoc.flexnoc.SPI_ahb_s0_main.GenericToSpecific</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">137</td>
<td class="rt">107</td>
<td class="rt">78.10 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72907</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72982</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">72983</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73076</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73077</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73078</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73079</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73086</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">73192</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">73193</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">73199</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">73303</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">72934</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">72939</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">72944</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">72949</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">72954</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73090</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73098</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73114</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73119</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">73124</td>
<td class="rt">10</td>
<td class="rt">3</td>
<td class="rt">30.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73138</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73206</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73211</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">73216</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">73229</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">73239</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">73247</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">73254</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73264</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">73269</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73276</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73285</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>CASE</td>
<td class="rt">73314</td>
<td class="rt">9</td>
<td class="rt">3</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73327</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73337</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73346</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73359</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73372</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73378</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73385</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73391</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">73399</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72907      	assign Len1A = NoChange ? { 1'b0 , GenLcl2_Req_Len1 } : Len1Round;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72982      	assign u_ee5d = FirstNS ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72983      	assign u_c11d = RspDone ? 2'b10 : 2'b00;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73076      	assign u_6bc1 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73077      	assign u_527c = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73078      	assign u_7ea9 = WrapEnd ? 2'b10 : 2'b11;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73079      	assign u_a507 = WrapEnd ? 2'b00 : 2'b01;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73086      	assign GenLcl2_Rsp_Status = RspStatusSel ? 2'b01 : 2'b00;
           	                                         <font color = "red">-1-</font>  
           	                                         <font color = "red">==></font>  
           	                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73192      	assign u_2293 = RspDone ? 3'b100 : 3'b011;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73193      	assign u_6b1e = RspDone ? 3'b010 : 3'b001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73199      	assign AddrHighCe = u_e6c6 ? ReqVld : u_cc5c;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73303      	assign uFirstBurst_caseSel =
           	                            
73304      		{		( Incr ? u_2191 == 5'b0 : u_5e3 == 5'b00001 )
           		 		       <font color = "red">-1-</font>  
           		 		       <font color = "green">==></font>  
           		 		       <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72934      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72935      			WrLast1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72936      		else if ( HRdy )
           		     <font color = "red">-2-</font>  
72937      			WrLast1 <= #1.0 ( PrvWrLast1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72939      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72940      			u_5d16 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72941      		else if ( HRdy )
           		     <font color = "red">-2-</font>  
72942      			u_5d16 <= #1.0 ( RdEnd & Sm_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72944      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72945      			WrWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72946      		else if ( HRdy )
           		     <font color = "red">-2-</font>  
72947      			WrWait <= #1.0 ( Trans & StWr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72949      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72950      			ErrReg <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72951      		else if ( EnErrReg )
           		     <font color = "green">-2-</font>  
72952      			ErrReg <= #1.0 ( ~ WrLast1 & WrErr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
72954      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
72955      			RdWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
72956      		else if ( HRdy )
           		     <font color = "red">-2-</font>  
72957      			RdWait <= #1.0 ( Trans_and_RD );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73090      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73091      			RdCnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
73092      		else if ( NewRd | Trans_and_RD & HRdy )
           		     <font color = "green">-2-</font>  
73093      			RdCnt <= #1.0 ( NewRd ? Len1A [6:2] : RdCnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73098      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73099      			RspCnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
73100      		else	RspCnt <= #1.0 ( ( RspCnt + { 1'b0 , RspCntInc } ) - { 1'b0 , RspDone } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73114      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73115      			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
73116      		else if ( GenLcl_Req_Vld & GenLcl_Req_Rdy )
           		     <font color = "green">-2-</font>  
73117      			First <= #1.0 ( GenLcl_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73119      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73120      			Wrap2 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73121      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73122      			Wrap2 <= #1.0 ( ~ Incr & u_98d1 == 5'b00001 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73124      		case ( uu_18df_caseSel )
           		<font color = "red">-1-</font>               
73125      			9'b000000001 : u_18df = HTrans ;
           <font color = "red">			==></font>
73126      			9'b000000010 : u_18df = u_ee5d ;
           <font color = "green">			==></font>
73127      			9'b000000100 : u_18df = u_c11d ;
           <font color = "red">			==></font>
73128      			9'b000001000 : u_18df = HTrans ;
           <font color = "red">			==></font>
73129      			9'b000010000 : u_18df = u_6bc1 ;
           <font color = "red">			==></font>
73130      			9'b000100000 : u_18df = u_527c ;
           <font color = "red">			==></font>
73131      			9'b001000000 : u_18df = HTrans ;
           <font color = "red">			==></font>
73132      			9'b010000000 : u_18df = u_7ea9 ;
           <font color = "green">			==></font>
73133      			9'b100000000 : u_18df = u_a507 ;
           <font color = "red">			==></font>
73134      			default      : u_18df = 2'b00 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>9'b000000001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b000000010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b000100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>9'b001000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>9'b010000000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>9'b100000000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73138      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73139      			HTrans <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
73140      		else	HTrans <= #1.0 ( u_18df );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73206      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73207      			u_4ba3 <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
73208      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73209      			u_4ba3 <= #1.0 ( Len1A [6:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73211      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73212      			u_d040 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73213      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73214      			u_d040 <= #1.0 ( Incr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73216      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73217      			WrLast0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73218      		else if ( ReqRdy )
           		     <font color = "red">-2-</font>  
73219      			WrLast0 <= #1.0 ( NewData & GenLcl2_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73229      		case ( uFromIdle_caseSel )
           		<font color = "red">-1-</font>                 
73230      			4'b0001 : FromIdle = 3'b001 ;
           <font color = "red">			==></font>
73231      			4'b0010 : FromIdle = 3'b010 ;
           <font color = "green">			==></font>
73232      			4'b0100 : FromIdle = 3'b011 ;
           <font color = "red">			==></font>
73233      			4'b1000 : FromIdle = 3'b100 ;
           <font color = "green">			==></font>
73234      			4'b0    : FromIdle = 3'b000 ;
           <font color = "green">			==></font>
73235      			default : FromIdle = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>4'b0001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>4'b0100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b1000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>4'b0000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73239      		case ( uFromWR_caseSel )
           		<font color = "green">-1-</font>               
73240      			1'b1    : FromWR = FromIdle ;
           <font color = "green">			==></font>
73241      			1'b0    : FromWR = 3'b100 ;
           <font color = "green">			==></font>
73242      			default : FromWR = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73247      		case ( uu_9fad_caseSel )
           		<font color = "green">-1-</font>               
73248      			1'b1    : u_9fad = FromIdle ;
           <font color = "green">			==></font>
73249      			1'b0    : u_9fad = 3'b010 ;
           <font color = "green">			==></font>
73250      			default : u_9fad = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73254      		case ( CurState )
           		<font color = "red">-1-</font>  
73255      			3'b100  : NextState = FromWR ;
           <font color = "green">			==></font>
73256      			3'b011  : NextState = u_2293 ;
           <font color = "red">			==></font>
73257      			3'b010  : NextState = u_9fad ;
           <font color = "green">			==></font>
73258      			3'b001  : NextState = u_6b1e ;
           <font color = "red">			==></font>
73259      			3'b0    : NextState = FromIdle ;
           <font color = "green">			==></font>
73260      			default : NextState = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73264      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73265      			CurState <= #1.0 ( 3'b000 );
           <font color = "green">			==></font>
73266      		else	CurState <= #1.0 ( NextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73269      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
73270      			1'b1    : u_cc5c = u_ac17 ;
           <font color = "green">			==></font>
73271      			1'b0    : u_cc5c = 1'b0 ;
           <font color = "green">			==></font>
73272      			default : u_cc5c = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73276      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73277      			AddrHigh <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
73278      		else if ( AddrHighCe )
           		     <font color = "green">-2-</font>  
73279      			AddrHigh <=
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73285      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73286      			AddrLow <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
73287      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73288      			AddrLow <= #1.0 ( AddrA [1:0] & ~ { 2 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73314      		case ( uFirstBurst_caseSel )
           		<font color = "red">-1-</font>                   
73315      			7'b0000001 : FirstBurst = 3'b011 ;
           <font color = "red">			==></font>
73316      			7'b0000010 : FirstBurst = 3'b101 ;
           <font color = "red">			==></font>
73317      			7'b0000100 : FirstBurst = 3'b111 ;
           <font color = "red">			==></font>
73318      			7'b0001000 : FirstBurst = 3'b010 ;
           <font color = "red">			==></font>
73319      			7'b0010000 : FirstBurst = 3'b100 ;
           <font color = "red">			==></font>
73320      			7'b0100000 : FirstBurst = 3'b110 ;
           <font color = "red">			==></font>
73321      			7'b1000000 : FirstBurst = 3'b000 ;
           <font color = "green">			==></font>
73322      			7'b0       : FirstBurst = 3'b001 ;
           <font color = "green">			==></font>
73323      			default    : FirstBurst = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>7'b0000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0000100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>7'b0100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b1000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>7'b0000000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73327      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73328      			HBurst <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
73329      		else if ( HBurstCe )
           		     <font color = "green">-2-</font>  
73330      			HBurst <= #1.0 ( ( FirstBurstSel ? FirstBurst : 3'b000 ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73337      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73338      			Prot1 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73339      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73340      			Prot1 <= #1.0 ( Prot & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73346      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73347      			HSel <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73348      		else if ( CtlCe | GoToIdle )
           		     <font color = "green">-2-</font>  
73349      			HSel <= #1.0 ( ~ { 1 { ( GoToIdle & ~ ReqVld ) }  } & ReqFlowIdDec );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73359      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73360      			HSize <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
73361      		else if ( HBurstCe | NewData )
           		     <font color = "green">-2-</font>  
73362      			HSize <= #1.0 ( ( FirstBurstSel ? FirstSize : BeSize ) & ~ { 3 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73372      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73373      			ReqBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73374      		else if ( WD0Ce )
           		     <font color = "green">-2-</font>  
73375      			ReqBe <= #1.0 ( GenLcl2_Req_Be );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73378      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73379      			HWBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
73380      		else if ( WD1Ce )
           		     <font color = "green">-2-</font>  
73381      			HWBe <= #1.0 ( WBe & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73385      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73386      			ReqData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
73387      		else if ( WD0Ce )
           		     <font color = "green">-2-</font>  
73388      			ReqData <= #1.0 ( GenLcl2_Req_Data );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73391      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73392      			HWData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
73393      		else if ( WD1Ce )
           		     <font color = "green">-2-</font>  
73394      			HWData <= #1.0 ( WData & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
73399      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
73400      			FirstWrite1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
73401      		else if ( CtlCe )
           		     <font color = "green">-2-</font>  
73402      			FirstWrite1 <= #1.0 ( FirstWrite );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_37473">
    <li>
      <a href="#inst_tag_37473_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_37473_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_37473_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_37473_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_37473_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_37474">
    <li>
      <a href="#inst_tag_37474_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_37474_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_37474_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_37474_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_37474_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_37475">
    <li>
      <a href="#inst_tag_37475_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_37475_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_37475_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_37475_FSM">FSM</a>    </li>
    <li>
      <a href="#inst_tag_37475_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_U_U_7d7f8095">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
