module pipeemreg(ewreg, em2reg,ewmem,ealu,eb,ern,clock,resetn,
						mwreg, mm2reg,mwmem,malu,mb,mrn);  // delete ezero,mzero
	input ewreg, em2reg,ewmem;
	input[31:0] ealu,eb;
	input[4:0] ern;
	
	output mwreg, mm2reg,mwmem;
	output [31:0] malu,mb;
	output [4:0] mrn;
	
	always @ (posedge clock)
	begin
		if(~resetn)
		begin
			mwreg <= 0;
			mm2reg <= 0;
			mwmem <= 0;
			malu <= 0;
			mb <= 0;
			mrn <= 0;
		end
		else
		begin
			mwreg <= ewreg;
			mm2reg <= em2reg;
			mwmem <= ewmem;
			malu <= ealu;
			mb <= eb;
			mrn <= ern;
		end
	end	
endmodule
