// Seed: 1472644596
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wand id_4 = 1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
  tri1 id_5 = 1'd0;
  xor primCall (id_3, id_4, id_1);
  always @("" or 1)
    if (id_1) begin : LABEL_0
      id_5 = !id_1;
    end
  tri1 id_6 = id_3;
endmodule
module module_1 (
    output wire id_0,
    output tri  id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.type_7 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_3;
  tri  id_6 = 1'h0 & 1;
  wire id_7;
endmodule
