
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//kmod_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401fa0 <.init>:
  401fa0:	stp	x29, x30, [sp, #-16]!
  401fa4:	mov	x29, sp
  401fa8:	bl	402690 <ferror@plt+0x60>
  401fac:	ldp	x29, x30, [sp], #16
  401fb0:	ret

Disassembly of section .plt:

0000000000401fc0 <memcpy@plt-0x20>:
  401fc0:	stp	x16, x30, [sp, #-16]!
  401fc4:	adrp	x16, 430000 <ferror@plt+0x2d9d0>
  401fc8:	ldr	x17, [x16, #4088]
  401fcc:	add	x16, x16, #0xff8
  401fd0:	br	x17
  401fd4:	nop
  401fd8:	nop
  401fdc:	nop

0000000000401fe0 <memcpy@plt>:
  401fe0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  401fe4:	ldr	x17, [x16]
  401fe8:	add	x16, x16, #0x0
  401fec:	br	x17

0000000000401ff0 <memmove@plt>:
  401ff0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  401ff4:	ldr	x17, [x16, #8]
  401ff8:	add	x16, x16, #0x8
  401ffc:	br	x17

0000000000402000 <gzclose@plt>:
  402000:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402004:	ldr	x17, [x16, #16]
  402008:	add	x16, x16, #0x10
  40200c:	br	x17

0000000000402010 <strtok@plt>:
  402010:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402014:	ldr	x17, [x16, #24]
  402018:	add	x16, x16, #0x18
  40201c:	br	x17

0000000000402020 <strlen@plt>:
  402020:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402024:	ldr	x17, [x16, #32]
  402028:	add	x16, x16, #0x20
  40202c:	br	x17

0000000000402030 <fputs@plt>:
  402030:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402034:	ldr	x17, [x16, #40]
  402038:	add	x16, x16, #0x28
  40203c:	br	x17

0000000000402040 <syslog@plt>:
  402040:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402044:	ldr	x17, [x16, #48]
  402048:	add	x16, x16, #0x30
  40204c:	br	x17

0000000000402050 <exit@plt>:
  402050:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402054:	ldr	x17, [x16, #56]
  402058:	add	x16, x16, #0x38
  40205c:	br	x17

0000000000402060 <lzma_code@plt>:
  402060:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402064:	ldr	x17, [x16, #64]
  402068:	add	x16, x16, #0x40
  40206c:	br	x17

0000000000402070 <strnlen@plt>:
  402070:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402074:	ldr	x17, [x16, #72]
  402078:	add	x16, x16, #0x48
  40207c:	br	x17

0000000000402080 <secure_getenv@plt>:
  402080:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402084:	ldr	x17, [x16, #80]
  402088:	add	x16, x16, #0x50
  40208c:	br	x17

0000000000402090 <setenv@plt>:
  402090:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402094:	ldr	x17, [x16, #88]
  402098:	add	x16, x16, #0x58
  40209c:	br	x17

00000000004020a0 <ftell@plt>:
  4020a0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4020a4:	ldr	x17, [x16, #96]
  4020a8:	add	x16, x16, #0x60
  4020ac:	br	x17

00000000004020b0 <sprintf@plt>:
  4020b0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4020b4:	ldr	x17, [x16, #104]
  4020b8:	add	x16, x16, #0x68
  4020bc:	br	x17

00000000004020c0 <putc@plt>:
  4020c0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4020c4:	ldr	x17, [x16, #112]
  4020c8:	add	x16, x16, #0x70
  4020cc:	br	x17

00000000004020d0 <opendir@plt>:
  4020d0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4020d4:	ldr	x17, [x16, #120]
  4020d8:	add	x16, x16, #0x78
  4020dc:	br	x17

00000000004020e0 <closelog@plt>:
  4020e0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4020e4:	ldr	x17, [x16, #128]
  4020e8:	add	x16, x16, #0x80
  4020ec:	br	x17

00000000004020f0 <unlinkat@plt>:
  4020f0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4020f4:	ldr	x17, [x16, #136]
  4020f8:	add	x16, x16, #0x88
  4020fc:	br	x17

0000000000402100 <fputc@plt>:
  402100:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402104:	ldr	x17, [x16, #144]
  402108:	add	x16, x16, #0x90
  40210c:	br	x17

0000000000402110 <qsort@plt>:
  402110:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402114:	ldr	x17, [x16, #152]
  402118:	add	x16, x16, #0x98
  40211c:	br	x17

0000000000402120 <asprintf@plt>:
  402120:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402124:	ldr	x17, [x16, #160]
  402128:	add	x16, x16, #0xa0
  40212c:	br	x17

0000000000402130 <gzdopen@plt>:
  402130:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402134:	ldr	x17, [x16, #168]
  402138:	add	x16, x16, #0xa8
  40213c:	br	x17

0000000000402140 <lseek@plt>:
  402140:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402144:	ldr	x17, [x16, #176]
  402148:	add	x16, x16, #0xb0
  40214c:	br	x17

0000000000402150 <snprintf@plt>:
  402150:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402154:	ldr	x17, [x16, #184]
  402158:	add	x16, x16, #0xb8
  40215c:	br	x17

0000000000402160 <fclose@plt>:
  402160:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402164:	ldr	x17, [x16, #192]
  402168:	add	x16, x16, #0xc0
  40216c:	br	x17

0000000000402170 <getpid@plt>:
  402170:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402174:	ldr	x17, [x16, #200]
  402178:	add	x16, x16, #0xc8
  40217c:	br	x17

0000000000402180 <strtok_r@plt>:
  402180:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402184:	ldr	x17, [x16, #208]
  402188:	add	x16, x16, #0xd0
  40218c:	br	x17

0000000000402190 <fopen@plt>:
  402190:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402194:	ldr	x17, [x16, #216]
  402198:	add	x16, x16, #0xd8
  40219c:	br	x17

00000000004021a0 <malloc@plt>:
  4021a0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4021a4:	ldr	x17, [x16, #224]
  4021a8:	add	x16, x16, #0xe0
  4021ac:	br	x17

00000000004021b0 <open@plt>:
  4021b0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4021b4:	ldr	x17, [x16, #232]
  4021b8:	add	x16, x16, #0xe8
  4021bc:	br	x17

00000000004021c0 <strncmp@plt>:
  4021c0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4021c4:	ldr	x17, [x16, #240]
  4021c8:	add	x16, x16, #0xf0
  4021cc:	br	x17

00000000004021d0 <__libc_start_main@plt>:
  4021d0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4021d4:	ldr	x17, [x16, #248]
  4021d8:	add	x16, x16, #0xf8
  4021dc:	br	x17

00000000004021e0 <memset@plt>:
  4021e0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4021e4:	ldr	x17, [x16, #256]
  4021e8:	add	x16, x16, #0x100
  4021ec:	br	x17

00000000004021f0 <fdopen@plt>:
  4021f0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4021f4:	ldr	x17, [x16, #264]
  4021f8:	add	x16, x16, #0x108
  4021fc:	br	x17

0000000000402200 <gettimeofday@plt>:
  402200:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402204:	ldr	x17, [x16, #272]
  402208:	add	x16, x16, #0x110
  40220c:	br	x17

0000000000402210 <calloc@plt>:
  402210:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402214:	ldr	x17, [x16, #280]
  402218:	add	x16, x16, #0x118
  40221c:	br	x17

0000000000402220 <readdir@plt>:
  402220:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402224:	ldr	x17, [x16, #288]
  402228:	add	x16, x16, #0x120
  40222c:	br	x17

0000000000402230 <realloc@plt>:
  402230:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402234:	ldr	x17, [x16, #296]
  402238:	add	x16, x16, #0x128
  40223c:	br	x17

0000000000402240 <system@plt>:
  402240:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402244:	ldr	x17, [x16, #304]
  402248:	add	x16, x16, #0x130
  40224c:	br	x17

0000000000402250 <strdup@plt>:
  402250:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402254:	ldr	x17, [x16, #312]
  402258:	add	x16, x16, #0x138
  40225c:	br	x17

0000000000402260 <closedir@plt>:
  402260:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402264:	ldr	x17, [x16, #320]
  402268:	add	x16, x16, #0x140
  40226c:	br	x17

0000000000402270 <strerror@plt>:
  402270:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402274:	ldr	x17, [x16, #328]
  402278:	add	x16, x16, #0x148
  40227c:	br	x17

0000000000402280 <close@plt>:
  402280:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402284:	ldr	x17, [x16, #336]
  402288:	add	x16, x16, #0x150
  40228c:	br	x17

0000000000402290 <gzread@plt>:
  402290:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402294:	ldr	x17, [x16, #344]
  402298:	add	x16, x16, #0x158
  40229c:	br	x17

00000000004022a0 <strrchr@plt>:
  4022a0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4022a4:	ldr	x17, [x16, #352]
  4022a8:	add	x16, x16, #0x160
  4022ac:	br	x17

00000000004022b0 <__gmon_start__@plt>:
  4022b0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4022b4:	ldr	x17, [x16, #360]
  4022b8:	add	x16, x16, #0x168
  4022bc:	br	x17

00000000004022c0 <fdopendir@plt>:
  4022c0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4022c4:	ldr	x17, [x16, #368]
  4022c8:	add	x16, x16, #0x170
  4022cc:	br	x17

00000000004022d0 <write@plt>:
  4022d0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4022d4:	ldr	x17, [x16, #376]
  4022d8:	add	x16, x16, #0x178
  4022dc:	br	x17

00000000004022e0 <fseek@plt>:
  4022e0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4022e4:	ldr	x17, [x16, #384]
  4022e8:	add	x16, x16, #0x180
  4022ec:	br	x17

00000000004022f0 <abort@plt>:
  4022f0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4022f4:	ldr	x17, [x16, #392]
  4022f8:	add	x16, x16, #0x188
  4022fc:	br	x17

0000000000402300 <openlog@plt>:
  402300:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402304:	ldr	x17, [x16, #400]
  402308:	add	x16, x16, #0x190
  40230c:	br	x17

0000000000402310 <puts@plt>:
  402310:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402314:	ldr	x17, [x16, #408]
  402318:	add	x16, x16, #0x198
  40231c:	br	x17

0000000000402320 <lzma_stream_decoder@plt>:
  402320:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402324:	ldr	x17, [x16, #416]
  402328:	add	x16, x16, #0x1a0
  40232c:	br	x17

0000000000402330 <memcmp@plt>:
  402330:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402334:	ldr	x17, [x16, #424]
  402338:	add	x16, x16, #0x1a8
  40233c:	br	x17

0000000000402340 <strsep@plt>:
  402340:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402344:	ldr	x17, [x16, #432]
  402348:	add	x16, x16, #0x1b0
  40234c:	br	x17

0000000000402350 <getopt_long@plt>:
  402350:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402354:	ldr	x17, [x16, #440]
  402358:	add	x16, x16, #0x1b8
  40235c:	br	x17

0000000000402360 <lzma_end@plt>:
  402360:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402364:	ldr	x17, [x16, #448]
  402368:	add	x16, x16, #0x1c0
  40236c:	br	x17

0000000000402370 <strcmp@plt>:
  402370:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402374:	ldr	x17, [x16, #456]
  402378:	add	x16, x16, #0x1c8
  40237c:	br	x17

0000000000402380 <basename@plt>:
  402380:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402384:	ldr	x17, [x16, #464]
  402388:	add	x16, x16, #0x1d0
  40238c:	br	x17

0000000000402390 <__ctype_b_loc@plt>:
  402390:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402394:	ldr	x17, [x16, #472]
  402398:	add	x16, x16, #0x1d8
  40239c:	br	x17

00000000004023a0 <mmap@plt>:
  4023a0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4023a4:	ldr	x17, [x16, #480]
  4023a8:	add	x16, x16, #0x1e0
  4023ac:	br	x17

00000000004023b0 <strtol@plt>:
  4023b0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4023b4:	ldr	x17, [x16, #488]
  4023b8:	add	x16, x16, #0x1e8
  4023bc:	br	x17

00000000004023c0 <fread@plt>:
  4023c0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4023c4:	ldr	x17, [x16, #496]
  4023c8:	add	x16, x16, #0x1f0
  4023cc:	br	x17

00000000004023d0 <gzerror@plt>:
  4023d0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4023d4:	ldr	x17, [x16, #504]
  4023d8:	add	x16, x16, #0x1f8
  4023dc:	br	x17

00000000004023e0 <free@plt>:
  4023e0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4023e4:	ldr	x17, [x16, #512]
  4023e8:	add	x16, x16, #0x200
  4023ec:	br	x17

00000000004023f0 <renameat@plt>:
  4023f0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4023f4:	ldr	x17, [x16, #520]
  4023f8:	add	x16, x16, #0x208
  4023fc:	br	x17

0000000000402400 <vasprintf@plt>:
  402400:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402404:	ldr	x17, [x16, #528]
  402408:	add	x16, x16, #0x210
  40240c:	br	x17

0000000000402410 <strchr@plt>:
  402410:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402414:	ldr	x17, [x16, #536]
  402418:	add	x16, x16, #0x218
  40241c:	br	x17

0000000000402420 <strtoull@plt>:
  402420:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402424:	ldr	x17, [x16, #544]
  402428:	add	x16, x16, #0x220
  40242c:	br	x17

0000000000402430 <init_module@plt>:
  402430:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402434:	ldr	x17, [x16, #552]
  402438:	add	x16, x16, #0x228
  40243c:	br	x17

0000000000402440 <fwrite@plt>:
  402440:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402444:	ldr	x17, [x16, #560]
  402448:	add	x16, x16, #0x230
  40244c:	br	x17

0000000000402450 <fnmatch@plt>:
  402450:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402454:	ldr	x17, [x16, #568]
  402458:	add	x16, x16, #0x238
  40245c:	br	x17

0000000000402460 <munmap@plt>:
  402460:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402464:	ldr	x17, [x16, #576]
  402468:	add	x16, x16, #0x240
  40246c:	br	x17

0000000000402470 <fflush@plt>:
  402470:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402474:	ldr	x17, [x16, #584]
  402478:	add	x16, x16, #0x248
  40247c:	br	x17

0000000000402480 <strcpy@plt>:
  402480:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402484:	ldr	x17, [x16, #592]
  402488:	add	x16, x16, #0x250
  40248c:	br	x17

0000000000402490 <dirfd@plt>:
  402490:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402494:	ldr	x17, [x16, #600]
  402498:	add	x16, x16, #0x258
  40249c:	br	x17

00000000004024a0 <unsetenv@plt>:
  4024a0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4024a4:	ldr	x17, [x16, #608]
  4024a8:	add	x16, x16, #0x260
  4024ac:	br	x17

00000000004024b0 <get_current_dir_name@plt>:
  4024b0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4024b4:	ldr	x17, [x16, #616]
  4024b8:	add	x16, x16, #0x268
  4024bc:	br	x17

00000000004024c0 <read@plt>:
  4024c0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4024c4:	ldr	x17, [x16, #624]
  4024c8:	add	x16, x16, #0x270
  4024cc:	br	x17

00000000004024d0 <__fxstat@plt>:
  4024d0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4024d4:	ldr	x17, [x16, #632]
  4024d8:	add	x16, x16, #0x278
  4024dc:	br	x17

00000000004024e0 <strstr@plt>:
  4024e0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4024e4:	ldr	x17, [x16, #640]
  4024e8:	add	x16, x16, #0x280
  4024ec:	br	x17

00000000004024f0 <__isoc99_sscanf@plt>:
  4024f0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4024f4:	ldr	x17, [x16, #648]
  4024f8:	add	x16, x16, #0x288
  4024fc:	br	x17

0000000000402500 <regexec@plt>:
  402500:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402504:	ldr	x17, [x16, #656]
  402508:	add	x16, x16, #0x290
  40250c:	br	x17

0000000000402510 <regfree@plt>:
  402510:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402514:	ldr	x17, [x16, #664]
  402518:	add	x16, x16, #0x298
  40251c:	br	x17

0000000000402520 <regcomp@plt>:
  402520:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402524:	ldr	x17, [x16, #672]
  402528:	add	x16, x16, #0x2a0
  40252c:	br	x17

0000000000402530 <strcspn@plt>:
  402530:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402534:	ldr	x17, [x16, #680]
  402538:	add	x16, x16, #0x2a8
  40253c:	br	x17

0000000000402540 <vfprintf@plt>:
  402540:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402544:	ldr	x17, [x16, #688]
  402548:	add	x16, x16, #0x2b0
  40254c:	br	x17

0000000000402550 <openat@plt>:
  402550:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402554:	ldr	x17, [x16, #696]
  402558:	add	x16, x16, #0x2b8
  40255c:	br	x17

0000000000402560 <printf@plt>:
  402560:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402564:	ldr	x17, [x16, #704]
  402568:	add	x16, x16, #0x2c0
  40256c:	br	x17

0000000000402570 <__assert_fail@plt>:
  402570:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402574:	ldr	x17, [x16, #712]
  402578:	add	x16, x16, #0x2c8
  40257c:	br	x17

0000000000402580 <__errno_location@plt>:
  402580:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402584:	ldr	x17, [x16, #720]
  402588:	add	x16, x16, #0x2d0
  40258c:	br	x17

0000000000402590 <uname@plt>:
  402590:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402594:	ldr	x17, [x16, #728]
  402598:	add	x16, x16, #0x2d8
  40259c:	br	x17

00000000004025a0 <getenv@plt>:
  4025a0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4025a4:	ldr	x17, [x16, #736]
  4025a8:	add	x16, x16, #0x2e0
  4025ac:	br	x17

00000000004025b0 <__xstat@plt>:
  4025b0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4025b4:	ldr	x17, [x16, #744]
  4025b8:	add	x16, x16, #0x2e8
  4025bc:	br	x17

00000000004025c0 <syscall@plt>:
  4025c0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4025c4:	ldr	x17, [x16, #752]
  4025c8:	add	x16, x16, #0x2f0
  4025cc:	br	x17

00000000004025d0 <mkdir@plt>:
  4025d0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4025d4:	ldr	x17, [x16, #760]
  4025d8:	add	x16, x16, #0x2f8
  4025dc:	br	x17

00000000004025e0 <fprintf@plt>:
  4025e0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4025e4:	ldr	x17, [x16, #768]
  4025e8:	add	x16, x16, #0x300
  4025ec:	br	x17

00000000004025f0 <fgets@plt>:
  4025f0:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  4025f4:	ldr	x17, [x16, #776]
  4025f8:	add	x16, x16, #0x308
  4025fc:	br	x17

0000000000402600 <__uflow@plt>:
  402600:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402604:	ldr	x17, [x16, #784]
  402608:	add	x16, x16, #0x310
  40260c:	br	x17

0000000000402610 <delete_module@plt>:
  402610:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402614:	ldr	x17, [x16, #792]
  402618:	add	x16, x16, #0x318
  40261c:	br	x17

0000000000402620 <__fxstatat@plt>:
  402620:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402624:	ldr	x17, [x16, #800]
  402628:	add	x16, x16, #0x320
  40262c:	br	x17

0000000000402630 <ferror@plt>:
  402630:	adrp	x16, 431000 <ferror@plt+0x2e9d0>
  402634:	ldr	x17, [x16, #808]
  402638:	add	x16, x16, #0x328
  40263c:	br	x17

Disassembly of section .text:

0000000000402640 <.text>:
  402640:	mov	x29, #0x0                   	// #0
  402644:	mov	x30, #0x0                   	// #0
  402648:	mov	x5, x0
  40264c:	ldr	x1, [sp]
  402650:	add	x2, sp, #0x8
  402654:	mov	x6, sp
  402658:	movz	x0, #0x0, lsl #48
  40265c:	movk	x0, #0x0, lsl #32
  402660:	movk	x0, #0x40, lsl #16
  402664:	movk	x0, #0x2858
  402668:	movz	x3, #0x0, lsl #48
  40266c:	movk	x3, #0x0, lsl #32
  402670:	movk	x3, #0x41, lsl #16
  402674:	movk	x3, #0x6d58
  402678:	movz	x4, #0x0, lsl #48
  40267c:	movk	x4, #0x0, lsl #32
  402680:	movk	x4, #0x41, lsl #16
  402684:	movk	x4, #0x6dd8
  402688:	bl	4021d0 <__libc_start_main@plt>
  40268c:	bl	4022f0 <abort@plt>
  402690:	adrp	x0, 430000 <ferror@plt+0x2d9d0>
  402694:	ldr	x0, [x0, #4064]
  402698:	cbz	x0, 4026a0 <ferror@plt+0x70>
  40269c:	b	4022b0 <__gmon_start__@plt>
  4026a0:	ret
  4026a4:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4026a8:	add	x0, x0, #0x388
  4026ac:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  4026b0:	add	x1, x1, #0x388
  4026b4:	cmp	x0, x1
  4026b8:	b.eq	4026ec <ferror@plt+0xbc>  // b.none
  4026bc:	stp	x29, x30, [sp, #-32]!
  4026c0:	mov	x29, sp
  4026c4:	adrp	x0, 416000 <ferror@plt+0x139d0>
  4026c8:	ldr	x0, [x0, #3568]
  4026cc:	str	x0, [sp, #24]
  4026d0:	mov	x1, x0
  4026d4:	cbz	x1, 4026e4 <ferror@plt+0xb4>
  4026d8:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4026dc:	add	x0, x0, #0x388
  4026e0:	blr	x1
  4026e4:	ldp	x29, x30, [sp], #32
  4026e8:	ret
  4026ec:	ret
  4026f0:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4026f4:	add	x0, x0, #0x388
  4026f8:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  4026fc:	add	x1, x1, #0x388
  402700:	sub	x0, x0, x1
  402704:	lsr	x1, x0, #63
  402708:	add	x0, x1, x0, asr #3
  40270c:	cmp	xzr, x0, asr #1
  402710:	b.eq	402748 <ferror@plt+0x118>  // b.none
  402714:	stp	x29, x30, [sp, #-32]!
  402718:	mov	x29, sp
  40271c:	asr	x1, x0, #1
  402720:	adrp	x0, 416000 <ferror@plt+0x139d0>
  402724:	ldr	x0, [x0, #3576]
  402728:	str	x0, [sp, #24]
  40272c:	mov	x2, x0
  402730:	cbz	x2, 402740 <ferror@plt+0x110>
  402734:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  402738:	add	x0, x0, #0x388
  40273c:	blr	x2
  402740:	ldp	x29, x30, [sp], #32
  402744:	ret
  402748:	ret
  40274c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  402750:	ldrb	w0, [x0, #944]
  402754:	cbnz	w0, 402778 <ferror@plt+0x148>
  402758:	stp	x29, x30, [sp, #-16]!
  40275c:	mov	x29, sp
  402760:	bl	4026a4 <ferror@plt+0x74>
  402764:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  402768:	mov	w1, #0x1                   	// #1
  40276c:	strb	w1, [x0, #944]
  402770:	ldp	x29, x30, [sp], #16
  402774:	ret
  402778:	ret
  40277c:	stp	x29, x30, [sp, #-16]!
  402780:	mov	x29, sp
  402784:	bl	4026f0 <ferror@plt+0xc0>
  402788:	ldp	x29, x30, [sp], #16
  40278c:	ret
  402790:	stp	x29, x30, [sp, #-48]!
  402794:	mov	x29, sp
  402798:	stp	x19, x20, [sp, #16]
  40279c:	str	x21, [sp, #32]
  4027a0:	ldr	x0, [x1]
  4027a4:	bl	402380 <basename@plt>
  4027a8:	mov	x1, x0
  4027ac:	adrp	x0, 416000 <ferror@plt+0x139d0>
  4027b0:	add	x0, x0, #0xe00
  4027b4:	bl	402560 <printf@plt>
  4027b8:	mov	x19, #0x0                   	// #0
  4027bc:	adrp	x20, 416000 <ferror@plt+0x139d0>
  4027c0:	add	x20, x20, #0xff0
  4027c4:	adrp	x21, 416000 <ferror@plt+0x139d0>
  4027c8:	add	x21, x21, #0xec0
  4027cc:	b	4027dc <ferror@plt+0x1ac>
  4027d0:	add	x19, x19, #0x1
  4027d4:	cmp	x19, #0x3
  4027d8:	b.eq	4027f8 <ferror@plt+0x1c8>  // b.none
  4027dc:	ldr	x0, [x20, x19, lsl #3]
  4027e0:	ldr	x2, [x0, #16]
  4027e4:	cbz	x2, 4027d0 <ferror@plt+0x1a0>
  4027e8:	ldr	x1, [x0]
  4027ec:	mov	x0, x21
  4027f0:	bl	402560 <printf@plt>
  4027f4:	b	4027d0 <ferror@plt+0x1a0>
  4027f8:	adrp	x0, 416000 <ferror@plt+0x139d0>
  4027fc:	add	x0, x0, #0xed0
  402800:	bl	402310 <puts@plt>
  402804:	mov	x19, #0x0                   	// #0
  402808:	adrp	x20, 417000 <ferror@plt+0x149d0>
  40280c:	add	x20, x20, #0x8
  402810:	adrp	x21, 416000 <ferror@plt+0x139d0>
  402814:	add	x21, x21, #0xec0
  402818:	b	402828 <ferror@plt+0x1f8>
  40281c:	add	x19, x19, #0x1
  402820:	cmp	x19, #0x6
  402824:	b.eq	402844 <ferror@plt+0x214>  // b.none
  402828:	ldr	x0, [x20, x19, lsl #3]
  40282c:	ldr	x2, [x0, #16]
  402830:	cbz	x2, 40281c <ferror@plt+0x1ec>
  402834:	ldr	x1, [x0]
  402838:	mov	x0, x21
  40283c:	bl	402560 <printf@plt>
  402840:	b	40281c <ferror@plt+0x1ec>
  402844:	mov	w0, #0x0                   	// #0
  402848:	ldp	x19, x20, [sp, #16]
  40284c:	ldr	x21, [sp, #32]
  402850:	ldp	x29, x30, [sp], #48
  402854:	ret
  402858:	stp	x29, x30, [sp, #-64]!
  40285c:	mov	x29, sp
  402860:	stp	x19, x20, [sp, #16]
  402864:	stp	x21, x22, [sp, #32]
  402868:	mov	w21, w0
  40286c:	mov	x20, x1
  402870:	adrp	x1, 416000 <ferror@plt+0x139d0>
  402874:	add	x1, x1, #0xf18
  402878:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  40287c:	ldr	x0, [x0, #936]
  402880:	bl	402370 <strcmp@plt>
  402884:	cbnz	w0, 4029d4 <ferror@plt+0x3a4>
  402888:	mov	w19, w0
  40288c:	mov	x4, #0x0                   	// #0
  402890:	adrp	x3, 417000 <ferror@plt+0x149d0>
  402894:	add	x3, x3, #0x38
  402898:	adrp	x2, 417000 <ferror@plt+0x149d0>
  40289c:	add	x2, x2, #0x98
  4028a0:	mov	x1, x20
  4028a4:	mov	w0, w21
  4028a8:	bl	402350 <getopt_long@plt>
  4028ac:	cmn	w0, #0x1
  4028b0:	b.eq	402918 <ferror@plt+0x2e8>  // b.none
  4028b4:	cmp	w0, #0x56
  4028b8:	b.eq	4028fc <ferror@plt+0x2cc>  // b.none
  4028bc:	cmp	w0, #0x68
  4028c0:	b.eq	4028ec <ferror@plt+0x2bc>  // b.none
  4028c4:	cmp	w0, #0x3f
  4028c8:	b.eq	402a48 <ferror@plt+0x418>  // b.none
  4028cc:	mov	w2, w0
  4028d0:	adrp	x1, 416000 <ferror@plt+0x139d0>
  4028d4:	add	x1, x1, #0xf58
  4028d8:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4028dc:	ldr	x0, [x0, #904]
  4028e0:	bl	4025e0 <fprintf@plt>
  4028e4:	mov	w19, #0x1                   	// #1
  4028e8:	b	402a18 <ferror@plt+0x3e8>
  4028ec:	mov	x1, x20
  4028f0:	mov	w0, w21
  4028f4:	bl	402790 <ferror@plt+0x160>
  4028f8:	b	402a18 <ferror@plt+0x3e8>
  4028fc:	adrp	x0, 416000 <ferror@plt+0x139d0>
  402900:	add	x0, x0, #0xf20
  402904:	bl	402310 <puts@plt>
  402908:	adrp	x0, 416000 <ferror@plt+0x139d0>
  40290c:	add	x0, x0, #0xf30
  402910:	bl	402310 <puts@plt>
  402914:	b	402a18 <ferror@plt+0x3e8>
  402918:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  40291c:	ldr	w0, [x0, #920]
  402920:	cmp	w21, w0
  402924:	b.le	40297c <ferror@plt+0x34c>
  402928:	stp	x23, x24, [sp, #48]
  40292c:	ldr	x24, [x20, w0, sxtw #3]
  402930:	mov	x19, #0x0                   	// #0
  402934:	adrp	x23, 416000 <ferror@plt+0x139d0>
  402938:	add	x23, x23, #0xff0
  40293c:	ldr	x22, [x23, x19, lsl #3]
  402940:	mov	x1, x24
  402944:	ldr	x0, [x22]
  402948:	bl	402370 <strcmp@plt>
  40294c:	cbz	w0, 4029ac <ferror@plt+0x37c>
  402950:	add	x19, x19, #0x1
  402954:	cmp	x19, #0x3
  402958:	b.ne	40293c <ferror@plt+0x30c>  // b.any
  40295c:	mov	x2, x24
  402960:	adrp	x1, 416000 <ferror@plt+0x139d0>
  402964:	add	x1, x1, #0xfa0
  402968:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  40296c:	ldr	x0, [x0, #904]
  402970:	bl	4025e0 <fprintf@plt>
  402974:	ldp	x23, x24, [sp, #48]
  402978:	b	402998 <ferror@plt+0x368>
  40297c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  402980:	ldr	x3, [x0, #904]
  402984:	mov	x2, #0x10                  	// #16
  402988:	mov	x1, #0x1                   	// #1
  40298c:	adrp	x0, 416000 <ferror@plt+0x139d0>
  402990:	add	x0, x0, #0xf88
  402994:	bl	402440 <fwrite@plt>
  402998:	mov	x1, x20
  40299c:	mov	w0, w21
  4029a0:	bl	402790 <ferror@plt+0x160>
  4029a4:	mov	w19, #0x1                   	// #1
  4029a8:	b	402a18 <ferror@plt+0x3e8>
  4029ac:	sub	w21, w21, #0x1
  4029b0:	add	x20, x20, #0x8
  4029b4:	ldr	x2, [x22, #8]
  4029b8:	mov	x1, x20
  4029bc:	mov	w0, w21
  4029c0:	blr	x2
  4029c4:	mov	w19, w0
  4029c8:	tbnz	w0, #31, 40295c <ferror@plt+0x32c>
  4029cc:	ldp	x23, x24, [sp, #48]
  4029d0:	b	402a18 <ferror@plt+0x3e8>
  4029d4:	stp	x23, x24, [sp, #48]
  4029d8:	ldr	x0, [x20]
  4029dc:	bl	402380 <basename@plt>
  4029e0:	mov	x23, x0
  4029e4:	mov	x19, #0x0                   	// #0
  4029e8:	adrp	x22, 417000 <ferror@plt+0x149d0>
  4029ec:	add	x22, x22, #0x8
  4029f0:	ldr	x24, [x22, x19, lsl #3]
  4029f4:	mov	x1, x23
  4029f8:	ldr	x0, [x24]
  4029fc:	bl	402370 <strcmp@plt>
  402a00:	cbz	w0, 402a2c <ferror@plt+0x3fc>
  402a04:	add	x19, x19, #0x1
  402a08:	cmp	x19, #0x6
  402a0c:	b.ne	4029f0 <ferror@plt+0x3c0>  // b.any
  402a10:	mov	w19, #0xfffffffe            	// #-2
  402a14:	ldp	x23, x24, [sp, #48]
  402a18:	mov	w0, w19
  402a1c:	ldp	x19, x20, [sp, #16]
  402a20:	ldp	x21, x22, [sp, #32]
  402a24:	ldp	x29, x30, [sp], #64
  402a28:	ret
  402a2c:	ldr	x2, [x24, #8]
  402a30:	mov	x1, x20
  402a34:	mov	w0, w21
  402a38:	blr	x2
  402a3c:	mov	w19, w0
  402a40:	ldp	x23, x24, [sp, #48]
  402a44:	b	402a18 <ferror@plt+0x3e8>
  402a48:	mov	w19, #0x1                   	// #1
  402a4c:	b	402a18 <ferror@plt+0x3e8>
  402a50:	stp	x29, x30, [sp, #-144]!
  402a54:	mov	x29, sp
  402a58:	str	w0, [sp, #108]
  402a5c:	str	xzr, [sp, #136]
  402a60:	cmp	w0, #0x1
  402a64:	b.eq	402a8c <ferror@plt+0x45c>  // b.none
  402a68:	ldr	x2, [x1]
  402a6c:	adrp	x1, 417000 <ferror@plt+0x149d0>
  402a70:	add	x1, x1, #0xa0
  402a74:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  402a78:	ldr	x0, [x0, #904]
  402a7c:	bl	4025e0 <fprintf@plt>
  402a80:	mov	w0, #0x1                   	// #1
  402a84:	ldp	x29, x30, [sp], #144
  402a88:	ret
  402a8c:	add	x1, sp, #0x88
  402a90:	mov	x0, #0x0                   	// #0
  402a94:	bl	40bcb8 <ferror@plt+0x9688>
  402a98:	str	x0, [sp, #120]
  402a9c:	cbz	x0, 402af0 <ferror@plt+0x4c0>
  402aa0:	add	x1, sp, #0x80
  402aa4:	ldr	x0, [sp, #120]
  402aa8:	bl	411700 <ferror@plt+0xf0d0>
  402aac:	tbnz	w0, #31, 402b14 <ferror@plt+0x4e4>
  402ab0:	stp	x25, x26, [sp, #64]
  402ab4:	adrp	x0, 417000 <ferror@plt+0x149d0>
  402ab8:	add	x0, x0, #0x100
  402abc:	bl	402310 <puts@plt>
  402ac0:	ldr	x26, [sp, #128]
  402ac4:	cbz	x26, 402c4c <ferror@plt+0x61c>
  402ac8:	stp	x19, x20, [sp, #16]
  402acc:	stp	x21, x22, [sp, #32]
  402ad0:	stp	x23, x24, [sp, #48]
  402ad4:	stp	x27, x28, [sp, #80]
  402ad8:	adrp	x0, 417000 <ferror@plt+0x149d0>
  402adc:	add	x0, x0, #0x128
  402ae0:	str	x0, [sp, #112]
  402ae4:	adrp	x21, 431000 <ferror@plt+0x2e9d0>
  402ae8:	mov	w24, #0x0                   	// #0
  402aec:	b	402bdc <ferror@plt+0x5ac>
  402af0:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  402af4:	ldr	x3, [x0, #904]
  402af8:	mov	x2, #0x1a                  	// #26
  402afc:	mov	x1, #0x1                   	// #1
  402b00:	adrp	x0, 417000 <ferror@plt+0x149d0>
  402b04:	add	x0, x0, #0xb0
  402b08:	bl	402440 <fwrite@plt>
  402b0c:	ldr	w0, [sp, #108]
  402b10:	b	402a84 <ferror@plt+0x454>
  402b14:	stp	x19, x20, [sp, #16]
  402b18:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  402b1c:	ldr	x19, [x1, #904]
  402b20:	neg	w0, w0
  402b24:	bl	402270 <strerror@plt>
  402b28:	mov	x2, x0
  402b2c:	adrp	x1, 417000 <ferror@plt+0x149d0>
  402b30:	add	x1, x1, #0xd0
  402b34:	mov	x0, x19
  402b38:	bl	4025e0 <fprintf@plt>
  402b3c:	ldr	x0, [sp, #120]
  402b40:	bl	40c740 <ferror@plt+0xa110>
  402b44:	ldr	w0, [sp, #108]
  402b48:	ldp	x19, x20, [sp, #16]
  402b4c:	b	402a84 <ferror@plt+0x454>
  402b50:	ldr	x1, [x21, #928]
  402b54:	mov	w0, w28
  402b58:	bl	4020c0 <putc@plt>
  402b5c:	mov	x0, x20
  402b60:	bl	410af4 <ferror@plt+0xe4c4>
  402b64:	ldr	x1, [x21, #928]
  402b68:	bl	402030 <fputs@plt>
  402b6c:	mov	x0, x20
  402b70:	bl	4106e4 <ferror@plt+0xe0b4>
  402b74:	mov	x1, x19
  402b78:	mov	x0, x23
  402b7c:	bl	40cbb0 <ferror@plt+0xa580>
  402b80:	mov	x19, x0
  402b84:	mov	w22, w24
  402b88:	cbz	x0, 402bac <ferror@plt+0x57c>
  402b8c:	mov	x0, x19
  402b90:	bl	410ad4 <ferror@plt+0xe4a4>
  402b94:	mov	x20, x0
  402b98:	cbnz	w22, 402b50 <ferror@plt+0x520>
  402b9c:	ldr	x1, [x21, #928]
  402ba0:	mov	w0, w27
  402ba4:	bl	4020c0 <putc@plt>
  402ba8:	b	402b5c <ferror@plt+0x52c>
  402bac:	ldr	x1, [x21, #928]
  402bb0:	mov	w0, #0xa                   	// #10
  402bb4:	bl	4020c0 <putc@plt>
  402bb8:	mov	x0, x23
  402bbc:	bl	410380 <ferror@plt+0xdd50>
  402bc0:	mov	x0, x25
  402bc4:	bl	4106e4 <ferror@plt+0xe0b4>
  402bc8:	mov	x1, x26
  402bcc:	ldr	x0, [sp, #128]
  402bd0:	bl	40cbb0 <ferror@plt+0xa580>
  402bd4:	mov	x26, x0
  402bd8:	cbz	x0, 402c3c <ferror@plt+0x60c>
  402bdc:	mov	x0, x26
  402be0:	bl	410ad4 <ferror@plt+0xe4a4>
  402be4:	mov	x25, x0
  402be8:	bl	410af4 <ferror@plt+0xe4c4>
  402bec:	mov	x19, x0
  402bf0:	mov	x0, x25
  402bf4:	bl	412454 <ferror@plt+0xfe24>
  402bf8:	mov	w20, w0
  402bfc:	mov	x0, x25
  402c00:	bl	412134 <ferror@plt+0xfb04>
  402c04:	mov	w3, w20
  402c08:	mov	x2, x0
  402c0c:	mov	x1, x19
  402c10:	ldr	x0, [sp, #112]
  402c14:	bl	402560 <printf@plt>
  402c18:	mov	x0, x25
  402c1c:	bl	41255c <ferror@plt+0xff2c>
  402c20:	mov	x23, x0
  402c24:	cbz	x0, 402bac <ferror@plt+0x57c>
  402c28:	ldr	w22, [sp, #108]
  402c2c:	mov	x19, x0
  402c30:	mov	w28, #0x20                  	// #32
  402c34:	mov	w27, #0x2c                  	// #44
  402c38:	b	402b8c <ferror@plt+0x55c>
  402c3c:	ldp	x19, x20, [sp, #16]
  402c40:	ldp	x21, x22, [sp, #32]
  402c44:	ldp	x23, x24, [sp, #48]
  402c48:	ldp	x27, x28, [sp, #80]
  402c4c:	ldr	x0, [sp, #128]
  402c50:	bl	410380 <ferror@plt+0xdd50>
  402c54:	ldr	x0, [sp, #120]
  402c58:	bl	40c740 <ferror@plt+0xa110>
  402c5c:	mov	w0, #0x0                   	// #0
  402c60:	ldp	x25, x26, [sp, #64]
  402c64:	b	402a84 <ferror@plt+0x454>
  402c68:	stp	x29, x30, [sp, #-272]!
  402c6c:	mov	x29, sp
  402c70:	stp	x19, x20, [sp, #16]
  402c74:	stp	x21, x22, [sp, #32]
  402c78:	stp	x23, x24, [sp, #48]
  402c7c:	mov	w22, w0
  402c80:	mov	x19, x1
  402c84:	str	xzr, [sp, #264]
  402c88:	mov	w20, #0x0                   	// #0
  402c8c:	adrp	x24, 417000 <ferror@plt+0x149d0>
  402c90:	add	x24, x24, #0x478
  402c94:	adrp	x21, 417000 <ferror@plt+0x149d0>
  402c98:	add	x21, x21, #0x538
  402c9c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  402ca0:	add	x23, x0, #0x3b4
  402ca4:	b	402cbc <ferror@plt+0x68c>
  402ca8:	cmp	w0, #0x56
  402cac:	b.eq	402d5c <ferror@plt+0x72c>  // b.none
  402cb0:	cmp	w0, #0x66
  402cb4:	b.ne	402d14 <ferror@plt+0x6e4>  // b.any
  402cb8:	mov	w20, #0x200                 	// #512
  402cbc:	str	wzr, [sp, #136]
  402cc0:	add	x4, sp, #0x88
  402cc4:	mov	x3, x24
  402cc8:	mov	x2, x21
  402ccc:	mov	x1, x19
  402cd0:	mov	w0, w22
  402cd4:	bl	402350 <getopt_long@plt>
  402cd8:	mov	w2, w0
  402cdc:	cmn	w0, #0x1
  402ce0:	b.eq	402d94 <ferror@plt+0x764>  // b.none
  402ce4:	cmp	w0, #0x68
  402ce8:	b.eq	402d40 <ferror@plt+0x710>  // b.none
  402cec:	b.le	402ca8 <ferror@plt+0x678>
  402cf0:	cmp	w0, #0x73
  402cf4:	b.eq	402d34 <ferror@plt+0x704>  // b.none
  402cf8:	cmp	w0, #0x76
  402cfc:	b.ne	402d7c <ferror@plt+0x74c>  // b.any
  402d00:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  402d04:	ldr	w0, [x1, #816]
  402d08:	add	w0, w0, #0x1
  402d0c:	str	w0, [x1, #816]
  402d10:	b	402cbc <ferror@plt+0x68c>
  402d14:	mov	w0, #0x1                   	// #1
  402d18:	cmp	w2, #0x3f
  402d1c:	b.ne	402d7c <ferror@plt+0x74c>  // b.any
  402d20:	ldp	x19, x20, [sp, #16]
  402d24:	ldp	x21, x22, [sp, #32]
  402d28:	ldp	x23, x24, [sp, #48]
  402d2c:	ldp	x29, x30, [sp], #272
  402d30:	ret
  402d34:	mov	w0, #0x1                   	// #1
  402d38:	str	w0, [x23]
  402d3c:	b	402cbc <ferror@plt+0x68c>
  402d40:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  402d44:	ldr	x1, [x0, #936]
  402d48:	adrp	x0, 417000 <ferror@plt+0x149d0>
  402d4c:	add	x0, x0, #0x1b0
  402d50:	bl	402560 <printf@plt>
  402d54:	mov	w0, #0x0                   	// #0
  402d58:	b	402d20 <ferror@plt+0x6f0>
  402d5c:	adrp	x0, 416000 <ferror@plt+0x139d0>
  402d60:	add	x0, x0, #0xf20
  402d64:	bl	402310 <puts@plt>
  402d68:	adrp	x0, 416000 <ferror@plt+0x139d0>
  402d6c:	add	x0, x0, #0xf30
  402d70:	bl	402310 <puts@plt>
  402d74:	mov	w0, #0x0                   	// #0
  402d78:	b	402d20 <ferror@plt+0x6f0>
  402d7c:	adrp	x1, 417000 <ferror@plt+0x149d0>
  402d80:	add	x1, x1, #0x330
  402d84:	mov	w0, #0x3                   	// #3
  402d88:	bl	409dec <ferror@plt+0x77bc>
  402d8c:	mov	w0, #0x1                   	// #1
  402d90:	b	402d20 <ferror@plt+0x6f0>
  402d94:	stp	x27, x28, [sp, #80]
  402d98:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  402d9c:	ldr	w0, [x0, #948]
  402da0:	cmp	w0, #0x0
  402da4:	cset	w0, ne  // ne = any
  402da8:	bl	409d90 <ferror@plt+0x7760>
  402dac:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  402db0:	ldr	w0, [x0, #920]
  402db4:	cmp	w0, w22
  402db8:	b.ge	402e20 <ferror@plt+0x7f0>  // b.tcont
  402dbc:	stp	x25, x26, [sp, #64]
  402dc0:	add	x1, sp, #0x108
  402dc4:	mov	x0, #0x0                   	// #0
  402dc8:	bl	40bcb8 <ferror@plt+0x9688>
  402dcc:	mov	x26, x0
  402dd0:	cbz	x0, 402e38 <ferror@plt+0x808>
  402dd4:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  402dd8:	ldr	w1, [x0, #816]
  402ddc:	mov	x0, x26
  402de0:	bl	409f14 <ferror@plt+0x78e4>
  402de4:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  402de8:	ldr	w0, [x0, #920]
  402dec:	cmp	w22, w0
  402df0:	b.le	403040 <ferror@plt+0xa10>
  402df4:	sxtw	x21, w0
  402df8:	mvn	w0, w0
  402dfc:	add	w22, w0, w22
  402e00:	add	x24, x21, #0x1
  402e04:	add	x24, x22, x24
  402e08:	mov	w27, #0x0                   	// #0
  402e0c:	adrp	x0, 417000 <ferror@plt+0x149d0>
  402e10:	add	x0, x0, #0x420
  402e14:	str	x0, [sp, #104]
  402e18:	mov	w28, #0x3                   	// #3
  402e1c:	b	402f9c <ferror@plt+0x96c>
  402e20:	adrp	x1, 417000 <ferror@plt+0x149d0>
  402e24:	add	x1, x1, #0x358
  402e28:	mov	w0, #0x3                   	// #3
  402e2c:	bl	409dec <ferror@plt+0x77bc>
  402e30:	mov	w27, #0x1                   	// #1
  402e34:	b	402e94 <ferror@plt+0x864>
  402e38:	adrp	x1, 417000 <ferror@plt+0x149d0>
  402e3c:	add	x1, x1, #0x370
  402e40:	mov	w0, #0x3                   	// #3
  402e44:	bl	409dec <ferror@plt+0x77bc>
  402e48:	mov	w27, #0x1                   	// #1
  402e4c:	ldp	x25, x26, [sp, #64]
  402e50:	b	402e94 <ferror@plt+0x864>
  402e54:	add	x2, sp, #0x80
  402e58:	mov	x1, x22
  402e5c:	mov	x0, x26
  402e60:	bl	410048 <ferror@plt+0xda18>
  402e64:	b	402fc4 <ferror@plt+0x994>
  402e68:	neg	w0, w0
  402e6c:	bl	402270 <strerror@plt>
  402e70:	mov	x3, x0
  402e74:	mov	x2, x22
  402e78:	adrp	x1, 417000 <ferror@plt+0x149d0>
  402e7c:	add	x1, x1, #0x388
  402e80:	mov	w0, #0x3                   	// #3
  402e84:	bl	409dec <ferror@plt+0x77bc>
  402e88:	mov	x0, x26
  402e8c:	bl	40c740 <ferror@plt+0xa110>
  402e90:	ldp	x25, x26, [sp, #64]
  402e94:	bl	409dc8 <ferror@plt+0x7798>
  402e98:	cmp	w27, #0x0
  402e9c:	cset	w0, ne  // ne = any
  402ea0:	ldp	x27, x28, [sp, #80]
  402ea4:	b	402d20 <ferror@plt+0x6f0>
  402ea8:	mov	x0, x25
  402eac:	bl	410af4 <ferror@plt+0xe4c4>
  402eb0:	mov	x2, x0
  402eb4:	adrp	x1, 417000 <ferror@plt+0x149d0>
  402eb8:	add	x1, x1, #0x3a8
  402ebc:	mov	w0, w28
  402ec0:	bl	409dec <ferror@plt+0x77bc>
  402ec4:	b	402f70 <ferror@plt+0x940>
  402ec8:	mov	x0, x25
  402ecc:	bl	410af4 <ferror@plt+0xe4c4>
  402ed0:	mov	x2, x0
  402ed4:	adrp	x1, 417000 <ferror@plt+0x149d0>
  402ed8:	add	x1, x1, #0x3c0
  402edc:	mov	w0, w28
  402ee0:	bl	409dec <ferror@plt+0x77bc>
  402ee4:	b	402f70 <ferror@plt+0x940>
  402ee8:	mov	x0, x25
  402eec:	bl	410af4 <ferror@plt+0xe4c4>
  402ef0:	mov	x2, x0
  402ef4:	adrp	x1, 417000 <ferror@plt+0x149d0>
  402ef8:	add	x1, x1, #0x3e8
  402efc:	mov	w0, w28
  402f00:	bl	409dec <ferror@plt+0x77bc>
  402f04:	mov	x22, x23
  402f08:	adrp	x0, 417000 <ferror@plt+0x149d0>
  402f0c:	add	x0, x0, #0x400
  402f10:	str	x0, [sp, #120]
  402f14:	mov	x0, x22
  402f18:	bl	410ad4 <ferror@plt+0xe4a4>
  402f1c:	str	x0, [sp, #112]
  402f20:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  402f24:	ldr	x25, [x1, #904]
  402f28:	bl	410af4 <ferror@plt+0xe4c4>
  402f2c:	mov	x2, x0
  402f30:	ldr	x1, [sp, #120]
  402f34:	mov	x0, x25
  402f38:	bl	4025e0 <fprintf@plt>
  402f3c:	ldr	x0, [sp, #112]
  402f40:	bl	4106e4 <ferror@plt+0xe0b4>
  402f44:	mov	x1, x22
  402f48:	mov	x0, x23
  402f4c:	bl	40cbb0 <ferror@plt+0xa580>
  402f50:	mov	x22, x0
  402f54:	cbnz	x0, 402f14 <ferror@plt+0x8e4>
  402f58:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  402f5c:	ldr	x1, [x0, #904]
  402f60:	mov	w0, #0xa                   	// #10
  402f64:	bl	402100 <fputc@plt>
  402f68:	mov	x0, x23
  402f6c:	bl	410380 <ferror@plt+0xdd50>
  402f70:	add	w27, w27, #0x1
  402f74:	b	402f88 <ferror@plt+0x958>
  402f78:	mov	w1, w20
  402f7c:	ldr	x0, [sp, #128]
  402f80:	bl	410bdc <ferror@plt+0xe5ac>
  402f84:	tbnz	w0, #31, 40301c <ferror@plt+0x9ec>
  402f88:	ldr	x0, [sp, #128]
  402f8c:	bl	4106e4 <ferror@plt+0xe0b4>
  402f90:	add	x21, x21, #0x1
  402f94:	cmp	x21, x24
  402f98:	b.eq	402e88 <ferror@plt+0x858>  // b.none
  402f9c:	ldr	x22, [x19, x21, lsl #3]
  402fa0:	add	x2, sp, #0x88
  402fa4:	mov	x1, x22
  402fa8:	mov	w0, #0x0                   	// #0
  402fac:	bl	4025b0 <__xstat@plt>
  402fb0:	cbnz	w0, 402e54 <ferror@plt+0x824>
  402fb4:	add	x2, sp, #0x80
  402fb8:	mov	x1, x22
  402fbc:	mov	x0, x26
  402fc0:	bl	4101a8 <ferror@plt+0xdb78>
  402fc4:	tbnz	w0, #31, 402e68 <ferror@plt+0x838>
  402fc8:	cbnz	w20, 402f78 <ferror@plt+0x948>
  402fcc:	ldr	x25, [sp, #128]
  402fd0:	mov	x0, x25
  402fd4:	bl	411938 <ferror@plt+0xf308>
  402fd8:	cbz	w0, 402ea8 <ferror@plt+0x878>
  402fdc:	tbnz	w0, #31, 402ec8 <ferror@plt+0x898>
  402fe0:	mov	x0, x25
  402fe4:	bl	41255c <ferror@plt+0xff2c>
  402fe8:	mov	x23, x0
  402fec:	cbnz	x0, 402ee8 <ferror@plt+0x8b8>
  402ff0:	mov	x0, x25
  402ff4:	bl	412454 <ferror@plt+0xfe24>
  402ff8:	cbz	w0, 402f78 <ferror@plt+0x948>
  402ffc:	mov	x0, x25
  403000:	bl	410af4 <ferror@plt+0xe4c4>
  403004:	mov	x2, x0
  403008:	adrp	x1, 417000 <ferror@plt+0x149d0>
  40300c:	add	x1, x1, #0x408
  403010:	mov	w0, w28
  403014:	bl	409dec <ferror@plt+0x77bc>
  403018:	b	402f70 <ferror@plt+0x940>
  40301c:	neg	w0, w0
  403020:	bl	402270 <strerror@plt>
  403024:	mov	x3, x0
  403028:	mov	x2, x22
  40302c:	ldr	x1, [sp, #104]
  403030:	mov	w0, w28
  403034:	bl	409dec <ferror@plt+0x77bc>
  403038:	add	w27, w27, #0x1
  40303c:	b	402f88 <ferror@plt+0x958>
  403040:	mov	w27, #0x0                   	// #0
  403044:	b	402e88 <ferror@plt+0x858>
  403048:	stp	x29, x30, [sp, #-144]!
  40304c:	mov	x29, sp
  403050:	stp	x19, x20, [sp, #16]
  403054:	stp	x21, x22, [sp, #32]
  403058:	stp	x23, x24, [sp, #48]
  40305c:	stp	x25, x26, [sp, #64]
  403060:	mov	w19, w0
  403064:	mov	x20, x1
  403068:	str	xzr, [sp, #128]
  40306c:	mov	w25, #0x0                   	// #0
  403070:	adrp	x22, 417000 <ferror@plt+0x149d0>
  403074:	add	x22, x22, #0x700
  403078:	adrp	x21, 417000 <ferror@plt+0x149d0>
  40307c:	add	x21, x21, #0x760
  403080:	mov	w23, #0x3                   	// #3
  403084:	str	wzr, [sp, #124]
  403088:	add	x4, sp, #0x7c
  40308c:	mov	x3, x22
  403090:	mov	x2, x21
  403094:	mov	x1, x20
  403098:	mov	w0, w19
  40309c:	bl	402350 <getopt_long@plt>
  4030a0:	mov	w2, w0
  4030a4:	cmn	w0, #0x1
  4030a8:	b.eq	403154 <ferror@plt+0xb24>  // b.none
  4030ac:	cmp	w0, #0x66
  4030b0:	b.eq	40314c <ferror@plt+0xb1c>  // b.none
  4030b4:	b.le	403100 <ferror@plt+0xad0>
  4030b8:	cmp	w0, #0x70
  4030bc:	b.eq	403084 <ferror@plt+0xa54>  // b.none
  4030c0:	cmp	w0, #0x73
  4030c4:	b.eq	403084 <ferror@plt+0xa54>  // b.none
  4030c8:	cmp	w0, #0x68
  4030cc:	b.ne	403134 <ferror@plt+0xb04>  // b.any
  4030d0:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4030d4:	ldr	x1, [x0, #936]
  4030d8:	adrp	x0, 417000 <ferror@plt+0x149d0>
  4030dc:	add	x0, x0, #0x5c8
  4030e0:	bl	402560 <printf@plt>
  4030e4:	mov	w0, #0x0                   	// #0
  4030e8:	ldp	x19, x20, [sp, #16]
  4030ec:	ldp	x21, x22, [sp, #32]
  4030f0:	ldp	x23, x24, [sp, #48]
  4030f4:	ldp	x25, x26, [sp, #64]
  4030f8:	ldp	x29, x30, [sp], #144
  4030fc:	ret
  403100:	mov	w0, #0x1                   	// #1
  403104:	cmp	w2, #0x3f
  403108:	b.eq	4030e8 <ferror@plt+0xab8>  // b.none
  40310c:	cmp	w2, #0x56
  403110:	b.ne	403134 <ferror@plt+0xb04>  // b.any
  403114:	adrp	x0, 416000 <ferror@plt+0x139d0>
  403118:	add	x0, x0, #0xf20
  40311c:	bl	402310 <puts@plt>
  403120:	adrp	x0, 416000 <ferror@plt+0x139d0>
  403124:	add	x0, x0, #0xf30
  403128:	bl	402310 <puts@plt>
  40312c:	mov	w0, #0x0                   	// #0
  403130:	b	4030e8 <ferror@plt+0xab8>
  403134:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403138:	add	x1, x1, #0x330
  40313c:	mov	w0, #0x3                   	// #3
  403140:	bl	409dec <ferror@plt+0x77bc>
  403144:	mov	w0, #0x1                   	// #1
  403148:	b	4030e8 <ferror@plt+0xab8>
  40314c:	mov	w25, w23
  403150:	b	403084 <ferror@plt+0xa54>
  403154:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  403158:	ldr	w21, [x0, #920]
  40315c:	cmp	w21, w19
  403160:	b.ge	4031b4 <ferror@plt+0xb84>  // b.tcont
  403164:	sxtw	x22, w21
  403168:	ldr	x0, [x20, x22, lsl #3]
  40316c:	str	x0, [sp, #104]
  403170:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403174:	add	x1, x1, #0x658
  403178:	bl	402370 <strcmp@plt>
  40317c:	cbz	w0, 4031cc <ferror@plt+0xb9c>
  403180:	add	w24, w21, #0x1
  403184:	cmp	w19, w24
  403188:	b.le	4032cc <ferror@plt+0xc9c>
  40318c:	stp	x27, x28, [sp, #80]
  403190:	sxtw	x24, w24
  403194:	sub	w19, w19, w21
  403198:	sub	w19, w19, #0x2
  40319c:	add	x22, x22, #0x2
  4031a0:	add	x19, x19, x22
  4031a4:	mov	x22, #0x0                   	// #0
  4031a8:	mov	x21, #0x0                   	// #0
  4031ac:	mov	w28, #0x20                  	// #32
  4031b0:	b	40322c <ferror@plt+0xbfc>
  4031b4:	adrp	x1, 417000 <ferror@plt+0x149d0>
  4031b8:	add	x1, x1, #0x640
  4031bc:	mov	w0, #0x3                   	// #3
  4031c0:	bl	409dec <ferror@plt+0x77bc>
  4031c4:	mov	w0, #0x1                   	// #1
  4031c8:	b	4030e8 <ferror@plt+0xab8>
  4031cc:	adrp	x1, 417000 <ferror@plt+0x149d0>
  4031d0:	add	x1, x1, #0x660
  4031d4:	mov	w0, #0x3                   	// #3
  4031d8:	bl	409dec <ferror@plt+0x77bc>
  4031dc:	mov	w0, #0x1                   	// #1
  4031e0:	b	4030e8 <ferror@plt+0xab8>
  4031e4:	adrp	x1, 417000 <ferror@plt+0x149d0>
  4031e8:	add	x1, x1, #0x690
  4031ec:	mov	w0, #0x3                   	// #3
  4031f0:	bl	409dec <ferror@plt+0x77bc>
  4031f4:	mov	x0, x27
  4031f8:	bl	4023e0 <free@plt>
  4031fc:	mov	w0, #0x1                   	// #1
  403200:	ldp	x27, x28, [sp, #80]
  403204:	b	4030e8 <ferror@plt+0xab8>
  403208:	mov	x2, x23
  40320c:	mov	x1, x26
  403210:	add	x0, x21, x22
  403214:	bl	401fe0 <memcpy@plt>
  403218:	add	x22, x22, x23
  40321c:	strb	wzr, [x21, x22]
  403220:	add	x24, x24, #0x1
  403224:	cmp	x24, x19
  403228:	b.eq	403268 <ferror@plt+0xc38>  // b.none
  40322c:	ldr	x26, [x20, x24, lsl #3]
  403230:	mov	x0, x26
  403234:	bl	402020 <strlen@plt>
  403238:	mov	x23, x0
  40323c:	mov	x27, x21
  403240:	add	x1, x0, x22
  403244:	add	x1, x1, #0x2
  403248:	mov	x0, x21
  40324c:	bl	402230 <realloc@plt>
  403250:	mov	x21, x0
  403254:	cbz	x0, 4031e4 <ferror@plt+0xbb4>
  403258:	cbz	x22, 403208 <ferror@plt+0xbd8>
  40325c:	strb	w28, [x0, x22]
  403260:	add	x22, x22, #0x1
  403264:	b	403208 <ferror@plt+0xbd8>
  403268:	ldp	x27, x28, [sp, #80]
  40326c:	add	x1, sp, #0x80
  403270:	mov	x0, #0x0                   	// #0
  403274:	bl	40bcb8 <ferror@plt+0x9688>
  403278:	mov	x20, x0
  40327c:	cbz	x0, 4032d4 <ferror@plt+0xca4>
  403280:	add	x2, sp, #0x88
  403284:	ldr	x1, [sp, #104]
  403288:	bl	4101a8 <ferror@plt+0xdb78>
  40328c:	mov	w19, w0
  403290:	tbnz	w0, #31, 4032f4 <ferror@plt+0xcc4>
  403294:	mov	x2, x21
  403298:	mov	w1, w25
  40329c:	ldr	x0, [sp, #136]
  4032a0:	bl	410c6c <ferror@plt+0xe63c>
  4032a4:	mov	w19, w0
  4032a8:	tbnz	w0, #31, 403318 <ferror@plt+0xce8>
  4032ac:	ldr	x0, [sp, #136]
  4032b0:	bl	4106e4 <ferror@plt+0xe0b4>
  4032b4:	mov	x0, x20
  4032b8:	bl	40c740 <ferror@plt+0xa110>
  4032bc:	mov	x0, x21
  4032c0:	bl	4023e0 <free@plt>
  4032c4:	lsr	w0, w19, #31
  4032c8:	b	4030e8 <ferror@plt+0xab8>
  4032cc:	mov	x21, #0x0                   	// #0
  4032d0:	b	40326c <ferror@plt+0xc3c>
  4032d4:	adrp	x1, 417000 <ferror@plt+0x149d0>
  4032d8:	add	x1, x1, #0x370
  4032dc:	mov	w0, #0x3                   	// #3
  4032e0:	bl	409dec <ferror@plt+0x77bc>
  4032e4:	mov	x0, x21
  4032e8:	bl	4023e0 <free@plt>
  4032ec:	mov	w0, #0x1                   	// #1
  4032f0:	b	4030e8 <ferror@plt+0xab8>
  4032f4:	neg	w0, w0
  4032f8:	bl	402270 <strerror@plt>
  4032fc:	mov	x3, x0
  403300:	ldr	x2, [sp, #104]
  403304:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403308:	add	x1, x1, #0x6a0
  40330c:	mov	w0, #0x3                   	// #3
  403310:	bl	409dec <ferror@plt+0x77bc>
  403314:	b	4032b4 <ferror@plt+0xc84>
  403318:	neg	w0, w0
  40331c:	cmn	w19, #0x8
  403320:	b.eq	403374 <ferror@plt+0xd44>  // b.none
  403324:	b.lt	403358 <ferror@plt+0xd28>  // b.tstop
  403328:	cmn	w19, #0x2
  40332c:	b.eq	403380 <ferror@plt+0xd50>  // b.none
  403330:	cmn	w19, #0x3
  403334:	b.ne	403368 <ferror@plt+0xd38>  // b.any
  403338:	adrp	x3, 417000 <ferror@plt+0x149d0>
  40333c:	add	x3, x3, #0x590
  403340:	ldr	x2, [sp, #104]
  403344:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403348:	add	x1, x1, #0x6c0
  40334c:	mov	w0, #0x3                   	// #3
  403350:	bl	409dec <ferror@plt+0x77bc>
  403354:	b	4032ac <ferror@plt+0xc7c>
  403358:	adrp	x3, 417000 <ferror@plt+0x149d0>
  40335c:	add	x3, x3, #0x5b0
  403360:	cmn	w19, #0x16
  403364:	b.eq	403340 <ferror@plt+0xd10>  // b.none
  403368:	bl	402270 <strerror@plt>
  40336c:	mov	x3, x0
  403370:	b	403340 <ferror@plt+0xd10>
  403374:	adrp	x3, 417000 <ferror@plt+0x149d0>
  403378:	add	x3, x3, #0x558
  40337c:	b	403340 <ferror@plt+0xd10>
  403380:	adrp	x3, 417000 <ferror@plt+0x149d0>
  403384:	add	x3, x3, #0x570
  403388:	b	403340 <ferror@plt+0xd10>
  40338c:	stp	x29, x30, [sp, #-112]!
  403390:	mov	x29, sp
  403394:	stp	x19, x20, [sp, #16]
  403398:	stp	x21, x22, [sp, #32]
  40339c:	stp	x23, x24, [sp, #48]
  4033a0:	mov	x19, x0
  4033a4:	mov	x21, x1
  4033a8:	mov	x23, x2
  4033ac:	mov	w1, #0x3a                  	// #58
  4033b0:	mov	x0, x21
  4033b4:	bl	402410 <strchr@plt>
  4033b8:	cbz	x0, 403410 <ferror@plt+0xde0>
  4033bc:	stp	x25, x26, [sp, #64]
  4033c0:	stp	x27, x28, [sp, #80]
  4033c4:	mov	x20, x0
  4033c8:	sub	x27, x0, x21
  4033cc:	mov	w26, w27
  4033d0:	adrp	x1, 417000 <ferror@plt+0x149d0>
  4033d4:	add	x1, x1, #0x7a8
  4033d8:	mov	x0, x19
  4033dc:	bl	402370 <strcmp@plt>
  4033e0:	mov	w22, w0
  4033e4:	cbnz	w0, 403430 <ferror@plt+0xe00>
  4033e8:	add	x24, x20, #0x1
  4033ec:	mov	x0, x24
  4033f0:	bl	402020 <strlen@plt>
  4033f4:	str	w0, [sp, #108]
  4033f8:	mov	x20, #0x0                   	// #0
  4033fc:	ldr	x25, [x23]
  403400:	cbz	x25, 4034f8 <ferror@plt+0xec8>
  403404:	mov	x19, x25
  403408:	sxtw	x28, w26
  40340c:	b	403454 <ferror@plt+0xe24>
  403410:	mov	x3, x21
  403414:	mov	x2, x19
  403418:	adrp	x1, 417000 <ferror@plt+0x149d0>
  40341c:	add	x1, x1, #0x780
  403420:	mov	w0, #0x3                   	// #3
  403424:	bl	409dec <ferror@plt+0x77bc>
  403428:	mov	w0, #0x0                   	// #0
  40342c:	b	40349c <ferror@plt+0xe6c>
  403430:	add	x20, x20, #0x1
  403434:	mov	x0, x20
  403438:	bl	402020 <strlen@plt>
  40343c:	mov	w22, w0
  403440:	str	wzr, [sp, #108]
  403444:	mov	x24, #0x0                   	// #0
  403448:	b	4033fc <ferror@plt+0xdcc>
  40344c:	ldr	x19, [x19]
  403450:	cbz	x19, 4034f8 <ferror@plt+0xec8>
  403454:	ldr	w0, [x19, #32]
  403458:	cmp	w26, w0
  40345c:	b.ne	40344c <ferror@plt+0xe1c>  // b.any
  403460:	mov	x2, x28
  403464:	mov	x1, x21
  403468:	ldr	x0, [x19, #8]
  40346c:	bl	402330 <memcmp@plt>
  403470:	cbnz	w0, 40344c <ferror@plt+0xe1c>
  403474:	cbz	x24, 4034c0 <ferror@plt+0xe90>
  403478:	str	x24, [x19, #16]
  40347c:	ldr	w0, [sp, #108]
  403480:	str	w0, [x19, #36]
  403484:	cbz	x20, 4034b0 <ferror@plt+0xe80>
  403488:	str	x20, [x19, #24]
  40348c:	str	w22, [x19, #40]
  403490:	mov	w0, #0x0                   	// #0
  403494:	ldp	x25, x26, [sp, #64]
  403498:	ldp	x27, x28, [sp, #80]
  40349c:	ldp	x19, x20, [sp, #16]
  4034a0:	ldp	x21, x22, [sp, #32]
  4034a4:	ldp	x23, x24, [sp, #48]
  4034a8:	ldp	x29, x30, [sp], #112
  4034ac:	ret
  4034b0:	mov	w0, #0x0                   	// #0
  4034b4:	ldp	x25, x26, [sp, #64]
  4034b8:	ldp	x27, x28, [sp, #80]
  4034bc:	b	40349c <ferror@plt+0xe6c>
  4034c0:	cbnz	x20, 403488 <ferror@plt+0xe58>
  4034c4:	mov	w0, #0x0                   	// #0
  4034c8:	cbz	x19, 4034d8 <ferror@plt+0xea8>
  4034cc:	ldp	x25, x26, [sp, #64]
  4034d0:	ldp	x27, x28, [sp, #80]
  4034d4:	b	40349c <ferror@plt+0xe6c>
  4034d8:	adrp	x1, 417000 <ferror@plt+0x149d0>
  4034dc:	add	x1, x1, #0x7b0
  4034e0:	mov	w0, #0x3                   	// #3
  4034e4:	bl	409dec <ferror@plt+0x77bc>
  4034e8:	mov	w0, #0xfffffff4            	// #-12
  4034ec:	ldp	x25, x26, [sp, #64]
  4034f0:	ldp	x27, x28, [sp, #80]
  4034f4:	b	40349c <ferror@plt+0xe6c>
  4034f8:	mov	x0, #0x30                  	// #48
  4034fc:	bl	4021a0 <malloc@plt>
  403500:	mov	x19, x0
  403504:	cbz	x0, 4034d8 <ferror@plt+0xea8>
  403508:	str	x25, [x19]
  40350c:	str	x19, [x23]
  403510:	str	x21, [x19, #8]
  403514:	str	w27, [x19, #32]
  403518:	str	xzr, [x19, #16]
  40351c:	str	xzr, [x19, #24]
  403520:	str	wzr, [x19, #36]
  403524:	str	wzr, [x19, #40]
  403528:	b	403474 <ferror@plt+0xe44>
  40352c:	sub	sp, sp, #0x80
  403530:	stp	x29, x30, [sp, #16]
  403534:	add	x29, sp, #0x10
  403538:	stp	x19, x20, [sp, #32]
  40353c:	stp	x21, x22, [sp, #48]
  403540:	mov	x19, x0
  403544:	str	xzr, [sp, #120]
  403548:	str	xzr, [sp, #112]
  40354c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  403550:	ldr	x0, [x0, #952]
  403554:	cbz	x0, 4035e4 <ferror@plt+0xfb4>
  403558:	adrp	x1, 417000 <ferror@plt+0x149d0>
  40355c:	add	x1, x1, #0x7c0
  403560:	bl	402370 <strcmp@plt>
  403564:	mov	w21, w0
  403568:	cbz	w0, 4035c0 <ferror@plt+0xf90>
  40356c:	add	x1, sp, #0x78
  403570:	mov	x0, x19
  403574:	bl	4127d4 <ferror@plt+0x101a4>
  403578:	mov	w21, w0
  40357c:	tbnz	w0, #31, 403610 <ferror@plt+0xfe0>
  403580:	stp	x23, x24, [sp, #64]
  403584:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  403588:	ldr	x0, [x0, #952]
  40358c:	cbz	x0, 4039b4 <ferror@plt+0x1384>
  403590:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403594:	add	x1, x1, #0x7a8
  403598:	bl	402370 <strcmp@plt>
  40359c:	mov	w22, w0
  4035a0:	cbz	w0, 403640 <ferror@plt+0x1010>
  4035a4:	ldr	x19, [sp, #120]
  4035a8:	cbz	x19, 40384c <ferror@plt+0x121c>
  4035ac:	adrp	x23, 417000 <ferror@plt+0x149d0>
  4035b0:	add	x23, x23, #0x7a8
  4035b4:	adrp	x24, 417000 <ferror@plt+0x149d0>
  4035b8:	add	x24, x24, #0x820
  4035bc:	b	4037e0 <ferror@plt+0x11b0>
  4035c0:	mov	x0, x19
  4035c4:	bl	410b00 <ferror@plt+0xe4d0>
  4035c8:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  4035cc:	ldrb	w2, [x1, #820]
  4035d0:	mov	x1, x0
  4035d4:	adrp	x0, 417000 <ferror@plt+0x149d0>
  4035d8:	add	x0, x0, #0x7d0
  4035dc:	bl	402560 <printf@plt>
  4035e0:	b	403874 <ferror@plt+0x1244>
  4035e4:	mov	x0, x19
  4035e8:	bl	410b00 <ferror@plt+0xe4d0>
  4035ec:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  4035f0:	ldrb	w3, [x1, #820]
  4035f4:	mov	x2, x0
  4035f8:	adrp	x1, 417000 <ferror@plt+0x149d0>
  4035fc:	add	x1, x1, #0x7d8
  403600:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403604:	add	x0, x0, #0x7e8
  403608:	bl	402560 <printf@plt>
  40360c:	b	40356c <ferror@plt+0xf3c>
  403610:	mov	x0, x19
  403614:	bl	410af4 <ferror@plt+0xe4c4>
  403618:	mov	x19, x0
  40361c:	neg	w0, w21
  403620:	bl	402270 <strerror@plt>
  403624:	mov	x3, x0
  403628:	mov	x2, x19
  40362c:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403630:	add	x1, x1, #0x7f8
  403634:	mov	w0, #0x3                   	// #3
  403638:	bl	409dec <ferror@plt+0x77bc>
  40363c:	b	403874 <ferror@plt+0x1244>
  403640:	ldr	x24, [sp, #120]
  403644:	str	xzr, [sp, #104]
  403648:	cbz	x24, 40379c <ferror@plt+0x116c>
  40364c:	str	x25, [sp, #80]
  403650:	mov	x19, x24
  403654:	adrp	x23, 417000 <ferror@plt+0x149d0>
  403658:	add	x23, x23, #0x7a8
  40365c:	adrp	x25, 417000 <ferror@plt+0x149d0>
  403660:	add	x25, x25, #0x820
  403664:	b	403694 <ferror@plt+0x1064>
  403668:	add	x2, sp, #0x68
  40366c:	mov	x1, x21
  403670:	mov	x0, x20
  403674:	bl	40338c <ferror@plt+0xd5c>
  403678:	mov	w22, w0
  40367c:	tbnz	w0, #31, 40377c <ferror@plt+0x114c>
  403680:	mov	x1, x19
  403684:	mov	x0, x24
  403688:	bl	40cbb0 <ferror@plt+0xa580>
  40368c:	mov	x19, x0
  403690:	cbz	x0, 4036d0 <ferror@plt+0x10a0>
  403694:	mov	x0, x19
  403698:	bl	41277c <ferror@plt+0x1014c>
  40369c:	mov	x20, x0
  4036a0:	mov	x0, x19
  4036a4:	bl	41278c <ferror@plt+0x1015c>
  4036a8:	mov	x21, x0
  4036ac:	mov	x1, x23
  4036b0:	mov	x0, x20
  4036b4:	bl	402370 <strcmp@plt>
  4036b8:	cbz	w0, 403668 <ferror@plt+0x1038>
  4036bc:	mov	x1, x25
  4036c0:	mov	x0, x20
  4036c4:	bl	402370 <strcmp@plt>
  4036c8:	cbz	w0, 403668 <ferror@plt+0x1038>
  4036cc:	b	403680 <ferror@plt+0x1050>
  4036d0:	ldr	x19, [sp, #104]
  4036d4:	cbz	x19, 4037ac <ferror@plt+0x117c>
  4036d8:	adrp	x20, 431000 <ferror@plt+0x2e9d0>
  4036dc:	add	x20, x20, #0x334
  4036e0:	adrp	x23, 417000 <ferror@plt+0x149d0>
  4036e4:	add	x23, x23, #0x858
  4036e8:	adrp	x21, 417000 <ferror@plt+0x149d0>
  4036ec:	b	40373c <ferror@plt+0x110c>
  4036f0:	ldrb	w5, [x20]
  4036f4:	ldr	x4, [x19, #24]
  4036f8:	ldr	w3, [x19, #40]
  4036fc:	ldr	x2, [x19, #8]
  403700:	ldr	w1, [x19, #32]
  403704:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403708:	add	x0, x0, #0x830
  40370c:	bl	402560 <printf@plt>
  403710:	b	40372c <ferror@plt+0x10fc>
  403714:	ldrb	w5, [x20]
  403718:	ldr	w3, [x19, #36]
  40371c:	ldr	x2, [x19, #8]
  403720:	ldr	w1, [x19, #32]
  403724:	mov	x0, x23
  403728:	bl	402560 <printf@plt>
  40372c:	mov	x0, x19
  403730:	bl	4023e0 <free@plt>
  403734:	ldr	x19, [sp, #104]
  403738:	cbz	x19, 403774 <ferror@plt+0x1144>
  40373c:	ldr	x0, [x19]
  403740:	str	x0, [sp, #104]
  403744:	ldr	x4, [x19, #16]
  403748:	cbz	x4, 4036f0 <ferror@plt+0x10c0>
  40374c:	ldr	x6, [x19, #24]
  403750:	cbz	x6, 403714 <ferror@plt+0x10e4>
  403754:	ldrb	w7, [x20]
  403758:	ldr	w5, [x19, #40]
  40375c:	ldr	w3, [x19, #36]
  403760:	ldr	x2, [x19, #8]
  403764:	ldr	w1, [x19, #32]
  403768:	add	x0, x21, #0x840
  40376c:	bl	402560 <printf@plt>
  403770:	b	40372c <ferror@plt+0x10fc>
  403774:	ldr	x25, [sp, #80]
  403778:	b	40379c <ferror@plt+0x116c>
  40377c:	ldr	x0, [sp, #104]
  403780:	cbz	x0, 4037a4 <ferror@plt+0x1174>
  403784:	ldr	x1, [x0]
  403788:	str	x1, [sp, #104]
  40378c:	bl	4023e0 <free@plt>
  403790:	ldr	x0, [sp, #104]
  403794:	cbnz	x0, 403784 <ferror@plt+0x1154>
  403798:	ldr	x25, [sp, #80]
  40379c:	mov	w21, w22
  4037a0:	b	40384c <ferror@plt+0x121c>
  4037a4:	ldr	x25, [sp, #80]
  4037a8:	b	40379c <ferror@plt+0x116c>
  4037ac:	ldr	x25, [sp, #80]
  4037b0:	b	40379c <ferror@plt+0x116c>
  4037b4:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4037b8:	ldrb	w2, [x0, #820]
  4037bc:	mov	x1, x22
  4037c0:	adrp	x0, 417000 <ferror@plt+0x149d0>
  4037c4:	add	x0, x0, #0x7d0
  4037c8:	bl	402560 <printf@plt>
  4037cc:	mov	x1, x19
  4037d0:	ldr	x0, [sp, #120]
  4037d4:	bl	40cbb0 <ferror@plt+0xa580>
  4037d8:	mov	x19, x0
  4037dc:	cbz	x0, 4038f4 <ferror@plt+0x12c4>
  4037e0:	mov	x0, x19
  4037e4:	bl	41277c <ferror@plt+0x1014c>
  4037e8:	mov	x20, x0
  4037ec:	mov	x0, x19
  4037f0:	bl	41278c <ferror@plt+0x1015c>
  4037f4:	mov	x22, x0
  4037f8:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  4037fc:	ldr	x0, [x1, #952]
  403800:	cbz	x0, 403814 <ferror@plt+0x11e4>
  403804:	mov	x1, x20
  403808:	bl	402370 <strcmp@plt>
  40380c:	cbnz	w0, 4037cc <ferror@plt+0x119c>
  403810:	b	4037b4 <ferror@plt+0x1184>
  403814:	mov	x1, x23
  403818:	mov	x0, x20
  40381c:	bl	402370 <strcmp@plt>
  403820:	cbz	w0, 403834 <ferror@plt+0x1204>
  403824:	mov	x1, x24
  403828:	mov	x0, x20
  40382c:	bl	402370 <strcmp@plt>
  403830:	cbnz	w0, 40388c <ferror@plt+0x125c>
  403834:	add	x2, sp, #0x70
  403838:	mov	x1, x22
  40383c:	mov	x0, x20
  403840:	bl	40338c <ferror@plt+0xd5c>
  403844:	mov	w21, w0
  403848:	tbz	w0, #31, 4037cc <ferror@plt+0x119c>
  40384c:	ldr	x0, [sp, #112]
  403850:	cbz	x0, 403868 <ferror@plt+0x1238>
  403854:	ldr	x1, [x0]
  403858:	str	x1, [sp, #112]
  40385c:	bl	4023e0 <free@plt>
  403860:	ldr	x0, [sp, #112]
  403864:	cbnz	x0, 403854 <ferror@plt+0x1224>
  403868:	ldr	x0, [sp, #120]
  40386c:	bl	41279c <ferror@plt+0x1016c>
  403870:	ldp	x23, x24, [sp, #64]
  403874:	mov	w0, w21
  403878:	ldp	x19, x20, [sp, #32]
  40387c:	ldp	x21, x22, [sp, #48]
  403880:	ldp	x29, x30, [sp, #16]
  403884:	add	sp, sp, #0x80
  403888:	ret
  40388c:	str	x25, [sp, #80]
  403890:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  403894:	ldrb	w25, [x0, #820]
  403898:	cbz	w25, 4038d4 <ferror@plt+0x12a4>
  40389c:	mov	x0, x20
  4038a0:	bl	402020 <strlen@plt>
  4038a4:	mov	w5, w25
  4038a8:	mov	x4, x22
  4038ac:	adrp	x3, 41a000 <ferror@plt+0x179d0>
  4038b0:	add	x3, x3, #0xcf0
  4038b4:	mov	w2, #0xf                   	// #15
  4038b8:	sub	w2, w2, w0
  4038bc:	mov	x1, x20
  4038c0:	adrp	x0, 417000 <ferror@plt+0x149d0>
  4038c4:	add	x0, x0, #0x870
  4038c8:	bl	402560 <printf@plt>
  4038cc:	ldr	x25, [sp, #80]
  4038d0:	b	4037cc <ferror@plt+0x119c>
  4038d4:	mov	w3, #0x0                   	// #0
  4038d8:	mov	x2, x22
  4038dc:	mov	x1, x20
  4038e0:	adrp	x0, 417000 <ferror@plt+0x149d0>
  4038e4:	add	x0, x0, #0x868
  4038e8:	bl	402560 <printf@plt>
  4038ec:	ldr	x25, [sp, #80]
  4038f0:	b	4037cc <ferror@plt+0x119c>
  4038f4:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4038f8:	ldr	x0, [x0, #952]
  4038fc:	cbnz	x0, 40384c <ferror@plt+0x121c>
  403900:	ldr	x19, [sp, #112]
  403904:	cbz	x19, 403868 <ferror@plt+0x1238>
  403908:	adrp	x22, 431000 <ferror@plt+0x2e9d0>
  40390c:	add	x22, x22, #0x334
  403910:	adrp	x20, 417000 <ferror@plt+0x149d0>
  403914:	add	x20, x20, #0x880
  403918:	adrp	x23, 417000 <ferror@plt+0x149d0>
  40391c:	b	403970 <ferror@plt+0x1340>
  403920:	ldrb	w6, [x22]
  403924:	ldr	x5, [x19, #24]
  403928:	ldr	w4, [x19, #40]
  40392c:	ldr	x3, [x19, #8]
  403930:	ldr	w2, [x19, #32]
  403934:	mov	x1, x20
  403938:	add	x0, x23, #0x888
  40393c:	bl	402560 <printf@plt>
  403940:	b	403960 <ferror@plt+0x1330>
  403944:	ldrb	w6, [x22]
  403948:	ldr	w4, [x19, #36]
  40394c:	ldr	x3, [x19, #8]
  403950:	ldr	w2, [x19, #32]
  403954:	mov	x1, x20
  403958:	add	x0, x23, #0x888
  40395c:	bl	402560 <printf@plt>
  403960:	mov	x0, x19
  403964:	bl	4023e0 <free@plt>
  403968:	ldr	x19, [sp, #112]
  40396c:	cbz	x19, 403868 <ferror@plt+0x1238>
  403970:	ldr	x0, [x19]
  403974:	str	x0, [sp, #112]
  403978:	ldr	x5, [x19, #16]
  40397c:	cbz	x5, 403920 <ferror@plt+0x12f0>
  403980:	ldr	x7, [x19, #24]
  403984:	cbz	x7, 403944 <ferror@plt+0x1314>
  403988:	ldr	w6, [x19, #40]
  40398c:	ldr	w4, [x19, #36]
  403990:	ldr	x3, [x19, #8]
  403994:	ldr	w2, [x19, #32]
  403998:	ldrb	w0, [x22]
  40399c:	str	w0, [sp]
  4039a0:	mov	x1, x20
  4039a4:	adrp	x0, 417000 <ferror@plt+0x149d0>
  4039a8:	add	x0, x0, #0x8a0
  4039ac:	bl	402560 <printf@plt>
  4039b0:	b	403960 <ferror@plt+0x1330>
  4039b4:	ldr	x19, [sp, #120]
  4039b8:	cbnz	x19, 4035ac <ferror@plt+0xf7c>
  4039bc:	b	403900 <ferror@plt+0x12d0>
  4039c0:	mov	x12, #0x1210                	// #4624
  4039c4:	sub	sp, sp, x12
  4039c8:	stp	x29, x30, [sp]
  4039cc:	mov	x29, sp
  4039d0:	stp	x19, x20, [sp, #16]
  4039d4:	stp	x21, x22, [sp, #32]
  4039d8:	stp	x23, x24, [sp, #48]
  4039dc:	stp	x25, x26, [sp, #64]
  4039e0:	mov	w19, w0
  4039e4:	mov	x20, x1
  4039e8:	str	xzr, [sp, #520]
  4039ec:	mov	x24, #0x0                   	// #0
  4039f0:	mov	x25, #0x0                   	// #0
  4039f4:	adrp	x22, 417000 <ferror@plt+0x149d0>
  4039f8:	add	x22, x22, #0xc60
  4039fc:	adrp	x21, 417000 <ferror@plt+0x149d0>
  403a00:	add	x21, x21, #0xde0
  403a04:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403a08:	add	x23, x0, #0x8c0
  403a0c:	str	wzr, [sp, #128]
  403a10:	add	x4, sp, #0x80
  403a14:	mov	x3, x22
  403a18:	mov	x2, x21
  403a1c:	mov	x1, x20
  403a20:	mov	w0, w19
  403a24:	bl	402350 <getopt_long@plt>
  403a28:	cmn	w0, #0x1
  403a2c:	b.eq	403b90 <ferror@plt+0x1560>  // b.none
  403a30:	cmp	w0, #0x64
  403a34:	b.eq	403b04 <ferror@plt+0x14d4>  // b.none
  403a38:	cmp	w0, #0x64
  403a3c:	b.gt	403aa0 <ferror@plt+0x1470>
  403a40:	cmp	w0, #0x56
  403a44:	b.eq	403b54 <ferror@plt+0x1524>  // b.none
  403a48:	b.gt	403a84 <ferror@plt+0x1454>
  403a4c:	cmp	w0, #0x3f
  403a50:	b.eq	403c2c <ferror@plt+0x15fc>  // b.none
  403a54:	cmp	w0, #0x46
  403a58:	b.ne	403a70 <ferror@plt+0x1440>  // b.any
  403a5c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  403a60:	ldr	x1, [x0, #912]
  403a64:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  403a68:	str	x1, [x0, #952]
  403a6c:	b	403a0c <ferror@plt+0x13dc>
  403a70:	cmp	w0, #0x30
  403a74:	b.ne	403b74 <ferror@plt+0x1544>  // b.any
  403a78:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  403a7c:	strb	wzr, [x0, #820]
  403a80:	b	403a0c <ferror@plt+0x13dc>
  403a84:	cmp	w0, #0x61
  403a88:	b.eq	403af0 <ferror@plt+0x14c0>  // b.none
  403a8c:	cmp	w0, #0x62
  403a90:	b.ne	403b74 <ferror@plt+0x1544>  // b.any
  403a94:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  403a98:	ldr	x24, [x0, #912]
  403a9c:	b	403a0c <ferror@plt+0x13dc>
  403aa0:	cmp	w0, #0x6c
  403aa4:	b.eq	403b10 <ferror@plt+0x14e0>  // b.none
  403aa8:	cmp	w0, #0x6c
  403aac:	b.le	403ad4 <ferror@plt+0x14a4>
  403ab0:	cmp	w0, #0x6e
  403ab4:	b.eq	403b24 <ferror@plt+0x14f4>  // b.none
  403ab8:	cmp	w0, #0x70
  403abc:	b.ne	403b74 <ferror@plt+0x1544>  // b.any
  403ac0:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  403ac4:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403ac8:	add	x0, x0, #0x7a8
  403acc:	str	x0, [x1, #952]
  403ad0:	b	403a0c <ferror@plt+0x13dc>
  403ad4:	cmp	w0, #0x68
  403ad8:	b.eq	403b38 <ferror@plt+0x1508>  // b.none
  403adc:	cmp	w0, #0x6b
  403ae0:	b.ne	403b74 <ferror@plt+0x1544>  // b.any
  403ae4:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  403ae8:	ldr	x25, [x0, #912]
  403aec:	b	403a0c <ferror@plt+0x13dc>
  403af0:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  403af4:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403af8:	add	x0, x0, #0x8b8
  403afc:	str	x0, [x1, #952]
  403b00:	b	403a0c <ferror@plt+0x13dc>
  403b04:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  403b08:	str	x23, [x0, #952]
  403b0c:	b	403a0c <ferror@plt+0x13dc>
  403b10:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  403b14:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403b18:	add	x0, x0, #0x8d0
  403b1c:	str	x0, [x1, #952]
  403b20:	b	403a0c <ferror@plt+0x13dc>
  403b24:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  403b28:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403b2c:	add	x0, x0, #0x7c0
  403b30:	str	x0, [x1, #952]
  403b34:	b	403a0c <ferror@plt+0x13dc>
  403b38:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  403b3c:	ldr	x1, [x0, #936]
  403b40:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403b44:	add	x0, x0, #0x8d8
  403b48:	bl	402560 <printf@plt>
  403b4c:	mov	w0, #0x0                   	// #0
  403b50:	b	403c30 <ferror@plt+0x1600>
  403b54:	adrp	x0, 416000 <ferror@plt+0x139d0>
  403b58:	add	x0, x0, #0xf20
  403b5c:	bl	402310 <puts@plt>
  403b60:	adrp	x0, 416000 <ferror@plt+0x139d0>
  403b64:	add	x0, x0, #0xf30
  403b68:	bl	402310 <puts@plt>
  403b6c:	mov	w0, #0x0                   	// #0
  403b70:	b	403c30 <ferror@plt+0x1600>
  403b74:	mov	w2, w0
  403b78:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403b7c:	add	x1, x1, #0x330
  403b80:	mov	w0, #0x3                   	// #3
  403b84:	bl	409dec <ferror@plt+0x77bc>
  403b88:	mov	w0, #0x1                   	// #1
  403b8c:	b	403c30 <ferror@plt+0x1600>
  403b90:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  403b94:	ldr	w0, [x0, #920]
  403b98:	cmp	w0, w19
  403b9c:	b.ge	403c50 <ferror@plt+0x1620>  // b.tcont
  403ba0:	orr	x0, x25, x24
  403ba4:	cbz	x0, 403bdc <ferror@plt+0x15ac>
  403ba8:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  403bac:	add	x0, x0, #0xcf0
  403bb0:	cmp	x24, #0x0
  403bb4:	csel	x24, x0, x24, eq  // eq = none
  403bb8:	cbz	x25, 403c68 <ferror@plt+0x1638>
  403bbc:	mov	x4, x25
  403bc0:	mov	x3, x24
  403bc4:	adrp	x2, 417000 <ferror@plt+0x149d0>
  403bc8:	add	x2, x2, #0xb88
  403bcc:	mov	x1, #0x1000                	// #4096
  403bd0:	add	x0, sp, #0x210
  403bd4:	bl	402150 <snprintf@plt>
  403bd8:	add	x0, sp, #0x210
  403bdc:	add	x1, sp, #0x208
  403be0:	bl	40bcb8 <ferror@plt+0x9688>
  403be4:	mov	x26, x0
  403be8:	cbz	x0, 403c90 <ferror@plt+0x1660>
  403bec:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  403bf0:	ldr	w0, [x0, #920]
  403bf4:	cmp	w19, w0
  403bf8:	b.le	403e44 <ferror@plt+0x1814>
  403bfc:	stp	x27, x28, [sp, #80]
  403c00:	sxtw	x25, w0
  403c04:	mvn	w0, w0
  403c08:	add	w19, w0, w19
  403c0c:	add	x27, x25, #0x1
  403c10:	add	x27, x19, x27
  403c14:	mov	w24, #0x0                   	// #0
  403c18:	mov	w28, #0x2                   	// #2
  403c1c:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403c20:	add	x0, x0, #0xbe0
  403c24:	str	x0, [sp, #104]
  403c28:	b	403d04 <ferror@plt+0x16d4>
  403c2c:	mov	w0, #0x1                   	// #1
  403c30:	ldp	x19, x20, [sp, #16]
  403c34:	ldp	x21, x22, [sp, #32]
  403c38:	ldp	x23, x24, [sp, #48]
  403c3c:	ldp	x25, x26, [sp, #64]
  403c40:	ldp	x29, x30, [sp]
  403c44:	mov	x12, #0x1210                	// #4624
  403c48:	add	sp, sp, x12
  403c4c:	ret
  403c50:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403c54:	add	x1, x1, #0xb50
  403c58:	mov	w0, #0x3                   	// #3
  403c5c:	bl	409dec <ferror@plt+0x77bc>
  403c60:	mov	w0, #0x1                   	// #1
  403c64:	b	403c30 <ferror@plt+0x1600>
  403c68:	add	x0, sp, #0x80
  403c6c:	bl	402590 <uname@plt>
  403c70:	add	x25, sp, #0x102
  403c74:	tbz	w0, #31, 403bbc <ferror@plt+0x158c>
  403c78:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403c7c:	add	x1, x1, #0xb70
  403c80:	mov	w0, #0x3                   	// #3
  403c84:	bl	409dec <ferror@plt+0x77bc>
  403c88:	mov	w0, #0x1                   	// #1
  403c8c:	b	403c30 <ferror@plt+0x1600>
  403c90:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403c94:	add	x1, x1, #0x370
  403c98:	mov	w0, #0x3                   	// #3
  403c9c:	bl	409dec <ferror@plt+0x77bc>
  403ca0:	mov	w0, #0x1                   	// #1
  403ca4:	b	403c30 <ferror@plt+0x1600>
  403ca8:	mov	x0, x22
  403cac:	bl	402020 <strlen@plt>
  403cb0:	mov	x1, x0
  403cb4:	mov	x0, x22
  403cb8:	bl	40b23c <ferror@plt+0x8c0c>
  403cbc:	and	w0, w0, #0xff
  403cc0:	cbz	w0, 403d2c <ferror@plt+0x16fc>
  403cc4:	add	x2, sp, #0x80
  403cc8:	mov	x1, x22
  403ccc:	mov	x0, x26
  403cd0:	bl	4101a8 <ferror@plt+0xdb78>
  403cd4:	mov	w21, w0
  403cd8:	tbnz	w0, #31, 403dbc <ferror@plt+0x178c>
  403cdc:	ldr	x0, [sp, #128]
  403ce0:	bl	40352c <ferror@plt+0xefc>
  403ce4:	mov	w21, w0
  403ce8:	ldr	x0, [sp, #128]
  403cec:	bl	4106e4 <ferror@plt+0xe0b4>
  403cf0:	cmp	w21, #0x0
  403cf4:	csel	w24, w24, w21, ge  // ge = tcont
  403cf8:	add	x25, x25, #0x1
  403cfc:	cmp	x27, x25
  403d00:	b.eq	403e30 <ferror@plt+0x1800>  // b.none
  403d04:	ldr	x22, [x20, x25, lsl #3]
  403d08:	add	x2, sp, #0x80
  403d0c:	mov	x1, x22
  403d10:	mov	w0, #0x0                   	// #0
  403d14:	bl	4025b0 <__xstat@plt>
  403d18:	cbnz	w0, 403d2c <ferror@plt+0x16fc>
  403d1c:	ldr	w0, [sp, #144]
  403d20:	and	w0, w0, #0xf000
  403d24:	cmp	w0, #0x8, lsl #12
  403d28:	b.eq	403ca8 <ferror@plt+0x1678>  // b.none
  403d2c:	str	xzr, [sp, #128]
  403d30:	add	x2, sp, #0x80
  403d34:	mov	x1, x22
  403d38:	mov	x0, x26
  403d3c:	bl	410768 <ferror@plt+0xe138>
  403d40:	mov	w21, w0
  403d44:	tbnz	w0, #31, 403dd4 <ferror@plt+0x17a4>
  403d48:	ldr	x2, [sp, #128]
  403d4c:	cbz	x2, 403dec <ferror@plt+0x17bc>
  403d50:	add	x3, sp, #0x78
  403d54:	mov	w1, w28
  403d58:	mov	x0, x26
  403d5c:	bl	410f3c <ferror@plt+0xe90c>
  403d60:	mov	w21, w0
  403d64:	ldr	x0, [sp, #128]
  403d68:	bl	410380 <ferror@plt+0xdd50>
  403d6c:	tbnz	w21, #31, 403e04 <ferror@plt+0x17d4>
  403d70:	ldr	x19, [sp, #120]
  403d74:	cbz	x19, 403e18 <ferror@plt+0x17e8>
  403d78:	mov	x0, x19
  403d7c:	bl	410ad4 <ferror@plt+0xe4a4>
  403d80:	mov	x23, x0
  403d84:	bl	40352c <ferror@plt+0xefc>
  403d88:	mov	w22, w0
  403d8c:	mov	x0, x23
  403d90:	bl	4106e4 <ferror@plt+0xe0b4>
  403d94:	cmp	w22, #0x0
  403d98:	csel	w21, w21, w22, ge  // ge = tcont
  403d9c:	mov	x1, x19
  403da0:	ldr	x0, [sp, #120]
  403da4:	bl	40cbb0 <ferror@plt+0xa580>
  403da8:	mov	x19, x0
  403dac:	cbnz	x0, 403d78 <ferror@plt+0x1748>
  403db0:	ldr	x0, [sp, #120]
  403db4:	bl	410380 <ferror@plt+0xdd50>
  403db8:	b	403cf0 <ferror@plt+0x16c0>
  403dbc:	mov	x2, x22
  403dc0:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403dc4:	add	x1, x1, #0xba0
  403dc8:	mov	w0, #0x3                   	// #3
  403dcc:	bl	409dec <ferror@plt+0x77bc>
  403dd0:	b	403cf0 <ferror@plt+0x16c0>
  403dd4:	mov	x2, x22
  403dd8:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403ddc:	add	x1, x1, #0xbc0
  403de0:	mov	w0, #0x3                   	// #3
  403de4:	bl	409dec <ferror@plt+0x77bc>
  403de8:	b	403cf0 <ferror@plt+0x16c0>
  403dec:	mov	x2, x22
  403df0:	ldr	x1, [sp, #104]
  403df4:	mov	w0, #0x3                   	// #3
  403df8:	bl	409dec <ferror@plt+0x77bc>
  403dfc:	mov	w21, #0xfffffffe            	// #-2
  403e00:	b	403cf0 <ferror@plt+0x16c0>
  403e04:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403e08:	add	x1, x1, #0xbf8
  403e0c:	mov	w0, #0x3                   	// #3
  403e10:	bl	409dec <ferror@plt+0x77bc>
  403e14:	b	403cf0 <ferror@plt+0x16c0>
  403e18:	mov	x2, x22
  403e1c:	ldr	x1, [sp, #104]
  403e20:	mov	w0, #0x3                   	// #3
  403e24:	bl	409dec <ferror@plt+0x77bc>
  403e28:	mov	w21, #0xfffffffe            	// #-2
  403e2c:	b	403cf0 <ferror@plt+0x16c0>
  403e30:	ldp	x27, x28, [sp, #80]
  403e34:	mov	x0, x26
  403e38:	bl	40c740 <ferror@plt+0xa110>
  403e3c:	lsr	w0, w24, #31
  403e40:	b	403c30 <ferror@plt+0x1600>
  403e44:	mov	w24, #0x0                   	// #0
  403e48:	b	403e34 <ferror@plt+0x1804>
  403e4c:	stp	x29, x30, [sp, #-48]!
  403e50:	mov	x29, sp
  403e54:	str	x19, [sp, #16]
  403e58:	mov	x19, x0
  403e5c:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403e60:	add	x0, x0, #0xf88
  403e64:	bl	4025a0 <getenv@plt>
  403e68:	cbz	x0, 403eb4 <ferror@plt+0x1884>
  403e6c:	mov	x2, x0
  403e70:	mov	x3, x19
  403e74:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403e78:	add	x1, x1, #0xfa0
  403e7c:	add	x0, sp, #0x28
  403e80:	bl	402120 <asprintf@plt>
  403e84:	tbnz	w0, #31, 403ecc <ferror@plt+0x189c>
  403e88:	mov	w2, #0x1                   	// #1
  403e8c:	ldr	x1, [sp, #40]
  403e90:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403e94:	add	x0, x0, #0xf88
  403e98:	bl	402090 <setenv@plt>
  403e9c:	tbnz	w0, #31, 403ee0 <ferror@plt+0x18b0>
  403ea0:	ldr	x0, [sp, #40]
  403ea4:	bl	4023e0 <free@plt>
  403ea8:	ldr	x19, [sp, #16]
  403eac:	ldp	x29, x30, [sp], #48
  403eb0:	ret
  403eb4:	mov	w2, #0x1                   	// #1
  403eb8:	mov	x1, x19
  403ebc:	adrp	x0, 417000 <ferror@plt+0x149d0>
  403ec0:	add	x0, x0, #0xf88
  403ec4:	bl	402090 <setenv@plt>
  403ec8:	b	403ea8 <ferror@plt+0x1878>
  403ecc:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403ed0:	add	x1, x1, #0xfa8
  403ed4:	mov	w0, #0x3                   	// #3
  403ed8:	bl	409dec <ferror@plt+0x77bc>
  403edc:	b	403ea8 <ferror@plt+0x1878>
  403ee0:	ldr	x2, [sp, #40]
  403ee4:	adrp	x1, 417000 <ferror@plt+0x149d0>
  403ee8:	add	x1, x1, #0xfd8
  403eec:	mov	w0, #0x3                   	// #3
  403ef0:	bl	409dec <ferror@plt+0x77bc>
  403ef4:	b	403ea0 <ferror@plt+0x1870>
  403ef8:	stp	x29, x30, [sp, #-288]!
  403efc:	mov	x29, sp
  403f00:	str	x1, [sp, #232]
  403f04:	str	x2, [sp, #240]
  403f08:	str	x3, [sp, #248]
  403f0c:	str	x4, [sp, #256]
  403f10:	str	x5, [sp, #264]
  403f14:	str	x6, [sp, #272]
  403f18:	str	x7, [sp, #280]
  403f1c:	str	q0, [sp, #96]
  403f20:	str	q1, [sp, #112]
  403f24:	str	q2, [sp, #128]
  403f28:	str	q3, [sp, #144]
  403f2c:	str	q4, [sp, #160]
  403f30:	str	q5, [sp, #176]
  403f34:	str	q6, [sp, #192]
  403f38:	str	q7, [sp, #208]
  403f3c:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  403f40:	ldr	w1, [x1, #960]
  403f44:	cbnz	w1, 403f58 <ferror@plt+0x1928>
  403f48:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  403f4c:	ldr	w1, [x1, #828]
  403f50:	cmp	w1, #0x4
  403f54:	b.le	403fb0 <ferror@plt+0x1980>
  403f58:	str	x19, [sp, #16]
  403f5c:	add	x1, sp, #0x120
  403f60:	str	x1, [sp, #64]
  403f64:	str	x1, [sp, #72]
  403f68:	add	x1, sp, #0xe0
  403f6c:	str	x1, [sp, #80]
  403f70:	mov	w1, #0xffffffc8            	// #-56
  403f74:	str	w1, [sp, #88]
  403f78:	mov	w1, #0xffffff80            	// #-128
  403f7c:	str	w1, [sp, #92]
  403f80:	ldp	x2, x3, [sp, #64]
  403f84:	stp	x2, x3, [sp, #32]
  403f88:	ldp	x2, x3, [sp, #80]
  403f8c:	stp	x2, x3, [sp, #48]
  403f90:	adrp	x19, 431000 <ferror@plt+0x2e9d0>
  403f94:	add	x2, sp, #0x20
  403f98:	mov	x1, x0
  403f9c:	ldr	x0, [x19, #928]
  403fa0:	bl	402540 <vfprintf@plt>
  403fa4:	ldr	x0, [x19, #928]
  403fa8:	bl	402470 <fflush@plt>
  403fac:	ldr	x19, [sp, #16]
  403fb0:	ldp	x29, x30, [sp], #288
  403fb4:	ret
  403fb8:	stp	x29, x30, [sp, #-48]!
  403fbc:	mov	x29, sp
  403fc0:	stp	x19, x20, [sp, #16]
  403fc4:	stp	x21, x22, [sp, #32]
  403fc8:	mov	x19, x0
  403fcc:	bl	410af4 <ferror@plt+0xe4c4>
  403fd0:	mov	x20, x0
  403fd4:	mov	x0, x19
  403fd8:	bl	410af4 <ferror@plt+0xe4c4>
  403fdc:	mov	x1, x0
  403fe0:	adrp	x0, 418000 <ferror@plt+0x159d0>
  403fe4:	add	x0, x0, #0x8
  403fe8:	bl	403ef8 <ferror@plt+0x18c8>
  403fec:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  403ff0:	ldr	w1, [x1, #964]
  403ff4:	mov	w22, #0x0                   	// #0
  403ff8:	cbnz	w1, 4040b0 <ferror@plt+0x1a80>
  403ffc:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404000:	ldr	w0, [x0, #972]
  404004:	cmp	w0, #0x0
  404008:	mov	w1, #0x200                 	// #512
  40400c:	csel	w1, w0, w1, eq  // eq = none
  404010:	mov	x0, x19
  404014:	bl	410bdc <ferror@plt+0xe5ac>
  404018:	mov	w22, w0
  40401c:	cmn	w0, #0x11
  404020:	b.eq	40403c <ferror@plt+0x1a0c>  // b.none
  404024:	mov	x0, x19
  404028:	bl	4109d0 <ferror@plt+0xe3a0>
  40402c:	mov	x21, x0
  404030:	cbz	x0, 4040b0 <ferror@plt+0x1a80>
  404034:	mov	x19, x0
  404038:	b	404090 <ferror@plt+0x1a60>
  40403c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404040:	ldr	w0, [x0, #968]
  404044:	cbnz	w0, 404050 <ferror@plt+0x1a20>
  404048:	mov	w22, w0
  40404c:	b	404024 <ferror@plt+0x19f4>
  404050:	mov	x2, x20
  404054:	adrp	x1, 418000 <ferror@plt+0x159d0>
  404058:	add	x1, x1, #0x18
  40405c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404060:	ldr	w0, [x0, #824]
  404064:	bl	409dec <ferror@plt+0x77bc>
  404068:	b	404024 <ferror@plt+0x19f4>
  40406c:	mov	x0, x20
  404070:	bl	403fb8 <ferror@plt+0x1988>
  404074:	mov	x0, x20
  404078:	bl	4106e4 <ferror@plt+0xe0b4>
  40407c:	mov	x1, x19
  404080:	mov	x0, x21
  404084:	bl	40cbb0 <ferror@plt+0xa580>
  404088:	mov	x19, x0
  40408c:	cbz	x0, 4040a8 <ferror@plt+0x1a78>
  404090:	mov	x0, x19
  404094:	bl	410ad4 <ferror@plt+0xe4a4>
  404098:	mov	x20, x0
  40409c:	bl	412454 <ferror@plt+0xfe24>
  4040a0:	cbnz	w0, 404074 <ferror@plt+0x1a44>
  4040a4:	b	40406c <ferror@plt+0x1a3c>
  4040a8:	mov	x0, x21
  4040ac:	bl	410380 <ferror@plt+0xdd50>
  4040b0:	mov	w0, w22
  4040b4:	ldp	x19, x20, [sp, #16]
  4040b8:	ldp	x21, x22, [sp, #32]
  4040bc:	ldp	x29, x30, [sp], #48
  4040c0:	ret
  4040c4:	stp	x29, x30, [sp, #-64]!
  4040c8:	mov	x29, sp
  4040cc:	stp	x19, x20, [sp, #16]
  4040d0:	stp	x21, x22, [sp, #32]
  4040d4:	str	x23, [sp, #48]
  4040d8:	mov	x22, x0
  4040dc:	and	w23, w1, #0xff
  4040e0:	bl	40cc68 <ferror@plt+0xa638>
  4040e4:	mov	x19, x0
  4040e8:	cbz	x0, 404148 <ferror@plt+0x1b18>
  4040ec:	mov	x0, x19
  4040f0:	bl	410ad4 <ferror@plt+0xe4a4>
  4040f4:	mov	x21, x0
  4040f8:	mov	w1, #0x0                   	// #0
  4040fc:	bl	404150 <ferror@plt+0x1b20>
  404100:	mov	w20, w0
  404104:	mov	x0, x21
  404108:	bl	4106e4 <ferror@plt+0xe0b4>
  40410c:	cmp	w20, #0x0
  404110:	ccmp	w23, #0x0, #0x4, lt  // lt = tstop
  404114:	b.ne	404130 <ferror@plt+0x1b00>  // b.any
  404118:	mov	x1, x19
  40411c:	mov	x0, x22
  404120:	bl	40cb94 <ferror@plt+0xa564>
  404124:	mov	x19, x0
  404128:	cbnz	x0, 4040ec <ferror@plt+0x1abc>
  40412c:	mov	w20, #0x0                   	// #0
  404130:	mov	w0, w20
  404134:	ldp	x19, x20, [sp, #16]
  404138:	ldp	x21, x22, [sp, #32]
  40413c:	ldr	x23, [sp, #48]
  404140:	ldp	x29, x30, [sp], #64
  404144:	ret
  404148:	mov	w20, #0x0                   	// #0
  40414c:	b	404130 <ferror@plt+0x1b00>
  404150:	stp	x29, x30, [sp, #-112]!
  404154:	mov	x29, sp
  404158:	stp	x19, x20, [sp, #16]
  40415c:	stp	x21, x22, [sp, #32]
  404160:	stp	x23, x24, [sp, #48]
  404164:	mov	x19, x0
  404168:	and	w22, w1, #0xff
  40416c:	bl	410af4 <ferror@plt+0xe4c4>
  404170:	mov	x21, x0
  404174:	str	xzr, [sp, #104]
  404178:	str	xzr, [sp, #96]
  40417c:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  404180:	ldr	w1, [x1, #976]
  404184:	cbz	w1, 40426c <ferror@plt+0x1c3c>
  404188:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  40418c:	ldr	w0, [x0, #980]
  404190:	cbz	w0, 4042f8 <ferror@plt+0x1cc8>
  404194:	mov	w1, #0x0                   	// #0
  404198:	ldr	x0, [sp, #96]
  40419c:	bl	4040c4 <ferror@plt+0x1a94>
  4041a0:	cbz	w22, 404494 <ferror@plt+0x1e64>
  4041a4:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4041a8:	ldr	w0, [x0, #988]
  4041ac:	mov	x23, #0x0                   	// #0
  4041b0:	cbnz	w0, 4042b8 <ferror@plt+0x1c88>
  4041b4:	cmp	x23, #0x0
  4041b8:	cset	w1, eq  // eq = none
  4041bc:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4041c0:	ldr	w0, [x0, #980]
  4041c4:	cmp	w0, #0x0
  4041c8:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  4041cc:	b.ne	404354 <ferror@plt+0x1d24>  // b.any
  4041d0:	cbnz	w1, 4044a0 <ferror@plt+0x1e70>
  4041d4:	mov	x0, x19
  4041d8:	bl	410af4 <ferror@plt+0xe4c4>
  4041dc:	mov	x24, x0
  4041e0:	mov	x0, x23
  4041e4:	bl	402250 <strdup@plt>
  4041e8:	mov	x19, x0
  4041ec:	cbz	x0, 404394 <ferror@plt+0x1d64>
  4041f0:	stp	x25, x26, [sp, #64]
  4041f4:	str	x27, [sp, #80]
  4041f8:	bl	402020 <strlen@plt>
  4041fc:	sub	x22, x0, #0xd
  404200:	adrp	x25, 418000 <ferror@plt+0x159d0>
  404204:	add	x25, x25, #0x78
  404208:	mov	x1, x25
  40420c:	mov	x0, x19
  404210:	bl	4024e0 <strstr@plt>
  404214:	cbz	x0, 40439c <ferror@plt+0x1d6c>
  404218:	sub	x23, x0, x19
  40421c:	sub	x26, x22, x23
  404220:	add	x20, x0, #0xd
  404224:	add	x0, x22, #0x1
  404228:	bl	4021a0 <malloc@plt>
  40422c:	mov	x21, x0
  404230:	sub	x27, x22, #0xd
  404234:	cbz	x0, 404384 <ferror@plt+0x1d54>
  404238:	mov	x2, x23
  40423c:	mov	x1, x19
  404240:	bl	401fe0 <memcpy@plt>
  404244:	mov	x2, x26
  404248:	mov	x1, x20
  40424c:	add	x0, x21, x23
  404250:	bl	401fe0 <memcpy@plt>
  404254:	strb	wzr, [x21, x22]
  404258:	mov	x0, x19
  40425c:	bl	4023e0 <free@plt>
  404260:	mov	x22, x27
  404264:	mov	x19, x21
  404268:	b	404208 <ferror@plt+0x1bd8>
  40426c:	add	x2, sp, #0x60
  404270:	add	x1, sp, #0x68
  404274:	mov	x0, x19
  404278:	bl	411278 <ferror@plt+0xec48>
  40427c:	mov	w20, w0
  404280:	tbnz	w0, #31, 4042d4 <ferror@plt+0x1ca4>
  404284:	mov	x0, x19
  404288:	bl	41165c <ferror@plt+0xf02c>
  40428c:	mov	x23, x0
  404290:	cbz	x0, 404188 <ferror@plt+0x1b58>
  404294:	mov	w1, #0x0                   	// #0
  404298:	ldr	x0, [sp, #96]
  40429c:	bl	4040c4 <ferror@plt+0x1a94>
  4042a0:	cbz	w22, 4041d4 <ferror@plt+0x1ba4>
  4042a4:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4042a8:	ldr	w0, [x0, #988]
  4042ac:	cmp	x23, #0x0
  4042b0:	cset	w1, eq  // eq = none
  4042b4:	cbz	w0, 4041d0 <ferror@plt+0x1ba0>
  4042b8:	mov	x0, x19
  4042bc:	bl	4109d0 <ferror@plt+0xe3a0>
  4042c0:	mov	w1, #0x1                   	// #1
  4042c4:	bl	4040c4 <ferror@plt+0x1a94>
  4042c8:	mov	w20, w0
  4042cc:	tbz	w0, #31, 4041b4 <ferror@plt+0x1b84>
  4042d0:	b	4043e4 <ferror@plt+0x1db4>
  4042d4:	neg	w0, w0
  4042d8:	bl	402270 <strerror@plt>
  4042dc:	mov	x3, x0
  4042e0:	mov	x2, x21
  4042e4:	adrp	x1, 418000 <ferror@plt+0x159d0>
  4042e8:	add	x1, x1, #0x38
  4042ec:	mov	w0, #0x4                   	// #4
  4042f0:	bl	409dec <ferror@plt+0x77bc>
  4042f4:	b	4043f4 <ferror@plt+0x1dc4>
  4042f8:	mov	x0, x19
  4042fc:	bl	411938 <ferror@plt+0xf308>
  404300:	tbnz	w0, #31, 404328 <ferror@plt+0x1cf8>
  404304:	cbnz	w0, 404194 <ferror@plt+0x1b64>
  404308:	mov	x2, x21
  40430c:	adrp	x1, 417000 <ferror@plt+0x149d0>
  404310:	add	x1, x1, #0x3a8
  404314:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404318:	ldr	w0, [x0, #824]
  40431c:	bl	409dec <ferror@plt+0x77bc>
  404320:	mov	w20, #0xfffffffe            	// #-2
  404324:	b	4043e4 <ferror@plt+0x1db4>
  404328:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  40432c:	ldr	w20, [x0, #968]
  404330:	cbz	w20, 4043e4 <ferror@plt+0x1db4>
  404334:	mov	x2, x21
  404338:	adrp	x1, 418000 <ferror@plt+0x159d0>
  40433c:	add	x1, x1, #0x18
  404340:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404344:	ldr	w0, [x0, #824]
  404348:	bl	409dec <ferror@plt+0x77bc>
  40434c:	mov	w20, #0xfffffffe            	// #-2
  404350:	b	4043e4 <ferror@plt+0x1db4>
  404354:	mov	x0, x19
  404358:	bl	412454 <ferror@plt+0xfe24>
  40435c:	cmp	w0, #0x0
  404360:	b.le	4044a0 <ferror@plt+0x1e70>
  404364:	mov	x2, x21
  404368:	adrp	x1, 418000 <ferror@plt+0x159d0>
  40436c:	add	x1, x1, #0x60
  404370:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404374:	ldr	w0, [x0, #824]
  404378:	bl	409dec <ferror@plt+0x77bc>
  40437c:	mov	w20, #0xfffffff0            	// #-16
  404380:	b	4043e4 <ferror@plt+0x1db4>
  404384:	mov	x0, x19
  404388:	bl	4023e0 <free@plt>
  40438c:	ldp	x25, x26, [sp, #64]
  404390:	ldr	x27, [sp, #80]
  404394:	mov	w20, #0xfffffff4            	// #-12
  404398:	b	4043e4 <ferror@plt+0x1db4>
  40439c:	mov	x2, x19
  4043a0:	adrp	x1, 417000 <ferror@plt+0x149d0>
  4043a4:	add	x1, x1, #0xe20
  4043a8:	adrp	x0, 419000 <ferror@plt+0x169d0>
  4043ac:	add	x0, x0, #0x630
  4043b0:	bl	403ef8 <ferror@plt+0x18c8>
  4043b4:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4043b8:	ldr	w0, [x0, #964]
  4043bc:	mov	w20, #0x0                   	// #0
  4043c0:	cbz	w0, 40440c <ferror@plt+0x1ddc>
  4043c4:	mov	x0, x19
  4043c8:	bl	4023e0 <free@plt>
  4043cc:	ldp	x25, x26, [sp, #64]
  4043d0:	ldr	x27, [sp, #80]
  4043d4:	tbnz	w20, #31, 4043e4 <ferror@plt+0x1db4>
  4043d8:	mov	w1, #0x0                   	// #0
  4043dc:	ldr	x0, [sp, #104]
  4043e0:	bl	4040c4 <ferror@plt+0x1a94>
  4043e4:	ldr	x0, [sp, #104]
  4043e8:	bl	410380 <ferror@plt+0xdd50>
  4043ec:	ldr	x0, [sp, #96]
  4043f0:	bl	410380 <ferror@plt+0xdd50>
  4043f4:	mov	w0, w20
  4043f8:	ldp	x19, x20, [sp, #16]
  4043fc:	ldp	x21, x22, [sp, #32]
  404400:	ldp	x23, x24, [sp, #48]
  404404:	ldp	x29, x30, [sp], #112
  404408:	ret
  40440c:	adrp	x21, 418000 <ferror@plt+0x159d0>
  404410:	add	x21, x21, #0x88
  404414:	mov	w2, #0x1                   	// #1
  404418:	mov	x1, x24
  40441c:	mov	x0, x21
  404420:	bl	402090 <setenv@plt>
  404424:	mov	x0, x19
  404428:	bl	402240 <system@plt>
  40442c:	mov	w20, w0
  404430:	mov	x0, x21
  404434:	bl	4024a0 <unsetenv@plt>
  404438:	cmn	w20, #0x1
  40443c:	b.eq	404470 <ferror@plt+0x1e40>  // b.none
  404440:	ubfx	x21, x20, #8, #8
  404444:	cbz	w21, 4043c4 <ferror@plt+0x1d94>
  404448:	mov	x3, x24
  40444c:	adrp	x2, 417000 <ferror@plt+0x149d0>
  404450:	add	x2, x2, #0xe20
  404454:	adrp	x1, 418000 <ferror@plt+0x159d0>
  404458:	add	x1, x1, #0x98
  40445c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404460:	ldr	w0, [x0, #824]
  404464:	bl	409dec <ferror@plt+0x77bc>
  404468:	neg	w20, w21
  40446c:	b	4043c4 <ferror@plt+0x1d94>
  404470:	mov	x3, x24
  404474:	adrp	x2, 417000 <ferror@plt+0x149d0>
  404478:	add	x2, x2, #0xe20
  40447c:	adrp	x1, 418000 <ferror@plt+0x159d0>
  404480:	add	x1, x1, #0x98
  404484:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404488:	ldr	w0, [x0, #824]
  40448c:	bl	409dec <ferror@plt+0x77bc>
  404490:	b	4043c4 <ferror@plt+0x1d94>
  404494:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404498:	ldr	w0, [x0, #980]
  40449c:	cbz	w0, 404354 <ferror@plt+0x1d24>
  4044a0:	mov	x0, x19
  4044a4:	bl	403fb8 <ferror@plt+0x1988>
  4044a8:	mov	w20, w0
  4044ac:	b	4043d4 <ferror@plt+0x1da4>
  4044b0:	stp	x29, x30, [sp, #-112]!
  4044b4:	mov	x29, sp
  4044b8:	stp	x19, x20, [sp, #16]
  4044bc:	stp	x21, x22, [sp, #32]
  4044c0:	stp	x25, x26, [sp, #64]
  4044c4:	mov	x20, x0
  4044c8:	mov	x22, x1
  4044cc:	mov	x25, x2
  4044d0:	str	xzr, [sp, #104]
  4044d4:	add	x2, sp, #0x68
  4044d8:	bl	410768 <ferror@plt+0xe138>
  4044dc:	ldr	x19, [sp, #104]
  4044e0:	cmp	w0, #0x0
  4044e4:	ccmp	x19, #0x0, #0x4, ge  // ge = tcont
  4044e8:	b.eq	4045d4 <ferror@plt+0x1fa4>  // b.none
  4044ec:	stp	x23, x24, [sp, #48]
  4044f0:	stp	x27, x28, [sp, #80]
  4044f4:	mov	w21, w0
  4044f8:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4044fc:	ldr	w0, [x0, #972]
  404500:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  404504:	ldr	w1, [x1, #992]
  404508:	orr	w1, w0, w1
  40450c:	cbz	w1, 404728 <ferror@plt+0x20f8>
  404510:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  404514:	ldr	w1, [x1, #996]
  404518:	orr	w1, w0, w1
  40451c:	mov	w0, #0x2                   	// #2
  404520:	cbz	w1, 40452c <ferror@plt+0x1efc>
  404524:	mov	w1, w0
  404528:	orr	w0, w1, #0x1
  40452c:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  404530:	ldr	w2, [x1, #976]
  404534:	orr	w1, w0, #0x4
  404538:	cmp	w2, #0x0
  40453c:	csel	w0, w1, w0, ne  // ne = any
  404540:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  404544:	ldr	w2, [x1, #980]
  404548:	orr	w1, w0, #0x8
  40454c:	cmp	w2, #0x0
  404550:	csel	w0, w1, w0, ne  // ne = any
  404554:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  404558:	ldr	w2, [x1, #964]
  40455c:	orr	w1, w0, #0x10
  404560:	cmp	w2, #0x0
  404564:	csel	w0, w1, w0, ne  // ne = any
  404568:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  40456c:	ldr	w1, [x1, #960]
  404570:	cbnz	w1, 404614 <ferror@plt+0x1fe4>
  404574:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  404578:	ldr	w1, [x1, #828]
  40457c:	adrp	x24, 405000 <ferror@plt+0x29d0>
  404580:	add	x24, x24, #0x2f0
  404584:	cmp	w1, #0x4
  404588:	csel	x24, x24, xzr, gt
  40458c:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  404590:	ldr	w1, [x1, #1000]
  404594:	orr	w22, w0, #0x40000
  404598:	orr	w0, w0, #0x60000
  40459c:	cmp	w1, #0x0
  4045a0:	csel	w22, w0, w22, ne  // ne = any
  4045a4:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4045a8:	ldr	w1, [x0, #968]
  4045ac:	orr	w0, w22, #0x20
  4045b0:	cmp	w1, #0x0
  4045b4:	csel	w22, w0, w22, ne  // ne = any
  4045b8:	adrp	x23, 431000 <ferror@plt+0x2e9d0>
  4045bc:	add	x23, x23, #0x3d8
  4045c0:	adrp	x27, 418000 <ferror@plt+0x159d0>
  4045c4:	add	x27, x27, #0xf8
  4045c8:	adrp	x26, 418000 <ferror@plt+0x159d0>
  4045cc:	add	x26, x26, #0x188
  4045d0:	b	404664 <ferror@plt+0x2034>
  4045d4:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4045d8:	ldr	w19, [x0, #824]
  4045dc:	cbz	x20, 404608 <ferror@plt+0x1fd8>
  4045e0:	mov	x0, x20
  4045e4:	bl	40ba7c <ferror@plt+0x944c>
  4045e8:	mov	x3, x0
  4045ec:	mov	x2, x22
  4045f0:	adrp	x1, 418000 <ferror@plt+0x159d0>
  4045f4:	add	x1, x1, #0xd0
  4045f8:	mov	w0, w19
  4045fc:	bl	409dec <ferror@plt+0x77bc>
  404600:	mov	w21, #0xfffffffe            	// #-2
  404604:	b	404710 <ferror@plt+0x20e0>
  404608:	adrp	x3, 418000 <ferror@plt+0x159d0>
  40460c:	add	x3, x3, #0xc0
  404610:	b	4045ec <ferror@plt+0x1fbc>
  404614:	adrp	x24, 405000 <ferror@plt+0x29d0>
  404618:	add	x24, x24, #0x2f0
  40461c:	b	40458c <ferror@plt+0x1f5c>
  404620:	mov	x5, x24
  404624:	mov	x4, #0x0                   	// #0
  404628:	mov	x3, #0x0                   	// #0
  40462c:	mov	x2, x25
  404630:	mov	w1, w22
  404634:	mov	x0, x20
  404638:	bl	411b50 <ferror@plt+0xf520>
  40463c:	mov	w21, w0
  404640:	tbnz	w21, #31, 404688 <ferror@plt+0x2058>
  404644:	mov	w21, #0x0                   	// #0
  404648:	mov	x0, x20
  40464c:	bl	4106e4 <ferror@plt+0xe0b4>
  404650:	mov	x1, x19
  404654:	ldr	x0, [sp, #104]
  404658:	bl	40cbb0 <ferror@plt+0xa580>
  40465c:	mov	x19, x0
  404660:	cbz	x0, 404700 <ferror@plt+0x20d0>
  404664:	mov	x0, x19
  404668:	bl	410ad4 <ferror@plt+0xe4a4>
  40466c:	mov	x20, x0
  404670:	ldr	w0, [x23]
  404674:	cbz	w0, 404620 <ferror@plt+0x1ff0>
  404678:	mov	x0, x20
  40467c:	bl	410af4 <ferror@plt+0xe4c4>
  404680:	bl	402310 <puts@plt>
  404684:	b	404640 <ferror@plt+0x2010>
  404688:	cmn	w21, #0x11
  40468c:	b.eq	4046c4 <ferror@plt+0x2094>  // b.none
  404690:	cmn	w21, #0x2
  404694:	b.eq	4046e0 <ferror@plt+0x20b0>  // b.none
  404698:	mov	x0, x20
  40469c:	bl	410af4 <ferror@plt+0xe4c4>
  4046a0:	mov	x28, x0
  4046a4:	neg	w0, w21
  4046a8:	bl	402270 <strerror@plt>
  4046ac:	mov	x3, x0
  4046b0:	mov	x2, x28
  4046b4:	mov	x1, x26
  4046b8:	mov	w0, #0x3                   	// #3
  4046bc:	bl	409dec <ferror@plt+0x77bc>
  4046c0:	b	404648 <ferror@plt+0x2018>
  4046c4:	mov	x0, x20
  4046c8:	bl	410af4 <ferror@plt+0xe4c4>
  4046cc:	mov	x2, x0
  4046d0:	mov	x1, x27
  4046d4:	mov	w0, #0x3                   	// #3
  4046d8:	bl	409dec <ferror@plt+0x77bc>
  4046dc:	b	404648 <ferror@plt+0x2018>
  4046e0:	mov	x0, x20
  4046e4:	bl	410af4 <ferror@plt+0xe4c4>
  4046e8:	mov	x2, x0
  4046ec:	adrp	x1, 418000 <ferror@plt+0x159d0>
  4046f0:	add	x1, x1, #0x130
  4046f4:	mov	w0, #0x3                   	// #3
  4046f8:	bl	409dec <ferror@plt+0x77bc>
  4046fc:	b	404648 <ferror@plt+0x2018>
  404700:	ldr	x0, [sp, #104]
  404704:	bl	410380 <ferror@plt+0xdd50>
  404708:	ldp	x23, x24, [sp, #48]
  40470c:	ldp	x27, x28, [sp, #80]
  404710:	mov	w0, w21
  404714:	ldp	x19, x20, [sp, #16]
  404718:	ldp	x21, x22, [sp, #32]
  40471c:	ldp	x25, x26, [sp, #64]
  404720:	ldp	x29, x30, [sp], #112
  404724:	ret
  404728:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  40472c:	ldr	w0, [x0, #996]
  404730:	cbnz	w0, 404528 <ferror@plt+0x1ef8>
  404734:	b	40452c <ferror@plt+0x1efc>
  404738:	mov	x12, #0x1220                	// #4640
  40473c:	sub	sp, sp, x12
  404740:	stp	x29, x30, [sp]
  404744:	mov	x29, sp
  404748:	stp	x19, x20, [sp, #16]
  40474c:	stp	x21, x22, [sp, #32]
  404750:	stp	x23, x24, [sp, #48]
  404754:	stp	x27, x28, [sp, #80]
  404758:	mov	w21, w0
  40475c:	mov	x27, x1
  404760:	adrp	x0, 417000 <ferror@plt+0x149d0>
  404764:	add	x0, x0, #0xf88
  404768:	bl	4025a0 <getenv@plt>
  40476c:	cbz	x0, 404974 <ferror@plt+0x2344>
  404770:	mov	x23, x0
  404774:	ldrb	w2, [x0]
  404778:	cbz	w2, 4047f4 <ferror@plt+0x21c4>
  40477c:	mov	x1, #0x0                   	// #0
  404780:	cmp	w2, #0x20
  404784:	cinc	x1, x1, eq  // eq = none
  404788:	ldrb	w2, [x0, #1]!
  40478c:	cbnz	w2, 404780 <ferror@plt+0x2150>
  404790:	sub	x24, x0, x23
  404794:	add	x1, x1, w21, sxtw
  404798:	add	x19, x1, #0x3
  40479c:	add	x0, x19, x24
  4047a0:	lsl	x0, x0, #3
  4047a4:	bl	4021a0 <malloc@plt>
  4047a8:	mov	x20, x0
  4047ac:	cbz	x0, 404978 <ferror@plt+0x2348>
  4047b0:	stp	x25, x26, [sp, #64]
  4047b4:	ldr	x0, [x27]
  4047b8:	str	x0, [x20]
  4047bc:	lsl	x19, x19, #3
  4047c0:	add	x22, x20, x19
  4047c4:	add	x2, x24, #0x1
  4047c8:	mov	x1, x23
  4047cc:	mov	x0, x22
  4047d0:	bl	401fe0 <memcpy@plt>
  4047d4:	add	x24, x22, x24
  4047d8:	ldrb	w1, [x20, x19]
  4047dc:	cbz	w1, 40496c <ferror@plt+0x233c>
  4047e0:	mov	x3, x22
  4047e4:	mov	w19, #0x1                   	// #1
  4047e8:	mov	x0, #0x0                   	// #0
  4047ec:	mov	w5, #0x27                  	// #39
  4047f0:	b	404820 <ferror@plt+0x21f0>
  4047f4:	mov	x1, #0x0                   	// #0
  4047f8:	b	404790 <ferror@plt+0x2160>
  4047fc:	cmp	w1, #0x20
  404800:	b.eq	404858 <ferror@plt+0x2228>  // b.none
  404804:	cmp	w1, #0x22
  404808:	ccmp	w1, w5, #0x4, ne  // ne = any
  40480c:	csel	x0, x0, x3, ne  // ne = any
  404810:	mov	x2, x3
  404814:	add	x3, x2, #0x1
  404818:	ldrb	w1, [x2, #1]
  40481c:	cbz	w1, 4048bc <ferror@plt+0x228c>
  404820:	cbz	x0, 4047fc <ferror@plt+0x21cc>
  404824:	ldrb	w4, [x0]
  404828:	mov	x2, x3
  40482c:	cmp	w4, w1
  404830:	b.ne	404814 <ferror@plt+0x21e4>  // b.any
  404834:	cmp	x0, x22
  404838:	b.ne	404870 <ferror@plt+0x2240>  // b.any
  40483c:	add	x22, x22, #0x1
  404840:	str	x22, [x20, w19, sxtw #3]
  404844:	add	w19, w19, #0x1
  404848:	mov	x22, x3
  40484c:	strb	wzr, [x22], #1
  404850:	mov	x0, #0x0                   	// #0
  404854:	b	404814 <ferror@plt+0x21e4>
  404858:	str	x22, [x20, w19, sxtw #3]
  40485c:	add	w19, w19, #0x1
  404860:	mov	x22, x3
  404864:	strb	wzr, [x22], #1
  404868:	mov	x2, x3
  40486c:	b	404814 <ferror@plt+0x21e4>
  404870:	sub	x1, x3, #0x1
  404874:	cmp	x1, x0
  404878:	b.ls	40488c <ferror@plt+0x225c>  // b.plast
  40487c:	ldrb	w2, [x0, #1]
  404880:	strb	w2, [x0], #1
  404884:	cmp	x1, x0
  404888:	b.ne	40487c <ferror@plt+0x224c>  // b.any
  40488c:	sub	x4, x24, #0x2
  404890:	cmp	x4, x1
  404894:	b.ls	4048a8 <ferror@plt+0x2278>  // b.plast
  404898:	ldrb	w2, [x1, #2]
  40489c:	strb	w2, [x1], #1
  4048a0:	cmp	x4, x1
  4048a4:	b.ne	404898 <ferror@plt+0x2268>  // b.any
  4048a8:	sturb	wzr, [x24, #-2]
  4048ac:	sub	x2, x3, #0x2
  4048b0:	mov	x24, x4
  4048b4:	mov	x0, #0x0                   	// #0
  4048b8:	b	404814 <ferror@plt+0x21e4>
  4048bc:	cmp	x3, x22
  4048c0:	b.ls	4048cc <ferror@plt+0x229c>  // b.plast
  4048c4:	str	x22, [x20, w19, sxtw #3]
  4048c8:	add	w19, w19, #0x1
  4048cc:	sub	w2, w21, #0x1
  4048d0:	sbfiz	x2, x2, #3, #32
  4048d4:	add	x1, x27, #0x8
  4048d8:	add	x0, x20, w19, sxtw #3
  4048dc:	bl	401fe0 <memcpy@plt>
  4048e0:	add	w21, w19, w21
  4048e4:	str	xzr, [x20, w21, sxtw #3]
  4048e8:	sub	w21, w21, #0x1
  4048ec:	str	wzr, [sp, #136]
  4048f0:	mov	w26, #0x0                   	// #0
  4048f4:	mov	w25, #0x0                   	// #0
  4048f8:	str	wzr, [sp, #128]
  4048fc:	str	wzr, [sp, #140]
  404900:	str	xzr, [sp, #120]
  404904:	str	xzr, [sp, #112]
  404908:	str	wzr, [sp, #104]
  40490c:	mov	x28, #0x0                   	// #0
  404910:	adrp	x24, 418000 <ferror@plt+0x159d0>
  404914:	add	x24, x24, #0xcc8
  404918:	adrp	x23, 419000 <ferror@plt+0x169d0>
  40491c:	add	x23, x23, #0x48
  404920:	adrp	x22, 418000 <ferror@plt+0x159d0>
  404924:	add	x22, x22, #0xb48
  404928:	str	wzr, [sp, #152]
  40492c:	add	x4, sp, #0x98
  404930:	mov	x3, x24
  404934:	mov	x2, x23
  404938:	mov	x1, x20
  40493c:	mov	w0, w21
  404940:	bl	402350 <getopt_long@plt>
  404944:	mov	w19, w0
  404948:	cmn	w0, #0x1
  40494c:	b.eq	404c1c <ferror@plt+0x25ec>  // b.none
  404950:	sub	w0, w0, #0x1
  404954:	cmp	w0, #0x75
  404958:	b.hi	404bec <ferror@plt+0x25bc>  // b.pmore
  40495c:	ldrh	w0, [x22, w0, uxtw #1]
  404960:	adr	x1, 40496c <ferror@plt+0x233c>
  404964:	add	x0, x1, w0, sxth #2
  404968:	br	x0
  40496c:	mov	w19, #0x1                   	// #1
  404970:	b	4048cc <ferror@plt+0x229c>
  404974:	cbnz	x27, 404990 <ferror@plt+0x2360>
  404978:	adrp	x1, 418000 <ferror@plt+0x159d0>
  40497c:	add	x1, x1, #0x1a8
  404980:	mov	w0, #0x3                   	// #3
  404984:	bl	409dec <ferror@plt+0x77bc>
  404988:	mov	w0, #0x1                   	// #1
  40498c:	b	404b9c <ferror@plt+0x256c>
  404990:	stp	x25, x26, [sp, #64]
  404994:	mov	x20, x27
  404998:	b	4048ec <ferror@plt+0x22bc>
  40499c:	mov	w25, #0x1                   	// #1
  4049a0:	b	404928 <ferror@plt+0x22f8>
  4049a4:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4049a8:	mov	w1, #0x4                   	// #4
  4049ac:	str	w1, [x0, #824]
  4049b0:	mov	w0, #0x1                   	// #1
  4049b4:	str	w0, [sp, #140]
  4049b8:	b	404928 <ferror@plt+0x22f8>
  4049bc:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4049c0:	mov	w1, #0x1                   	// #1
  4049c4:	str	w1, [x0, #988]
  4049c8:	b	404928 <ferror@plt+0x22f8>
  4049cc:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4049d0:	mov	w1, #0x1                   	// #1
  4049d4:	str	w1, [x0, #984]
  4049d8:	b	404928 <ferror@plt+0x22f8>
  4049dc:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4049e0:	mov	w1, #0x1                   	// #1
  4049e4:	str	w1, [x0, #968]
  4049e8:	b	404928 <ferror@plt+0x22f8>
  4049ec:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4049f0:	mov	w1, #0x1                   	// #1
  4049f4:	str	w1, [x0, #976]
  4049f8:	b	404928 <ferror@plt+0x22f8>
  4049fc:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404a00:	mov	w1, #0x1                   	// #1
  404a04:	str	w1, [x0, #1000]
  404a08:	b	404928 <ferror@plt+0x22f8>
  404a0c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404a10:	mov	w1, #0x1                   	// #1
  404a14:	str	w1, [x0, #972]
  404a18:	b	404928 <ferror@plt+0x22f8>
  404a1c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404a20:	mov	w1, #0x1                   	// #1
  404a24:	str	w1, [x0, #992]
  404a28:	b	404928 <ferror@plt+0x22f8>
  404a2c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404a30:	mov	w1, #0x1                   	// #1
  404a34:	str	w1, [x0, #996]
  404a38:	b	404928 <ferror@plt+0x22f8>
  404a3c:	mov	w0, #0x1                   	// #1
  404a40:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  404a44:	str	w0, [x1, #980]
  404a48:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  404a4c:	str	w0, [x1, #964]
  404a50:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  404a54:	str	w0, [x1, #960]
  404a58:	b	404928 <ferror@plt+0x22f8>
  404a5c:	mov	w0, #0x1                   	// #1
  404a60:	str	w0, [sp, #136]
  404a64:	b	404928 <ferror@plt+0x22f8>
  404a68:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404a6c:	mov	w1, #0x1                   	// #1
  404a70:	str	w1, [x0, #964]
  404a74:	b	404928 <ferror@plt+0x22f8>
  404a78:	ldr	w0, [sp, #104]
  404a7c:	add	w19, w0, #0x2
  404a80:	sbfiz	x19, x19, #3, #32
  404a84:	mov	x1, x19
  404a88:	mov	x0, x28
  404a8c:	bl	402230 <realloc@plt>
  404a90:	cbz	x0, 404ad0 <ferror@plt+0x24a0>
  404a94:	mov	x28, x0
  404a98:	add	x0, x0, x19
  404a9c:	adrp	x19, 431000 <ferror@plt+0x2e9d0>
  404aa0:	ldr	x1, [x19, #912]
  404aa4:	stur	x1, [x0, #-16]
  404aa8:	ldr	w1, [sp, #104]
  404aac:	add	w1, w1, #0x1
  404ab0:	str	w1, [sp, #104]
  404ab4:	stur	xzr, [x0, #-8]
  404ab8:	adrp	x0, 418000 <ferror@plt+0x159d0>
  404abc:	add	x0, x0, #0x1e8
  404ac0:	bl	403e4c <ferror@plt+0x181c>
  404ac4:	ldr	x0, [x19, #912]
  404ac8:	bl	403e4c <ferror@plt+0x181c>
  404acc:	b	404928 <ferror@plt+0x22f8>
  404ad0:	adrp	x1, 418000 <ferror@plt+0x159d0>
  404ad4:	add	x1, x1, #0x1d8
  404ad8:	mov	w0, #0x3                   	// #3
  404adc:	bl	409dec <ferror@plt+0x77bc>
  404ae0:	mov	w19, #0xffffffff            	// #-1
  404ae4:	b	404b78 <ferror@plt+0x2548>
  404ae8:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404aec:	ldr	x0, [x0, #912]
  404af0:	str	x0, [sp, #112]
  404af4:	b	404928 <ferror@plt+0x22f8>
  404af8:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404afc:	ldr	x0, [x0, #912]
  404b00:	str	x0, [sp, #120]
  404b04:	b	404928 <ferror@plt+0x22f8>
  404b08:	adrp	x0, 418000 <ferror@plt+0x159d0>
  404b0c:	add	x0, x0, #0x1f0
  404b10:	bl	403e4c <ferror@plt+0x181c>
  404b14:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404b18:	mov	w1, #0x1                   	// #1
  404b1c:	str	w1, [x0, #1004]
  404b20:	b	404928 <ferror@plt+0x22f8>
  404b24:	adrp	x0, 418000 <ferror@plt+0x159d0>
  404b28:	add	x0, x0, #0x1f8
  404b2c:	bl	403e4c <ferror@plt+0x181c>
  404b30:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404b34:	str	wzr, [x0, #828]
  404b38:	b	404928 <ferror@plt+0x22f8>
  404b3c:	adrp	x0, 418000 <ferror@plt+0x159d0>
  404b40:	add	x0, x0, #0x200
  404b44:	bl	403e4c <ferror@plt+0x181c>
  404b48:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  404b4c:	ldr	w0, [x1, #828]
  404b50:	add	w0, w0, #0x1
  404b54:	str	w0, [x1, #828]
  404b58:	b	404928 <ferror@plt+0x22f8>
  404b5c:	adrp	x0, 416000 <ferror@plt+0x139d0>
  404b60:	add	x0, x0, #0xf20
  404b64:	bl	402310 <puts@plt>
  404b68:	adrp	x0, 416000 <ferror@plt+0x139d0>
  404b6c:	add	x0, x0, #0xf30
  404b70:	bl	402310 <puts@plt>
  404b74:	mov	w19, #0x0                   	// #0
  404b78:	bl	409dc8 <ferror@plt+0x7798>
  404b7c:	cmp	x27, x20
  404b80:	b.eq	404b8c <ferror@plt+0x255c>  // b.none
  404b84:	mov	x0, x20
  404b88:	bl	4023e0 <free@plt>
  404b8c:	mov	x0, x28
  404b90:	bl	4023e0 <free@plt>
  404b94:	lsr	w0, w19, #31
  404b98:	ldp	x25, x26, [sp, #64]
  404b9c:	ldp	x19, x20, [sp, #16]
  404ba0:	ldp	x21, x22, [sp, #32]
  404ba4:	ldp	x23, x24, [sp, #48]
  404ba8:	ldp	x27, x28, [sp, #80]
  404bac:	ldp	x29, x30, [sp]
  404bb0:	mov	x12, #0x1220                	// #4640
  404bb4:	add	sp, sp, x12
  404bb8:	ret
  404bbc:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404bc0:	ldr	x1, [x0, #936]
  404bc4:	mov	x6, x1
  404bc8:	mov	x5, x1
  404bcc:	mov	x4, x1
  404bd0:	mov	x3, x1
  404bd4:	mov	x2, x1
  404bd8:	adrp	x0, 418000 <ferror@plt+0x159d0>
  404bdc:	add	x0, x0, #0x208
  404be0:	bl	402560 <printf@plt>
  404be4:	mov	w19, #0x0                   	// #0
  404be8:	b	404b78 <ferror@plt+0x2548>
  404bec:	mov	w2, w19
  404bf0:	adrp	x1, 417000 <ferror@plt+0x149d0>
  404bf4:	add	x1, x1, #0x330
  404bf8:	mov	w0, #0x3                   	// #3
  404bfc:	bl	409dec <ferror@plt+0x77bc>
  404c00:	mov	w19, #0xffffffff            	// #-1
  404c04:	b	404b78 <ferror@plt+0x2548>
  404c08:	mov	w0, #0x1                   	// #1
  404c0c:	str	w0, [sp, #128]
  404c10:	b	404928 <ferror@plt+0x22f8>
  404c14:	mov	w26, #0x1                   	// #1
  404c18:	b	404928 <ferror@plt+0x22f8>
  404c1c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404c20:	ldr	w23, [x0, #920]
  404c24:	sub	w21, w21, w23
  404c28:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404c2c:	ldr	w0, [x0, #1004]
  404c30:	cmp	w0, #0x0
  404c34:	cset	w0, ne  // ne = any
  404c38:	bl	409d90 <ferror@plt+0x7760>
  404c3c:	orr	w0, w25, w21
  404c40:	cbz	w0, 404d24 <ferror@plt+0x26f4>
  404c44:	ldr	x1, [sp, #112]
  404c48:	ldr	x2, [sp, #120]
  404c4c:	orr	x0, x1, x2
  404c50:	cbz	x0, 404c8c <ferror@plt+0x265c>
  404c54:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  404c58:	add	x0, x0, #0xcf0
  404c5c:	cmp	x1, #0x0
  404c60:	csel	x0, x0, x1, eq  // eq = none
  404c64:	str	x0, [sp, #112]
  404c68:	cbz	x2, 404d38 <ferror@plt+0x2708>
  404c6c:	ldr	x4, [sp, #120]
  404c70:	ldr	x3, [sp, #112]
  404c74:	adrp	x2, 417000 <ferror@plt+0x149d0>
  404c78:	add	x2, x2, #0xb88
  404c7c:	mov	x1, #0x1000                	// #4096
  404c80:	add	x0, sp, #0x220
  404c84:	bl	402150 <snprintf@plt>
  404c88:	add	x0, sp, #0x220
  404c8c:	mov	x1, x28
  404c90:	bl	40bcb8 <ferror@plt+0x9688>
  404c94:	mov	x22, x0
  404c98:	cbz	x0, 404d60 <ferror@plt+0x2730>
  404c9c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404ca0:	ldr	w1, [x0, #828]
  404ca4:	mov	x0, x22
  404ca8:	bl	409f14 <ferror@plt+0x78e4>
  404cac:	mov	x0, x22
  404cb0:	bl	40c7ec <ferror@plt+0xa1bc>
  404cb4:	cbnz	w25, 404d74 <ferror@plt+0x2744>
  404cb8:	sxtw	x0, w23
  404cbc:	add	x1, x20, w23, sxtw #3
  404cc0:	str	x1, [sp, #104]
  404cc4:	cbnz	w26, 404ea4 <ferror@plt+0x2874>
  404cc8:	ldr	w0, [sp, #136]
  404ccc:	cbnz	w0, 404f88 <ferror@plt+0x2958>
  404cd0:	ldr	w0, [sp, #128]
  404cd4:	cbnz	w0, 405070 <ferror@plt+0x2a40>
  404cd8:	ldr	w0, [sp, #140]
  404cdc:	cbnz	w0, 4050d0 <ferror@plt+0x2aa0>
  404ce0:	mov	x25, #0x1                   	// #1
  404ce4:	str	xzr, [sp, #112]
  404ce8:	mov	x19, #0x0                   	// #0
  404cec:	mov	x23, #0x0                   	// #0
  404cf0:	cmp	w21, #0x1
  404cf4:	b.gt	405170 <ferror@plt+0x2b40>
  404cf8:	mov	x2, x23
  404cfc:	ldr	x0, [sp, #104]
  404d00:	ldr	x1, [x0]
  404d04:	mov	x0, x22
  404d08:	bl	4044b0 <ferror@plt+0x1e80>
  404d0c:	mov	w19, w0
  404d10:	mov	x0, x23
  404d14:	bl	4023e0 <free@plt>
  404d18:	b	404e98 <ferror@plt+0x2868>
  404d1c:	mov	w19, #0xffffffff            	// #-1
  404d20:	b	404b78 <ferror@plt+0x2548>
  404d24:	adrp	x1, 418000 <ferror@plt+0x159d0>
  404d28:	add	x1, x1, #0xa60
  404d2c:	mov	w0, #0x3                   	// #3
  404d30:	bl	409dec <ferror@plt+0x77bc>
  404d34:	b	404b78 <ferror@plt+0x2548>
  404d38:	add	x0, sp, #0x98
  404d3c:	bl	402590 <uname@plt>
  404d40:	add	x1, sp, #0x11a
  404d44:	str	x1, [sp, #120]
  404d48:	tbz	w0, #31, 404c6c <ferror@plt+0x263c>
  404d4c:	adrp	x1, 417000 <ferror@plt+0x149d0>
  404d50:	add	x1, x1, #0xb70
  404d54:	mov	w0, #0x3                   	// #3
  404d58:	bl	409dec <ferror@plt+0x77bc>
  404d5c:	b	404b78 <ferror@plt+0x2548>
  404d60:	adrp	x1, 417000 <ferror@plt+0x149d0>
  404d64:	add	x1, x1, #0x370
  404d68:	mov	w0, #0x3                   	// #3
  404d6c:	bl	409dec <ferror@plt+0x77bc>
  404d70:	b	404b78 <ferror@plt+0x2548>
  404d74:	adrp	x0, 418000 <ferror@plt+0x159d0>
  404d78:	add	x0, x0, #0xc68
  404d7c:	ldp	x2, x3, [x0]
  404d80:	stp	x2, x3, [sp, #152]
  404d84:	ldp	x2, x3, [x0, #16]
  404d88:	stp	x2, x3, [sp, #168]
  404d8c:	ldp	x2, x3, [x0, #32]
  404d90:	stp	x2, x3, [sp, #184]
  404d94:	ldp	x2, x3, [x0, #48]
  404d98:	stp	x2, x3, [sp, #200]
  404d9c:	ldp	x2, x3, [x0, #64]
  404da0:	stp	x2, x3, [sp, #216]
  404da4:	ldp	x0, x1, [x0, #80]
  404da8:	stp	x0, x1, [sp, #232]
  404dac:	add	x26, sp, #0x98
  404db0:	add	x0, x26, #0x60
  404db4:	str	x0, [sp, #104]
  404db8:	adrp	x25, 431000 <ferror@plt+0x2e9d0>
  404dbc:	adrp	x24, 417000 <ferror@plt+0x149d0>
  404dc0:	add	x24, x24, #0xfa0
  404dc4:	b	404e40 <ferror@plt+0x2810>
  404dc8:	ldr	x1, [x25, #928]
  404dcc:	mov	w0, #0xa                   	// #10
  404dd0:	bl	4020c0 <putc@plt>
  404dd4:	mov	x0, x21
  404dd8:	bl	40e4e0 <ferror@plt+0xbeb0>
  404ddc:	and	w0, w0, #0xff
  404de0:	cbz	w0, 404e28 <ferror@plt+0x27f8>
  404de4:	ldr	x19, [x23]
  404de8:	mov	x0, x21
  404dec:	bl	40e450 <ferror@plt+0xbe20>
  404df0:	mov	x2, x0
  404df4:	mov	x1, x19
  404df8:	mov	x0, x24
  404dfc:	bl	402560 <printf@plt>
  404e00:	mov	x0, x21
  404e04:	bl	40e480 <ferror@plt+0xbe50>
  404e08:	mov	x19, x0
  404e0c:	cbz	x0, 404dc8 <ferror@plt+0x2798>
  404e10:	ldr	x1, [x25, #928]
  404e14:	mov	w0, #0x20                  	// #32
  404e18:	bl	4020c0 <putc@plt>
  404e1c:	mov	x0, x19
  404e20:	bl	402310 <puts@plt>
  404e24:	b	404dd4 <ferror@plt+0x27a4>
  404e28:	mov	x0, x21
  404e2c:	bl	40e538 <ferror@plt+0xbf08>
  404e30:	add	x26, x26, #0x10
  404e34:	ldr	x0, [sp, #104]
  404e38:	cmp	x26, x0
  404e3c:	b.eq	404e5c <ferror@plt+0x282c>  // b.none
  404e40:	mov	x23, x26
  404e44:	ldr	x1, [x26, #8]
  404e48:	mov	x0, x22
  404e4c:	blr	x1
  404e50:	mov	x21, x0
  404e54:	cbnz	x0, 404dd4 <ferror@plt+0x27a4>
  404e58:	b	404e30 <ferror@plt+0x2800>
  404e5c:	adrp	x0, 418000 <ferror@plt+0x159d0>
  404e60:	add	x0, x0, #0xa80
  404e64:	bl	402310 <puts@plt>
  404e68:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404e6c:	ldr	x0, [x0, #928]
  404e70:	bl	402470 <fflush@plt>
  404e74:	mov	w2, #0x1                   	// #1
  404e78:	mov	w1, w2
  404e7c:	mov	x0, x22
  404e80:	bl	40c8fc <ferror@plt+0xa2cc>
  404e84:	mov	w2, #0x1                   	// #1
  404e88:	mov	w1, #0x2                   	// #2
  404e8c:	mov	x0, x22
  404e90:	bl	40c8fc <ferror@plt+0xa2cc>
  404e94:	mov	w19, #0x0                   	// #0
  404e98:	mov	x0, x22
  404e9c:	bl	40c740 <ferror@plt+0xa110>
  404ea0:	b	404b78 <ferror@plt+0x2548>
  404ea4:	ldr	x21, [x20, x0, lsl #3]
  404ea8:	str	xzr, [sp, #144]
  404eac:	add	x2, sp, #0x98
  404eb0:	mov	x1, x21
  404eb4:	mov	x0, x22
  404eb8:	bl	4101a8 <ferror@plt+0xdb78>
  404ebc:	mov	w19, w0
  404ec0:	tbnz	w0, #31, 404f38 <ferror@plt+0x2908>
  404ec4:	add	x1, sp, #0x90
  404ec8:	ldr	x0, [sp, #152]
  404ecc:	bl	412ac0 <ferror@plt+0x10490>
  404ed0:	mov	w19, w0
  404ed4:	tbnz	w0, #31, 404f54 <ferror@plt+0x2924>
  404ed8:	ldr	x19, [sp, #144]
  404edc:	cbz	x19, 404f20 <ferror@plt+0x28f0>
  404ee0:	adrp	x23, 418000 <ferror@plt+0x159d0>
  404ee4:	add	x23, x23, #0xae0
  404ee8:	mov	x0, x19
  404eec:	bl	412a4c <ferror@plt+0x1041c>
  404ef0:	mov	x21, x0
  404ef4:	mov	x0, x19
  404ef8:	bl	412a64 <ferror@plt+0x10434>
  404efc:	mov	x2, x21
  404f00:	mov	x1, x0
  404f04:	mov	x0, x23
  404f08:	bl	402560 <printf@plt>
  404f0c:	mov	x1, x19
  404f10:	ldr	x0, [sp, #144]
  404f14:	bl	40cbb0 <ferror@plt+0xa580>
  404f18:	mov	x19, x0
  404f1c:	cbnz	x0, 404ee8 <ferror@plt+0x28b8>
  404f20:	ldr	x0, [sp, #144]
  404f24:	bl	412a88 <ferror@plt+0x10458>
  404f28:	ldr	x0, [sp, #152]
  404f2c:	bl	4106e4 <ferror@plt+0xe0b4>
  404f30:	mov	w19, w25
  404f34:	b	404e98 <ferror@plt+0x2868>
  404f38:	mov	x2, x21
  404f3c:	adrp	x1, 417000 <ferror@plt+0x149d0>
  404f40:	add	x1, x1, #0xbe0
  404f44:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404f48:	ldr	w0, [x0, #824]
  404f4c:	bl	409dec <ferror@plt+0x77bc>
  404f50:	b	404e98 <ferror@plt+0x2868>
  404f54:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  404f58:	ldr	w23, [x0, #824]
  404f5c:	neg	w0, w19
  404f60:	bl	402270 <strerror@plt>
  404f64:	mov	x3, x0
  404f68:	mov	x2, x21
  404f6c:	adrp	x1, 418000 <ferror@plt+0x159d0>
  404f70:	add	x1, x1, #0xab8
  404f74:	mov	w0, w23
  404f78:	bl	409dec <ferror@plt+0x77bc>
  404f7c:	ldr	x0, [sp, #152]
  404f80:	bl	4106e4 <ferror@plt+0xe0b4>
  404f84:	b	404e98 <ferror@plt+0x2868>
  404f88:	ldr	x0, [sp, #104]
  404f8c:	ldr	x21, [x0]
  404f90:	str	xzr, [sp, #144]
  404f94:	add	x2, sp, #0x98
  404f98:	mov	x1, x21
  404f9c:	mov	x0, x22
  404fa0:	bl	4101a8 <ferror@plt+0xdb78>
  404fa4:	mov	w19, w0
  404fa8:	tbnz	w0, #31, 405020 <ferror@plt+0x29f0>
  404fac:	add	x1, sp, #0x90
  404fb0:	ldr	x0, [sp, #152]
  404fb4:	bl	412cac <ferror@plt+0x1067c>
  404fb8:	mov	w19, w0
  404fbc:	tbnz	w0, #31, 40503c <ferror@plt+0x2a0c>
  404fc0:	ldr	x21, [sp, #144]
  404fc4:	cbz	x21, 405008 <ferror@plt+0x29d8>
  404fc8:	adrp	x23, 418000 <ferror@plt+0x159d0>
  404fcc:	add	x23, x23, #0xae0
  404fd0:	mov	x0, x21
  404fd4:	bl	412c38 <ferror@plt+0x10608>
  404fd8:	mov	x19, x0
  404fdc:	mov	x0, x21
  404fe0:	bl	412c50 <ferror@plt+0x10620>
  404fe4:	mov	x2, x19
  404fe8:	mov	x1, x0
  404fec:	mov	x0, x23
  404ff0:	bl	402560 <printf@plt>
  404ff4:	mov	x1, x21
  404ff8:	ldr	x0, [sp, #144]
  404ffc:	bl	40cbb0 <ferror@plt+0xa580>
  405000:	mov	x21, x0
  405004:	cbnz	x0, 404fd0 <ferror@plt+0x29a0>
  405008:	ldr	x0, [sp, #144]
  40500c:	bl	412c74 <ferror@plt+0x10644>
  405010:	ldr	x0, [sp, #152]
  405014:	bl	4106e4 <ferror@plt+0xe0b4>
  405018:	mov	w19, w26
  40501c:	b	404e98 <ferror@plt+0x2868>
  405020:	mov	x2, x21
  405024:	adrp	x1, 417000 <ferror@plt+0x149d0>
  405028:	add	x1, x1, #0xbe0
  40502c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  405030:	ldr	w0, [x0, #824]
  405034:	bl	409dec <ferror@plt+0x77bc>
  405038:	b	404e98 <ferror@plt+0x2868>
  40503c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  405040:	ldr	w23, [x0, #824]
  405044:	neg	w0, w19
  405048:	bl	402270 <strerror@plt>
  40504c:	mov	x3, x0
  405050:	mov	x2, x21
  405054:	adrp	x1, 418000 <ferror@plt+0x159d0>
  405058:	add	x1, x1, #0xaf0
  40505c:	mov	w0, w23
  405060:	bl	409dec <ferror@plt+0x77bc>
  405064:	ldr	x0, [sp, #152]
  405068:	bl	4106e4 <ferror@plt+0xe0b4>
  40506c:	b	404e98 <ferror@plt+0x2868>
  405070:	cmp	w21, #0x0
  405074:	b.le	405260 <ferror@plt+0x2c30>
  405078:	mov	x26, #0x0                   	// #0
  40507c:	adrp	x0, 417000 <ferror@plt+0x149d0>
  405080:	add	x0, x0, #0xbe0
  405084:	str	x0, [sp, #112]
  405088:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  40508c:	add	x0, x0, #0x338
  405090:	str	x0, [sp, #120]
  405094:	b	405280 <ferror@plt+0x2c50>
  405098:	mov	x2, x23
  40509c:	ldr	x1, [sp, #112]
  4050a0:	ldr	x0, [sp, #120]
  4050a4:	ldr	w0, [x0]
  4050a8:	bl	409dec <ferror@plt+0x77bc>
  4050ac:	ldr	x19, [sp, #152]
  4050b0:	cbnz	x19, 4052a8 <ferror@plt+0x2c78>
  4050b4:	mov	w23, #0xfffffffe            	// #-2
  4050b8:	ldr	x0, [sp, #152]
  4050bc:	bl	410380 <ferror@plt+0xdd50>
  4050c0:	str	w23, [sp, #136]
  4050c4:	b	405274 <ferror@plt+0x2c44>
  4050c8:	ldr	w19, [sp, #136]
  4050cc:	b	404e98 <ferror@plt+0x2868>
  4050d0:	cmp	w21, #0x0
  4050d4:	b.le	405268 <ferror@plt+0x2c38>
  4050d8:	mov	x19, #0x0                   	// #0
  4050dc:	mov	x2, #0x0                   	// #0
  4050e0:	ldr	x0, [sp, #104]
  4050e4:	ldr	x1, [x0, x19, lsl #3]
  4050e8:	mov	x0, x22
  4050ec:	bl	4044b0 <ferror@plt+0x1e80>
  4050f0:	cmp	w0, #0x0
  4050f4:	ldr	w1, [sp, #128]
  4050f8:	csel	w0, w1, w0, ge  // ge = tcont
  4050fc:	str	w0, [sp, #128]
  405100:	add	x19, x19, #0x1
  405104:	cmp	w21, w19
  405108:	b.gt	4050dc <ferror@plt+0x2aac>
  40510c:	mov	w19, w0
  405110:	b	404e98 <ferror@plt+0x2868>
  405114:	str	x0, [sp, #128]
  405118:	mov	x26, #0x0                   	// #0
  40511c:	add	x1, x26, #0x2
  405120:	add	x1, x1, x23
  405124:	ldr	x0, [sp, #112]
  405128:	bl	402230 <realloc@plt>
  40512c:	mov	x23, x0
  405130:	cbz	x0, 4051d4 <ferror@plt+0x2ba4>
  405134:	cbz	x19, 405144 <ferror@plt+0x2b14>
  405138:	mov	w0, #0x20                  	// #32
  40513c:	strb	w0, [x23, x19]
  405140:	add	x19, x19, #0x1
  405144:	cbnz	x26, 405200 <ferror@plt+0x2bd0>
  405148:	ldr	x26, [sp, #120]
  40514c:	add	x2, x26, #0x1
  405150:	mov	x1, x24
  405154:	add	x0, x23, x19
  405158:	bl	401fe0 <memcpy@plt>
  40515c:	add	x19, x19, x26
  405160:	add	x25, x25, #0x1
  405164:	cmp	w21, w25
  405168:	b.le	404cf8 <ferror@plt+0x26c8>
  40516c:	str	x23, [sp, #112]
  405170:	ldr	x0, [sp, #104]
  405174:	ldr	x24, [x0, x25, lsl #3]
  405178:	mov	x0, x24
  40517c:	bl	402020 <strlen@plt>
  405180:	str	x0, [sp, #120]
  405184:	add	x23, x0, x19
  405188:	mov	w1, #0x3d                  	// #61
  40518c:	mov	x0, x24
  405190:	bl	402410 <strchr@plt>
  405194:	cbz	x0, 405114 <ferror@plt+0x2ae4>
  405198:	add	x2, x0, #0x1
  40519c:	str	x2, [sp, #128]
  4051a0:	ldrb	w0, [x0, #1]
  4051a4:	cmp	w0, #0x22
  4051a8:	mov	x26, #0x0                   	// #0
  4051ac:	mov	w1, #0x27                  	// #39
  4051b0:	ccmp	w0, w1, #0x4, ne  // ne = any
  4051b4:	b.eq	40511c <ferror@plt+0x2aec>  // b.none
  4051b8:	mov	w1, #0x20                  	// #32
  4051bc:	mov	x0, x2
  4051c0:	bl	402410 <strchr@plt>
  4051c4:	cmp	x0, #0x0
  4051c8:	cset	x26, ne  // ne = any
  4051cc:	lsl	x26, x26, #1
  4051d0:	b	40511c <ferror@plt+0x2aec>
  4051d4:	bl	402580 <__errno_location@plt>
  4051d8:	ldr	w21, [x0]
  4051dc:	neg	w19, w21
  4051e0:	ldr	x0, [sp, #112]
  4051e4:	bl	4023e0 <free@plt>
  4051e8:	adrp	x1, 418000 <ferror@plt+0x159d0>
  4051ec:	add	x1, x1, #0xb18
  4051f0:	mov	w0, #0x3                   	// #3
  4051f4:	bl	409dec <ferror@plt+0x77bc>
  4051f8:	cbnz	w21, 404e98 <ferror@plt+0x2868>
  4051fc:	b	404cf8 <ferror@plt+0x26c8>
  405200:	ldr	x0, [sp, #128]
  405204:	sub	x26, x0, x24
  405208:	ldr	x2, [sp, #120]
  40520c:	sub	x2, x2, x26
  405210:	str	x2, [sp, #112]
  405214:	mov	x2, x26
  405218:	mov	x1, x24
  40521c:	add	x0, x23, x19
  405220:	bl	401fe0 <memcpy@plt>
  405224:	add	x19, x19, x26
  405228:	mov	w3, #0x22                  	// #34
  40522c:	strb	w3, [x23, x19]
  405230:	add	x19, x19, #0x1
  405234:	ldr	x24, [sp, #112]
  405238:	mov	x2, x24
  40523c:	ldr	x1, [sp, #128]
  405240:	add	x0, x23, x19
  405244:	bl	401fe0 <memcpy@plt>
  405248:	add	x19, x24, x19
  40524c:	mov	w0, #0x22                  	// #34
  405250:	strb	w0, [x23, x19]
  405254:	add	x19, x19, #0x1
  405258:	strb	wzr, [x23, x19]
  40525c:	b	405160 <ferror@plt+0x2b30>
  405260:	ldr	w19, [sp, #136]
  405264:	b	404e98 <ferror@plt+0x2868>
  405268:	ldr	w19, [sp, #128]
  40526c:	b	404e98 <ferror@plt+0x2868>
  405270:	str	w0, [sp, #136]
  405274:	add	x26, x26, #0x1
  405278:	cmp	w21, w26
  40527c:	b.le	4050c8 <ferror@plt+0x2a98>
  405280:	ldr	x0, [sp, #104]
  405284:	ldr	x23, [x0, x26, lsl #3]
  405288:	str	xzr, [sp, #152]
  40528c:	add	x2, sp, #0x98
  405290:	mov	x1, x23
  405294:	mov	x0, x22
  405298:	bl	410768 <ferror@plt+0xe138>
  40529c:	tbnz	w0, #31, 405270 <ferror@plt+0x2c40>
  4052a0:	ldr	x19, [sp, #152]
  4052a4:	cbz	x19, 405098 <ferror@plt+0x2a68>
  4052a8:	mov	w25, #0x1                   	// #1
  4052ac:	mov	x0, x19
  4052b0:	bl	410ad4 <ferror@plt+0xe4a4>
  4052b4:	mov	x24, x0
  4052b8:	mov	w1, w25
  4052bc:	bl	404150 <ferror@plt+0x1b20>
  4052c0:	mov	w23, w0
  4052c4:	mov	x0, x24
  4052c8:	bl	4106e4 <ferror@plt+0xe0b4>
  4052cc:	tbnz	w23, #31, 4050b8 <ferror@plt+0x2a88>
  4052d0:	mov	x1, x19
  4052d4:	ldr	x0, [sp, #152]
  4052d8:	bl	40cbb0 <ferror@plt+0xa580>
  4052dc:	mov	x19, x0
  4052e0:	cbnz	x0, 4052ac <ferror@plt+0x2c7c>
  4052e4:	ldr	x0, [sp, #152]
  4052e8:	bl	410380 <ferror@plt+0xdd50>
  4052ec:	b	405274 <ferror@plt+0x2c44>
  4052f0:	stp	x29, x30, [sp, #-32]!
  4052f4:	mov	x29, sp
  4052f8:	stp	x19, x20, [sp, #16]
  4052fc:	mov	x19, x0
  405300:	mov	x20, x2
  405304:	tst	w1, #0xff
  405308:	b.ne	40533c <ferror@plt+0x2d0c>  // b.any
  40530c:	bl	410b00 <ferror@plt+0xe4d0>
  405310:	cbz	x0, 405358 <ferror@plt+0x2d28>
  405314:	mov	x0, x19
  405318:	bl	410b00 <ferror@plt+0xe4d0>
  40531c:	mov	x2, x20
  405320:	mov	x1, x0
  405324:	adrp	x0, 418000 <ferror@plt+0x159d0>
  405328:	add	x0, x0, #0xc58
  40532c:	bl	402560 <printf@plt>
  405330:	ldp	x19, x20, [sp, #16]
  405334:	ldp	x29, x30, [sp], #32
  405338:	ret
  40533c:	bl	4111d4 <ferror@plt+0xeba4>
  405340:	mov	x2, x20
  405344:	mov	x1, x0
  405348:	adrp	x0, 418000 <ferror@plt+0x159d0>
  40534c:	add	x0, x0, #0xc38
  405350:	bl	402560 <printf@plt>
  405354:	b	405330 <ferror@plt+0x2d00>
  405358:	mov	x0, x19
  40535c:	bl	411938 <ferror@plt+0xf308>
  405360:	cbnz	w0, 405330 <ferror@plt+0x2d00>
  405364:	mov	x0, x19
  405368:	bl	410af4 <ferror@plt+0xe4c4>
  40536c:	mov	x1, x0
  405370:	adrp	x0, 418000 <ferror@plt+0x159d0>
  405374:	add	x0, x0, #0xc48
  405378:	bl	402560 <printf@plt>
  40537c:	b	405330 <ferror@plt+0x2d00>
  405380:	ldr	x2, [x0]
  405384:	ldr	x0, [x1]
  405388:	ldr	w1, [x2, #96]
  40538c:	ldr	w0, [x0, #96]
  405390:	sub	w0, w1, w0
  405394:	ret
  405398:	ldr	x2, [x0]
  40539c:	ldr	x0, [x1]
  4053a0:	ldr	w1, [x2, #100]
  4053a4:	ldr	w0, [x0, #100]
  4053a8:	sub	w0, w1, w0
  4053ac:	ret
  4053b0:	stp	x29, x30, [sp, #-48]!
  4053b4:	mov	x29, sp
  4053b8:	stp	x19, x20, [sp, #16]
  4053bc:	ldr	x20, [x0, #56]
  4053c0:	cbz	x20, 4053f0 <ferror@plt+0x2dc0>
  4053c4:	str	x21, [sp, #32]
  4053c8:	ldr	x19, [x0, #48]
  4053cc:	add	x21, x19, x20, lsl #3
  4053d0:	mov	x20, #0x0                   	// #0
  4053d4:	ldr	x0, [x19], #8
  4053d8:	bl	4053b0 <ferror@plt+0x2d80>
  4053dc:	add	x0, x0, #0x1
  4053e0:	add	x20, x20, x0
  4053e4:	cmp	x21, x19
  4053e8:	b.ne	4053d4 <ferror@plt+0x2da4>  // b.any
  4053ec:	ldr	x21, [sp, #32]
  4053f0:	mov	x0, x20
  4053f4:	ldp	x19, x20, [sp, #16]
  4053f8:	ldp	x29, x30, [sp], #48
  4053fc:	ret
  405400:	stp	x29, x30, [sp, #-64]!
  405404:	mov	x29, sp
  405408:	stp	x21, x22, [sp, #32]
  40540c:	mov	x22, x0
  405410:	ldr	x0, [x0, #56]
  405414:	cbz	x0, 405450 <ferror@plt+0x2e20>
  405418:	stp	x19, x20, [sp, #16]
  40541c:	str	x23, [sp, #48]
  405420:	mov	x19, x1
  405424:	mov	x23, x2
  405428:	mov	x21, x3
  40542c:	mov	w1, #0x0                   	// #0
  405430:	mov	x20, #0x0                   	// #0
  405434:	b	4054a8 <ferror@plt+0x2e78>
  405438:	ldp	x19, x20, [sp, #16]
  40543c:	ldr	x23, [sp, #48]
  405440:	mov	w0, w1
  405444:	ldp	x21, x22, [sp, #32]
  405448:	ldp	x29, x30, [sp], #64
  40544c:	ret
  405450:	mov	w1, #0x0                   	// #0
  405454:	b	405440 <ferror@plt+0x2e10>
  405458:	mov	w1, #0xffffffe4            	// #-28
  40545c:	ldp	x19, x20, [sp, #16]
  405460:	ldr	x23, [sp, #48]
  405464:	b	405440 <ferror@plt+0x2e10>
  405468:	cmp	x6, x23
  40546c:	b.cs	405458 <ferror@plt+0x2e28>  // b.hs, b.nlast
  405470:	str	x0, [x19, x6, lsl #3]
  405474:	ldr	x1, [x21]
  405478:	add	x1, x1, #0x1
  40547c:	str	x1, [x21]
  405480:	mov	x3, x21
  405484:	mov	x2, x23
  405488:	mov	x1, x19
  40548c:	bl	405400 <ferror@plt+0x2dd0>
  405490:	mov	w1, w0
  405494:	tbnz	w0, #31, 4054d8 <ferror@plt+0x2ea8>
  405498:	add	x20, x20, #0x1
  40549c:	ldr	x0, [x22, #56]
  4054a0:	cmp	x0, x20
  4054a4:	b.ls	405438 <ferror@plt+0x2e08>  // b.plast
  4054a8:	ldr	x0, [x22, #48]
  4054ac:	ldr	x0, [x0, x20, lsl #3]
  4054b0:	ldr	x6, [x21]
  4054b4:	cbz	x6, 405468 <ferror@plt+0x2e38>
  4054b8:	mov	x4, #0x0                   	// #0
  4054bc:	ldr	x5, [x19, x4, lsl #3]
  4054c0:	cmp	x5, x0
  4054c4:	b.eq	405498 <ferror@plt+0x2e68>  // b.none
  4054c8:	add	x4, x4, #0x1
  4054cc:	cmp	x4, x6
  4054d0:	b.ne	4054bc <ferror@plt+0x2e8c>  // b.any
  4054d4:	b	405468 <ferror@plt+0x2e38>
  4054d8:	ldp	x19, x20, [sp, #16]
  4054dc:	ldr	x23, [sp, #48]
  4054e0:	b	405440 <ferror@plt+0x2e10>
  4054e4:	stp	x29, x30, [sp, #-48]!
  4054e8:	mov	x29, sp
  4054ec:	stp	x19, x20, [sp, #16]
  4054f0:	mov	x20, x0
  4054f4:	ldrb	w19, [x0, #16]
  4054f8:	ldrb	w0, [x0, #17]
  4054fc:	cmp	w0, w19
  405500:	b.cc	405538 <ferror@plt+0x2f08>  // b.lo, b.ul, b.last
  405504:	str	x21, [sp, #32]
  405508:	and	x19, x19, #0xff
  40550c:	add	x21, x20, #0x18
  405510:	b	405528 <ferror@plt+0x2ef8>
  405514:	bl	4054e4 <ferror@plt+0x2eb4>
  405518:	add	x19, x19, #0x1
  40551c:	ldrb	w0, [x20, #17]
  405520:	cmp	w0, w19
  405524:	b.lt	405534 <ferror@plt+0x2f04>  // b.tstop
  405528:	ldr	x0, [x21, x19, lsl #3]
  40552c:	cbnz	x0, 405514 <ferror@plt+0x2ee4>
  405530:	b	405518 <ferror@plt+0x2ee8>
  405534:	ldr	x21, [sp, #32]
  405538:	ldr	x19, [x20, #8]
  40553c:	cbz	x19, 405550 <ferror@plt+0x2f20>
  405540:	mov	x0, x19
  405544:	ldr	x19, [x19]
  405548:	bl	4023e0 <free@plt>
  40554c:	cbnz	x19, 405540 <ferror@plt+0x2f10>
  405550:	ldr	x0, [x20]
  405554:	bl	4023e0 <free@plt>
  405558:	mov	x0, x20
  40555c:	bl	4023e0 <free@plt>
  405560:	ldp	x19, x20, [sp, #16]
  405564:	ldp	x29, x30, [sp], #48
  405568:	ret
  40556c:	stp	x29, x30, [sp, #-32]!
  405570:	mov	x29, sp
  405574:	str	x19, [sp, #16]
  405578:	mov	x19, x0
  40557c:	ldr	x0, [x0, #4120]
  405580:	cbz	x0, 405598 <ferror@plt+0x2f68>
  405584:	ldr	x1, [x0]
  405588:	str	x1, [x19, #4120]
  40558c:	bl	4023e0 <free@plt>
  405590:	ldr	x0, [x19, #4120]
  405594:	cbnz	x0, 405584 <ferror@plt+0x2f54>
  405598:	ldr	x0, [x19, #4128]
  40559c:	cbz	x0, 4055b4 <ferror@plt+0x2f84>
  4055a0:	ldr	x1, [x0]
  4055a4:	str	x1, [x19, #4128]
  4055a8:	bl	4023e0 <free@plt>
  4055ac:	ldr	x0, [x19, #4128]
  4055b0:	cbnz	x0, 4055a0 <ferror@plt+0x2f70>
  4055b4:	ldr	x0, [x19, #4136]
  4055b8:	cbz	x0, 4055d0 <ferror@plt+0x2fa0>
  4055bc:	ldr	x1, [x0]
  4055c0:	str	x1, [x19, #4136]
  4055c4:	bl	4023e0 <free@plt>
  4055c8:	ldr	x0, [x19, #4136]
  4055cc:	cbnz	x0, 4055bc <ferror@plt+0x2f8c>
  4055d0:	ldr	x19, [sp, #16]
  4055d4:	ldp	x29, x30, [sp], #32
  4055d8:	ret
  4055dc:	stp	x29, x30, [sp, #-32]!
  4055e0:	mov	x29, sp
  4055e4:	str	x19, [sp, #16]
  4055e8:	mov	x19, x0
  4055ec:	mov	x3, x0
  4055f0:	ldr	x4, [x3], #16
  4055f4:	cbz	x4, 405624 <ferror@plt+0x2ff4>
  4055f8:	ldr	x5, [x4, #8]
  4055fc:	mov	x2, x19
  405600:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405604:	add	x1, x1, #0x78
  405608:	mov	w0, #0x7                   	// #7
  40560c:	bl	409dec <ferror@plt+0x77bc>
  405610:	mov	x0, x19
  405614:	bl	4023e0 <free@plt>
  405618:	ldr	x19, [sp, #16]
  40561c:	ldp	x29, x30, [sp], #32
  405620:	ret
  405624:	adrp	x5, 41a000 <ferror@plt+0x179d0>
  405628:	add	x5, x5, #0xcf0
  40562c:	b	4055fc <ferror@plt+0x2fcc>
  405630:	ldrb	w2, [x0]
  405634:	cbz	w2, 405698 <ferror@plt+0x3068>
  405638:	stp	x29, x30, [sp, #-48]!
  40563c:	mov	x29, sp
  405640:	stp	x19, x20, [sp, #16]
  405644:	stp	x21, x22, [sp, #32]
  405648:	mov	x20, x0
  40564c:	add	x19, x0, #0x1
  405650:	adrp	x21, 419000 <ferror@plt+0x169d0>
  405654:	add	x21, x21, #0x98
  405658:	mov	w22, #0x2                   	// #2
  40565c:	b	40567c <ferror@plt+0x304c>
  405660:	mov	x4, x20
  405664:	mov	w3, w2
  405668:	mov	x1, x21
  40566c:	mov	w0, w22
  405670:	bl	409dec <ferror@plt+0x77bc>
  405674:	ldrb	w2, [x19], #1
  405678:	cbz	w2, 405688 <ferror@plt+0x3058>
  40567c:	cmp	w2, #0x7f
  405680:	b.le	405674 <ferror@plt+0x3044>
  405684:	b	405660 <ferror@plt+0x3030>
  405688:	ldp	x19, x20, [sp, #16]
  40568c:	ldp	x21, x22, [sp, #32]
  405690:	ldp	x29, x30, [sp], #48
  405694:	ret
  405698:	ret
  40569c:	stp	x29, x30, [sp, #-240]!
  4056a0:	mov	x29, sp
  4056a4:	stp	x19, x20, [sp, #16]
  4056a8:	stp	x21, x22, [sp, #32]
  4056ac:	stp	x23, x24, [sp, #48]
  4056b0:	stp	x25, x26, [sp, #64]
  4056b4:	stp	x27, x28, [sp, #80]
  4056b8:	mov	x21, x0
  4056bc:	str	x1, [sp, #104]
  4056c0:	mov	x23, x2
  4056c4:	mov	x25, x3
  4056c8:	bl	402490 <dirfd@plt>
  4056cc:	mov	w27, w0
  4056d0:	mov	w28, #0x1                   	// #1
  4056d4:	adrp	x22, 419000 <ferror@plt+0x169d0>
  4056d8:	add	x22, x22, #0xe8
  4056dc:	adrp	x24, 419000 <ferror@plt+0x169d0>
  4056e0:	add	x24, x24, #0xf0
  4056e4:	mov	x0, x21
  4056e8:	bl	402220 <readdir@plt>
  4056ec:	cbz	x0, 4057c4 <ferror@plt+0x3194>
  4056f0:	add	x19, x0, #0x13
  4056f4:	ldrb	w1, [x0, #19]
  4056f8:	cmp	w1, #0x2e
  4056fc:	b.eq	4057e4 <ferror@plt+0x31b4>  // b.none
  405700:	mov	x1, x22
  405704:	mov	x0, x19
  405708:	bl	402370 <strcmp@plt>
  40570c:	cbz	w0, 4056e4 <ferror@plt+0x30b4>
  405710:	mov	x1, x24
  405714:	mov	x0, x19
  405718:	bl	402370 <strcmp@plt>
  40571c:	cbz	w0, 4056e4 <ferror@plt+0x30b4>
  405720:	mov	x0, x19
  405724:	bl	402020 <strlen@plt>
  405728:	mov	x20, x0
  40572c:	add	x26, x0, x23
  405730:	add	x0, x26, #0x2
  405734:	cmp	x0, #0xfff
  405738:	b.hi	405800 <ferror@plt+0x31d0>  // b.pmore
  40573c:	mov	w4, #0x0                   	// #0
  405740:	add	x3, sp, #0x70
  405744:	mov	x2, x19
  405748:	mov	w1, w27
  40574c:	mov	w0, #0x0                   	// #0
  405750:	bl	402620 <__fxstatat@plt>
  405754:	tbnz	w0, #31, 405820 <ferror@plt+0x31f0>
  405758:	ldr	w3, [sp, #128]
  40575c:	and	w3, w3, #0xf000
  405760:	cmp	w3, #0x4, lsl #12
  405764:	b.eq	40583c <ferror@plt+0x320c>  // b.none
  405768:	cmp	w3, #0x8, lsl #12
  40576c:	b.ne	405930 <ferror@plt+0x3300>  // b.any
  405770:	mov	x1, x20
  405774:	mov	x0, x19
  405778:	bl	40b23c <ferror@plt+0x8c0c>
  40577c:	and	w0, w0, #0xff
  405780:	cbz	w0, 4056e4 <ferror@plt+0x30b4>
  405784:	add	x2, x20, #0x1
  405788:	mov	x1, x19
  40578c:	add	x0, x25, x23
  405790:	bl	401fe0 <memcpy@plt>
  405794:	ldr	x3, [sp, #200]
  405798:	ldr	x0, [sp, #104]
  40579c:	cmp	x3, x0
  4057a0:	cset	w28, le
  4057a4:	b.le	4056e4 <ferror@plt+0x30b4>
  4057a8:	mov	x4, x0
  4057ac:	mov	x2, x25
  4057b0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4057b4:	add	x1, x1, #0x180
  4057b8:	mov	w0, #0x7                   	// #7
  4057bc:	bl	409dec <ferror@plt+0x77bc>
  4057c0:	mov	w28, #0x0                   	// #0
  4057c4:	mov	w0, w28
  4057c8:	ldp	x19, x20, [sp, #16]
  4057cc:	ldp	x21, x22, [sp, #32]
  4057d0:	ldp	x23, x24, [sp, #48]
  4057d4:	ldp	x25, x26, [sp, #64]
  4057d8:	ldp	x27, x28, [sp, #80]
  4057dc:	ldp	x29, x30, [sp], #240
  4057e0:	ret
  4057e4:	ldrb	w1, [x0, #20]
  4057e8:	cbz	w1, 4056e4 <ferror@plt+0x30b4>
  4057ec:	cmp	w1, #0x2e
  4057f0:	b.ne	405700 <ferror@plt+0x30d0>  // b.any
  4057f4:	ldrb	w0, [x0, #21]
  4057f8:	cbnz	w0, 405700 <ferror@plt+0x30d0>
  4057fc:	b	4056e4 <ferror@plt+0x30b4>
  405800:	strb	wzr, [x25, x23]
  405804:	mov	x3, x19
  405808:	mov	x2, x25
  40580c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405810:	add	x1, x1, #0xf8
  405814:	mov	w0, #0x3                   	// #3
  405818:	bl	409dec <ferror@plt+0x77bc>
  40581c:	b	4056e4 <ferror@plt+0x30b4>
  405820:	mov	x3, x19
  405824:	mov	w2, w27
  405828:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40582c:	add	x1, x1, #0x110
  405830:	mov	w0, #0x3                   	// #3
  405834:	bl	409dec <ferror@plt+0x77bc>
  405838:	b	4056e4 <ferror@plt+0x30b4>
  40583c:	add	x2, x20, #0x1
  405840:	mov	x1, x19
  405844:	add	x0, x25, x23
  405848:	bl	401fe0 <memcpy@plt>
  40584c:	add	x0, x26, #0x101
  405850:	cmp	x0, #0xfff
  405854:	b.hi	4058dc <ferror@plt+0x32ac>  // b.pmore
  405858:	mov	w2, #0x0                   	// #0
  40585c:	mov	x1, x19
  405860:	mov	w0, w27
  405864:	bl	402550 <openat@plt>
  405868:	mov	w20, w0
  40586c:	tbnz	w0, #31, 4058f4 <ferror@plt+0x32c4>
  405870:	bl	4022c0 <fdopendir@plt>
  405874:	mov	x19, x0
  405878:	cbz	x0, 405910 <ferror@plt+0x32e0>
  40587c:	mov	w0, #0x2f                  	// #47
  405880:	strb	w0, [x25, x26]
  405884:	add	x2, x26, #0x1
  405888:	strb	wzr, [x25, x2]
  40588c:	mov	x3, x25
  405890:	ldr	x1, [sp, #104]
  405894:	mov	x0, x19
  405898:	bl	40569c <ferror@plt+0x306c>
  40589c:	mov	w28, w0
  4058a0:	mov	x0, x19
  4058a4:	bl	402260 <closedir@plt>
  4058a8:	cbz	w28, 4057c0 <ferror@plt+0x3190>
  4058ac:	tbz	w28, #31, 4056e4 <ferror@plt+0x30b4>
  4058b0:	strb	wzr, [x25, x26]
  4058b4:	neg	w0, w28
  4058b8:	bl	402270 <strerror@plt>
  4058bc:	mov	x3, x0
  4058c0:	mov	x2, x25
  4058c4:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4058c8:	add	x1, x1, #0x1c0
  4058cc:	mov	w0, #0x3                   	// #3
  4058d0:	bl	409dec <ferror@plt+0x77bc>
  4058d4:	mov	w28, #0x1                   	// #1
  4058d8:	b	4056e4 <ferror@plt+0x30b4>
  4058dc:	mov	x2, x25
  4058e0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4058e4:	add	x1, x1, #0x128
  4058e8:	mov	w0, #0x3                   	// #3
  4058ec:	bl	409dec <ferror@plt+0x77bc>
  4058f0:	b	4056e4 <ferror@plt+0x30b4>
  4058f4:	mov	x3, x19
  4058f8:	mov	w2, w27
  4058fc:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405900:	add	x1, x1, #0x148
  405904:	mov	w0, #0x3                   	// #3
  405908:	bl	409dec <ferror@plt+0x77bc>
  40590c:	b	4056e4 <ferror@plt+0x30b4>
  405910:	mov	w2, w20
  405914:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405918:	add	x1, x1, #0x168
  40591c:	mov	w0, #0x3                   	// #3
  405920:	bl	409dec <ferror@plt+0x77bc>
  405924:	mov	w0, w20
  405928:	bl	402280 <close@plt>
  40592c:	b	4056e4 <ferror@plt+0x30b4>
  405930:	mov	x2, x25
  405934:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405938:	add	x1, x1, #0x1a0
  40593c:	mov	w0, #0x3                   	// #3
  405940:	bl	409dec <ferror@plt+0x77bc>
  405944:	b	4056e4 <ferror@plt+0x30b4>
  405948:	stp	x29, x30, [sp, #-48]!
  40594c:	mov	x29, sp
  405950:	stp	x19, x20, [sp, #16]
  405954:	stp	x21, x22, [sp, #32]
  405958:	mov	x21, x0
  40595c:	mov	x20, x1
  405960:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  405964:	add	x1, x1, #0x740
  405968:	mov	x0, x20
  40596c:	bl	402370 <strcmp@plt>
  405970:	cbz	w0, 4059dc <ferror@plt+0x33ac>
  405974:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  405978:	add	x1, x1, #0x750
  40597c:	mov	x0, x20
  405980:	bl	402370 <strcmp@plt>
  405984:	cbz	w0, 405a30 <ferror@plt+0x3400>
  405988:	mov	x0, x20
  40598c:	bl	402020 <strlen@plt>
  405990:	mov	x22, x0
  405994:	add	x0, x0, #0x19
  405998:	bl	4021a0 <malloc@plt>
  40599c:	mov	x19, x0
  4059a0:	cbz	x0, 4059c4 <ferror@plt+0x3394>
  4059a4:	str	wzr, [x19, #8]
  4059a8:	str	x22, [x19, #16]
  4059ac:	add	x2, x22, #0x1
  4059b0:	mov	x1, x20
  4059b4:	add	x0, x19, #0x18
  4059b8:	bl	401fe0 <memcpy@plt>
  4059bc:	mov	w22, #0x0                   	// #0
  4059c0:	b	4059f8 <ferror@plt+0x33c8>
  4059c4:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4059c8:	add	x1, x1, #0x1d0
  4059cc:	mov	w0, #0x3                   	// #3
  4059d0:	bl	409dec <ferror@plt+0x77bc>
  4059d4:	mov	w0, #0xfffffff4            	// #-12
  4059d8:	b	405a20 <ferror@plt+0x33f0>
  4059dc:	mov	w22, #0x1                   	// #1
  4059e0:	mov	x0, #0x18                  	// #24
  4059e4:	bl	4021a0 <malloc@plt>
  4059e8:	mov	x19, x0
  4059ec:	cbz	x0, 4059c4 <ferror@plt+0x3394>
  4059f0:	str	w22, [x19, #8]
  4059f4:	str	xzr, [x19, #16]
  4059f8:	mov	w3, w22
  4059fc:	mov	x2, x20
  405a00:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405a04:	add	x1, x1, #0x1f0
  405a08:	mov	w0, #0x7                   	// #7
  405a0c:	bl	409dec <ferror@plt+0x77bc>
  405a10:	ldr	x0, [x21, #4128]
  405a14:	str	x0, [x19]
  405a18:	str	x19, [x21, #4128]
  405a1c:	mov	w0, #0x0                   	// #0
  405a20:	ldp	x19, x20, [sp, #16]
  405a24:	ldp	x21, x22, [sp, #32]
  405a28:	ldp	x29, x30, [sp], #48
  405a2c:	ret
  405a30:	mov	w22, #0x2                   	// #2
  405a34:	b	4059e0 <ferror@plt+0x33b0>
  405a38:	stp	x29, x30, [sp, #-64]!
  405a3c:	mov	x29, sp
  405a40:	stp	x19, x20, [sp, #16]
  405a44:	stp	x21, x22, [sp, #32]
  405a48:	stp	x23, x24, [sp, #48]
  405a4c:	mov	x23, x0
  405a50:	mov	x20, x1
  405a54:	mov	x21, x3
  405a58:	mov	x22, x4
  405a5c:	tst	w2, #0xff
  405a60:	b.ne	405a7c <ferror@plt+0x344c>  // b.any
  405a64:	ldr	x0, [x0]
  405a68:	add	x0, x0, #0x1, lsl #12
  405a6c:	ldrb	w1, [x1]
  405a70:	ldrb	w0, [x0, #16]
  405a74:	cmp	w1, w0
  405a78:	cinc	x20, x20, eq  // eq = none
  405a7c:	mov	x0, x20
  405a80:	bl	402020 <strlen@plt>
  405a84:	add	x24, x0, #0x1
  405a88:	add	x0, x0, #0x11
  405a8c:	bl	4021a0 <malloc@plt>
  405a90:	mov	x19, x0
  405a94:	cbz	x0, 405b24 <ferror@plt+0x34f4>
  405a98:	str	x22, [x0]
  405a9c:	str	x21, [x0, #8]
  405aa0:	add	x21, x0, #0x10
  405aa4:	mov	x2, x24
  405aa8:	mov	x1, x20
  405aac:	mov	x0, x21
  405ab0:	bl	401fe0 <memcpy@plt>
  405ab4:	mov	x2, x19
  405ab8:	mov	x1, x21
  405abc:	ldr	x0, [x23, #64]
  405ac0:	bl	40a6dc <ferror@plt+0x80ac>
  405ac4:	mov	w20, w0
  405ac8:	tbnz	w0, #31, 405b0c <ferror@plt+0x34dc>
  405acc:	cbz	x22, 405b18 <ferror@plt+0x34e8>
  405ad0:	ldr	x5, [x22, #8]
  405ad4:	mov	x4, x22
  405ad8:	mov	x3, x21
  405adc:	mov	x2, x19
  405ae0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405ae4:	add	x1, x1, #0x218
  405ae8:	mov	w0, #0x7                   	// #7
  405aec:	bl	409dec <ferror@plt+0x77bc>
  405af0:	mov	w20, #0x0                   	// #0
  405af4:	mov	w0, w20
  405af8:	ldp	x19, x20, [sp, #16]
  405afc:	ldp	x21, x22, [sp, #32]
  405b00:	ldp	x23, x24, [sp, #48]
  405b04:	ldp	x29, x30, [sp], #64
  405b08:	ret
  405b0c:	mov	x0, x19
  405b10:	bl	4023e0 <free@plt>
  405b14:	b	405af4 <ferror@plt+0x34c4>
  405b18:	adrp	x5, 41a000 <ferror@plt+0x179d0>
  405b1c:	add	x5, x5, #0xcf0
  405b20:	b	405ad4 <ferror@plt+0x34a4>
  405b24:	mov	w20, #0xfffffff4            	// #-12
  405b28:	b	405af4 <ferror@plt+0x34c4>
  405b2c:	stp	x29, x30, [sp, #-16]!
  405b30:	mov	x29, sp
  405b34:	ldrb	w2, [x1]
  405b38:	cmp	w2, #0x2e
  405b3c:	cinc	x1, x1, eq  // eq = none
  405b40:	ldr	x2, [x0]
  405b44:	add	x2, x2, #0x1, lsl #12
  405b48:	ldrb	w3, [x1]
  405b4c:	ldrb	w2, [x2, #16]
  405b50:	cmp	w3, w2
  405b54:	cinc	x1, x1, eq  // eq = none
  405b58:	ldr	x0, [x0, #64]
  405b5c:	bl	40aacc <ferror@plt+0x849c>
  405b60:	ldp	x29, x30, [sp], #16
  405b64:	ret
  405b68:	stp	x29, x30, [sp, #-32]!
  405b6c:	mov	x29, sp
  405b70:	str	x19, [sp, #16]
  405b74:	mov	x19, x0
  405b78:	mov	x4, #0x0                   	// #0
  405b7c:	mov	x3, #0x0                   	// #0
  405b80:	mov	w2, #0x1                   	// #1
  405b84:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405b88:	add	x1, x1, #0x238
  405b8c:	bl	405a38 <ferror@plt+0x3408>
  405b90:	mov	x4, #0x0                   	// #0
  405b94:	mov	x3, #0x0                   	// #0
  405b98:	mov	w2, #0x1                   	// #1
  405b9c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405ba0:	add	x1, x1, #0x248
  405ba4:	mov	x0, x19
  405ba8:	bl	405a38 <ferror@plt+0x3408>
  405bac:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405bb0:	add	x1, x1, #0x260
  405bb4:	mov	x0, x19
  405bb8:	bl	405b2c <ferror@plt+0x34fc>
  405bbc:	cbz	x0, 405bcc <ferror@plt+0x359c>
  405bc0:	ldr	x19, [sp, #16]
  405bc4:	ldp	x29, x30, [sp], #32
  405bc8:	ret
  405bcc:	mov	x4, #0x0                   	// #0
  405bd0:	mov	x3, #0x0                   	// #0
  405bd4:	mov	w2, #0x1                   	// #1
  405bd8:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405bdc:	add	x1, x1, #0x260
  405be0:	mov	x0, x19
  405be4:	bl	405a38 <ferror@plt+0x3408>
  405be8:	b	405bc0 <ferror@plt+0x3590>
  405bec:	stp	x29, x30, [sp, #-112]!
  405bf0:	mov	x29, sp
  405bf4:	stp	x19, x20, [sp, #16]
  405bf8:	stp	x21, x22, [sp, #32]
  405bfc:	stp	x23, x24, [sp, #48]
  405c00:	stp	x25, x26, [sp, #64]
  405c04:	str	x0, [sp, #96]
  405c08:	mov	x26, x1
  405c0c:	mov	x0, x2
  405c10:	str	x2, [sp, #104]
  405c14:	mov	x20, x3
  405c18:	bl	402020 <strlen@plt>
  405c1c:	mov	x23, x0
  405c20:	cbz	x20, 405c74 <ferror@plt+0x3644>
  405c24:	mov	x0, x20
  405c28:	bl	402020 <strlen@plt>
  405c2c:	mov	x25, x0
  405c30:	ldr	x21, [x26]
  405c34:	ldr	x0, [sp, #96]
  405c38:	ldr	x22, [x0]
  405c3c:	cbz	x21, 405cb8 <ferror@plt+0x3688>
  405c40:	mov	x19, #0x0                   	// #0
  405c44:	ldr	x0, [x22, x19, lsl #3]
  405c48:	ldr	x1, [x0, #16]
  405c4c:	mov	x0, x20
  405c50:	bl	402370 <strcmp@plt>
  405c54:	cbz	w0, 405c94 <ferror@plt+0x3664>
  405c58:	tbnz	w0, #31, 405cc4 <ferror@plt+0x3694>
  405c5c:	add	x19, x19, #0x1
  405c60:	cmp	x21, x19
  405c64:	b.ne	405c44 <ferror@plt+0x3614>  // b.any
  405c68:	stp	x27, x28, [sp, #80]
  405c6c:	mov	x19, x21
  405c70:	b	405cc8 <ferror@plt+0x3698>
  405c74:	ldr	x0, [sp, #104]
  405c78:	bl	402380 <basename@plt>
  405c7c:	mov	x20, x0
  405c80:	bl	402020 <strlen@plt>
  405c84:	mov	x25, x0
  405c88:	sub	x23, x23, #0x1
  405c8c:	sub	x23, x23, x0
  405c90:	b	405c30 <ferror@plt+0x3600>
  405c94:	mov	x4, x20
  405c98:	ldr	x3, [sp, #104]
  405c9c:	mov	w2, w23
  405ca0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405ca4:	add	x1, x1, #0x268
  405ca8:	mov	w0, #0x7                   	// #7
  405cac:	bl	409dec <ferror@plt+0x77bc>
  405cb0:	mov	w0, #0xffffffef            	// #-17
  405cb4:	b	405d5c <ferror@plt+0x372c>
  405cb8:	stp	x27, x28, [sp, #80]
  405cbc:	mov	x19, x21
  405cc0:	b	405cc8 <ferror@plt+0x3698>
  405cc4:	stp	x27, x28, [sp, #80]
  405cc8:	add	x28, x25, x23
  405ccc:	add	x0, x28, #0x1a
  405cd0:	bl	4021a0 <malloc@plt>
  405cd4:	mov	x24, x0
  405cd8:	cbz	x0, 405d74 <ferror@plt+0x3744>
  405cdc:	add	x27, x21, #0x1
  405ce0:	lsl	x1, x27, #3
  405ce4:	mov	x0, x22
  405ce8:	bl	402230 <realloc@plt>
  405cec:	mov	x22, x0
  405cf0:	cbz	x0, 405d90 <ferror@plt+0x3760>
  405cf4:	ldr	x0, [sp, #96]
  405cf8:	str	x22, [x0]
  405cfc:	cmp	x21, x19
  405d00:	b.hi	405db4 <ferror@plt+0x3784>  // b.pmore
  405d04:	str	x24, [x22, x19, lsl #3]
  405d08:	str	x23, [x24]
  405d0c:	str	x25, [x24, #8]
  405d10:	add	x0, x24, #0x18
  405d14:	add	x19, x23, #0x1
  405d18:	add	x19, x0, x19
  405d1c:	str	x19, [x24, #16]
  405d20:	mov	x2, x23
  405d24:	ldr	x1, [sp, #104]
  405d28:	bl	401fe0 <memcpy@plt>
  405d2c:	add	x23, x24, x23
  405d30:	mov	w0, #0x2f                  	// #47
  405d34:	strb	w0, [x23, #24]
  405d38:	mov	x2, x25
  405d3c:	mov	x1, x20
  405d40:	mov	x0, x19
  405d44:	bl	401fe0 <memcpy@plt>
  405d48:	add	x24, x24, x28
  405d4c:	strb	wzr, [x24, #25]
  405d50:	str	x27, [x26]
  405d54:	mov	w0, #0x0                   	// #0
  405d58:	ldp	x27, x28, [sp, #80]
  405d5c:	ldp	x19, x20, [sp, #16]
  405d60:	ldp	x21, x22, [sp, #32]
  405d64:	ldp	x23, x24, [sp, #48]
  405d68:	ldp	x25, x26, [sp, #64]
  405d6c:	ldp	x29, x30, [sp], #112
  405d70:	ret
  405d74:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405d78:	add	x1, x1, #0x298
  405d7c:	mov	w0, #0x3                   	// #3
  405d80:	bl	409dec <ferror@plt+0x77bc>
  405d84:	mov	w0, #0xfffffff4            	// #-12
  405d88:	ldp	x27, x28, [sp, #80]
  405d8c:	b	405d5c <ferror@plt+0x372c>
  405d90:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405d94:	add	x1, x1, #0x298
  405d98:	mov	w0, #0x3                   	// #3
  405d9c:	bl	409dec <ferror@plt+0x77bc>
  405da0:	mov	x0, x24
  405da4:	bl	4023e0 <free@plt>
  405da8:	mov	w0, #0xfffffff4            	// #-12
  405dac:	ldp	x27, x28, [sp, #80]
  405db0:	b	405d5c <ferror@plt+0x372c>
  405db4:	add	x0, x19, #0x1
  405db8:	lsl	x0, x0, #3
  405dbc:	sub	x2, x21, x19
  405dc0:	sub	x1, x0, #0x8
  405dc4:	lsl	x2, x2, #3
  405dc8:	add	x1, x22, x1
  405dcc:	add	x0, x22, x0
  405dd0:	bl	401ff0 <memmove@plt>
  405dd4:	b	405d04 <ferror@plt+0x36d4>
  405dd8:	stp	x29, x30, [sp, #-96]!
  405ddc:	mov	x29, sp
  405de0:	stp	x19, x20, [sp, #16]
  405de4:	mov	x20, x0
  405de8:	mov	x19, x1
  405dec:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405df0:	add	x1, x1, #0x2c0
  405df4:	mov	x0, x19
  405df8:	bl	402370 <strcmp@plt>
  405dfc:	cbnz	w0, 405e10 <ferror@plt+0x37e0>
  405e00:	mov	w0, #0x1                   	// #1
  405e04:	ldp	x19, x20, [sp, #16]
  405e08:	ldp	x29, x30, [sp], #96
  405e0c:	ret
  405e10:	mov	w2, #0x9                   	// #9
  405e14:	mov	x1, x19
  405e18:	add	x0, sp, #0x20
  405e1c:	bl	402520 <regcomp@plt>
  405e20:	mov	w1, w0
  405e24:	mov	w0, #0x0                   	// #0
  405e28:	cbnz	w1, 405e04 <ferror@plt+0x37d4>
  405e2c:	mov	w4, #0x0                   	// #0
  405e30:	mov	x3, #0x0                   	// #0
  405e34:	mov	x2, #0x0                   	// #0
  405e38:	ldr	x1, [x20]
  405e3c:	add	x0, sp, #0x20
  405e40:	bl	402500 <regexec@plt>
  405e44:	mov	w19, w0
  405e48:	add	x0, sp, #0x20
  405e4c:	bl	402510 <regfree@plt>
  405e50:	cmp	w19, #0x0
  405e54:	cset	w0, eq  // eq = none
  405e58:	b	405e04 <ferror@plt+0x37d4>
  405e5c:	stp	x29, x30, [sp, #-32]!
  405e60:	mov	x29, sp
  405e64:	str	x19, [sp, #16]
  405e68:	mov	x19, x0
  405e6c:	ldr	x4, [x0, #8]
  405e70:	ldr	x3, [x0]
  405e74:	mov	x2, x0
  405e78:	adrp	x1, 419000 <ferror@plt+0x169d0>
  405e7c:	add	x1, x1, #0x2c8
  405e80:	mov	w0, #0x7                   	// #7
  405e84:	bl	409dec <ferror@plt+0x77bc>
  405e88:	add	x0, x19, #0x30
  405e8c:	bl	40a580 <ferror@plt+0x7f50>
  405e90:	ldr	x0, [x19]
  405e94:	bl	4106e4 <ferror@plt+0xe0b4>
  405e98:	ldr	x0, [x19, #32]
  405e9c:	bl	41279c <ferror@plt+0x1016c>
  405ea0:	ldr	x0, [x19, #40]
  405ea4:	bl	412e84 <ferror@plt+0x10854>
  405ea8:	ldr	x0, [x19, #24]
  405eac:	bl	4023e0 <free@plt>
  405eb0:	ldr	x0, [x19, #8]
  405eb4:	bl	4023e0 <free@plt>
  405eb8:	mov	x0, x19
  405ebc:	bl	4023e0 <free@plt>
  405ec0:	ldr	x19, [sp, #16]
  405ec4:	ldp	x29, x30, [sp], #32
  405ec8:	ret
  405ecc:	stp	x29, x30, [sp, #-32]!
  405ed0:	mov	x29, sp
  405ed4:	stp	x19, x20, [sp, #16]
  405ed8:	mov	x20, x0
  405edc:	ldr	x0, [x0, #64]
  405ee0:	bl	40a644 <ferror@plt+0x8014>
  405ee4:	ldr	x0, [x20, #48]
  405ee8:	bl	40a644 <ferror@plt+0x8014>
  405eec:	ldr	x0, [x20, #56]
  405ef0:	bl	40a644 <ferror@plt+0x8014>
  405ef4:	ldr	x0, [x20, #24]
  405ef8:	cbz	x0, 405f1c <ferror@plt+0x38ec>
  405efc:	mov	x19, #0x0                   	// #0
  405f00:	ldr	x0, [x20, #16]
  405f04:	ldr	x0, [x0, x19, lsl #3]
  405f08:	bl	405e5c <ferror@plt+0x382c>
  405f0c:	add	x19, x19, #0x1
  405f10:	ldr	x0, [x20, #24]
  405f14:	cmp	x0, x19
  405f18:	b.hi	405f00 <ferror@plt+0x38d0>  // b.pmore
  405f1c:	add	x0, x20, #0x10
  405f20:	bl	40a580 <ferror@plt+0x7f50>
  405f24:	ldr	x0, [x20, #8]
  405f28:	bl	40c740 <ferror@plt+0xa110>
  405f2c:	ldp	x19, x20, [sp, #16]
  405f30:	ldp	x29, x30, [sp], #32
  405f34:	ret
  405f38:	stp	x29, x30, [sp, #-80]!
  405f3c:	mov	x29, sp
  405f40:	stp	x19, x20, [sp, #16]
  405f44:	stp	x21, x22, [sp, #32]
  405f48:	stp	x23, x24, [sp, #48]
  405f4c:	str	x25, [sp, #64]
  405f50:	mov	x22, x0
  405f54:	mov	x23, x1
  405f58:	mov	w24, w2
  405f5c:	ldr	x19, [x0]
  405f60:	cbz	x19, 406000 <ferror@plt+0x39d0>
  405f64:	mov	x20, x19
  405f68:	mov	w21, #0x0                   	// #0
  405f6c:	mov	w25, #0x1                   	// #1
  405f70:	mov	x1, x23
  405f74:	add	x0, x20, #0xc
  405f78:	bl	402370 <strcmp@plt>
  405f7c:	cmp	w0, #0x0
  405f80:	csel	w21, w21, w25, ne  // ne = any
  405f84:	ldr	x20, [x20]
  405f88:	cbnz	x20, 405f70 <ferror@plt+0x3940>
  405f8c:	ldr	w3, [x19, #8]
  405f90:	cmp	w3, w24
  405f94:	b.cs	405fa4 <ferror@plt+0x3974>  // b.hs, b.nlast
  405f98:	mov	x22, x19
  405f9c:	ldr	x19, [x19]
  405fa0:	cbnz	x19, 405f8c <ferror@plt+0x395c>
  405fa4:	mov	x0, x23
  405fa8:	bl	402020 <strlen@plt>
  405fac:	mov	x25, x0
  405fb0:	sxtw	x0, w0
  405fb4:	mov	x1, #0x1                   	// #1
  405fb8:	add	x0, x0, #0x11
  405fbc:	bl	402210 <calloc@plt>
  405fc0:	mov	x20, x0
  405fc4:	str	x19, [x0]
  405fc8:	str	w24, [x0, #8]
  405fcc:	add	w2, w25, #0x1
  405fd0:	sxtw	x2, w2
  405fd4:	mov	x1, x23
  405fd8:	add	x0, x0, #0xc
  405fdc:	bl	401fe0 <memcpy@plt>
  405fe0:	str	x20, [x22]
  405fe4:	mov	w0, w21
  405fe8:	ldp	x19, x20, [sp, #16]
  405fec:	ldp	x21, x22, [sp, #32]
  405ff0:	ldp	x23, x24, [sp, #48]
  405ff4:	ldr	x25, [sp, #64]
  405ff8:	ldp	x29, x30, [sp], #80
  405ffc:	ret
  406000:	mov	w21, #0x0                   	// #0
  406004:	b	405fa4 <ferror@plt+0x3974>
  406008:	stp	x29, x30, [sp, #-32]!
  40600c:	mov	x29, sp
  406010:	str	x19, [sp, #16]
  406014:	mov	x1, #0x1                   	// #1
  406018:	mov	x0, #0x418                 	// #1048
  40601c:	bl	402210 <calloc@plt>
  406020:	mov	x19, x0
  406024:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  406028:	add	x0, x0, #0xcf0
  40602c:	bl	402250 <strdup@plt>
  406030:	str	x0, [x19]
  406034:	mov	w0, #0xffffff80            	// #-128
  406038:	strb	w0, [x19, #16]
  40603c:	mov	x0, x19
  406040:	ldr	x19, [sp, #16]
  406044:	ldp	x29, x30, [sp], #32
  406048:	ret
  40604c:	stp	x29, x30, [sp, #-112]!
  406050:	mov	x29, sp
  406054:	stp	x19, x20, [sp, #16]
  406058:	stp	x21, x22, [sp, #32]
  40605c:	stp	x23, x24, [sp, #48]
  406060:	stp	x25, x26, [sp, #64]
  406064:	stp	x27, x28, [sp, #80]
  406068:	mov	x24, x0
  40606c:	mov	x27, x1
  406070:	mov	x19, x2
  406074:	str	x2, [sp, #96]
  406078:	str	w3, [sp, #108]
  40607c:	mov	x0, x1
  406080:	bl	405630 <ferror@plt+0x3000>
  406084:	mov	x0, x19
  406088:	bl	405630 <ferror@plt+0x3000>
  40608c:	mov	w25, #0x0                   	// #0
  406090:	mov	x28, #0x418                 	// #1048
  406094:	b	406114 <ferror@plt+0x3ae4>
  406098:	mov	x1, #0x1                   	// #1
  40609c:	mov	x0, x28
  4060a0:	bl	402210 <calloc@plt>
  4060a4:	mov	x26, x0
  4060a8:	mov	x2, x28
  4060ac:	mov	x1, x24
  4060b0:	bl	401fe0 <memcpy@plt>
  4060b4:	add	x0, x19, #0x1
  4060b8:	add	x0, x22, x0
  4060bc:	bl	402250 <strdup@plt>
  4060c0:	str	x0, [x26]
  4060c4:	mov	x2, x28
  4060c8:	mov	w1, #0x0                   	// #0
  4060cc:	mov	x0, x24
  4060d0:	bl	4021e0 <memset@plt>
  4060d4:	strb	wzr, [x23]
  4060d8:	str	x22, [x24]
  4060dc:	strb	w20, [x24, #16]
  4060e0:	strb	w20, [x24, #17]
  4060e4:	add	x20, x24, w20, sxtw #3
  4060e8:	str	x26, [x20, #24]
  4060ec:	add	w25, w25, w21
  4060f0:	sxtw	x19, w25
  4060f4:	ldrb	w0, [x27, w25, sxtw]
  4060f8:	mov	w20, w0
  4060fc:	cbz	w0, 406158 <ferror@plt+0x3b28>
  406100:	add	x1, x24, w0, sxtw #3
  406104:	ldr	x1, [x1, #24]
  406108:	cbz	x1, 406184 <ferror@plt+0x3b54>
  40610c:	add	w25, w25, #0x1
  406110:	mov	x24, x1
  406114:	ldr	x22, [x24]
  406118:	ldrb	w20, [x22]
  40611c:	cbz	w20, 406150 <ferror@plt+0x3b20>
  406120:	mov	x19, #0x0                   	// #0
  406124:	add	x1, x27, w25, sxtw
  406128:	mov	w21, w19
  40612c:	add	x23, x22, x19
  406130:	ldrb	w0, [x1, x19]
  406134:	cmp	w0, w20
  406138:	b.ne	406098 <ferror@plt+0x3a68>  // b.any
  40613c:	add	w21, w19, #0x1
  406140:	add	x19, x19, #0x1
  406144:	ldrb	w20, [x22, x19]
  406148:	cbnz	w20, 406128 <ferror@plt+0x3af8>
  40614c:	b	4060ec <ferror@plt+0x3abc>
  406150:	mov	w21, #0x0                   	// #0
  406154:	b	4060ec <ferror@plt+0x3abc>
  406158:	ldr	w2, [sp, #108]
  40615c:	ldr	x1, [sp, #96]
  406160:	add	x0, x24, #0x8
  406164:	bl	405f38 <ferror@plt+0x3908>
  406168:	ldp	x19, x20, [sp, #16]
  40616c:	ldp	x21, x22, [sp, #32]
  406170:	ldp	x23, x24, [sp, #48]
  406174:	ldp	x25, x26, [sp, #64]
  406178:	ldp	x27, x28, [sp, #80]
  40617c:	ldp	x29, x30, [sp], #112
  406180:	ret
  406184:	ldrb	w1, [x24, #16]
  406188:	cmp	w1, w0
  40618c:	b.ls	406194 <ferror@plt+0x3b64>  // b.plast
  406190:	strb	w0, [x24, #16]
  406194:	ldrb	w1, [x24, #17]
  406198:	cmp	w1, w0
  40619c:	b.cs	4061a4 <ferror@plt+0x3b74>  // b.hs, b.nlast
  4061a0:	strb	w0, [x24, #17]
  4061a4:	mov	x1, #0x1                   	// #1
  4061a8:	mov	x0, #0x418                 	// #1048
  4061ac:	bl	402210 <calloc@plt>
  4061b0:	mov	x21, x0
  4061b4:	add	x20, x24, w20, sxtw #3
  4061b8:	str	x0, [x20, #24]
  4061bc:	add	x19, x19, #0x1
  4061c0:	add	x0, x27, x19
  4061c4:	bl	402250 <strdup@plt>
  4061c8:	str	x0, [x21]
  4061cc:	mov	w0, #0xffffff80            	// #-128
  4061d0:	strb	w0, [x21, #16]
  4061d4:	ldr	w2, [sp, #108]
  4061d8:	ldr	x1, [sp, #96]
  4061dc:	add	x0, x21, #0x8
  4061e0:	bl	405f38 <ferror@plt+0x3908>
  4061e4:	mov	w0, #0x0                   	// #0
  4061e8:	b	406168 <ferror@plt+0x3b38>
  4061ec:	stp	x29, x30, [sp, #-96]!
  4061f0:	mov	x29, sp
  4061f4:	stp	x19, x20, [sp, #16]
  4061f8:	stp	x21, x22, [sp, #32]
  4061fc:	stp	x23, x24, [sp, #48]
  406200:	stp	x25, x26, [sp, #64]
  406204:	mov	x23, x0
  406208:	mov	x22, x1
  40620c:	ldr	x26, [x0]
  406210:	mov	x0, x1
  406214:	bl	410af4 <ferror@plt+0xe4c4>
  406218:	mov	x20, x0
  40621c:	bl	402020 <strlen@plt>
  406220:	add	x25, x0, #0x1
  406224:	add	x1, x0, #0x79
  406228:	mov	x0, #0x1                   	// #1
  40622c:	bl	402210 <calloc@plt>
  406230:	cbz	x0, 4063d0 <ferror@plt+0x3da0>
  406234:	str	x27, [sp, #80]
  406238:	mov	x19, x0
  40623c:	str	x22, [x0]
  406240:	ldr	x0, [x23, #24]
  406244:	add	w0, w0, #0x1
  406248:	str	w0, [x19, #96]
  40624c:	mov	w0, #0x7fffffff            	// #2147483647
  406250:	str	w0, [x19, #100]
  406254:	add	x24, x19, #0x78
  406258:	mov	x2, x25
  40625c:	mov	x1, x20
  406260:	mov	x0, x24
  406264:	bl	401fe0 <memcpy@plt>
  406268:	str	x25, [x19, #88]
  40626c:	mov	x1, #0x4                   	// #4
  406270:	add	x0, x19, #0x30
  406274:	bl	40a494 <ferror@plt+0x7e64>
  406278:	mov	x0, x22
  40627c:	bl	410b00 <ferror@plt+0xe4d0>
  406280:	bl	402250 <strdup@plt>
  406284:	mov	x20, x0
  406288:	str	x0, [x19, #8]
  40628c:	mov	w1, #0x2f                  	// #47
  406290:	bl	4022a0 <strrchr@plt>
  406294:	mov	x21, x0
  406298:	sub	x0, x0, x20
  40629c:	str	x0, [x19, #80]
  4062a0:	ldr	x27, [x26, #4104]
  4062a4:	mov	x2, x27
  4062a8:	add	x1, x26, #0x8
  4062ac:	mov	x0, x20
  4062b0:	bl	4021c0 <strncmp@plt>
  4062b4:	mov	x2, #0x0                   	// #0
  4062b8:	cbnz	w0, 4062cc <ferror@plt+0x3c9c>
  4062bc:	ldrb	w0, [x20, x27]
  4062c0:	add	x2, x20, x27
  4062c4:	cmp	w0, #0x2f
  4062c8:	csinc	x2, xzr, x2, ne  // ne = any
  4062cc:	str	x2, [x19, #16]
  4062d0:	mov	x2, x19
  4062d4:	mov	x1, x24
  4062d8:	ldr	x0, [x23, #56]
  4062dc:	bl	40a8e0 <ferror@plt+0x82b0>
  4062e0:	mov	w20, w0
  4062e4:	tbnz	w0, #31, 406364 <ferror@plt+0x3d34>
  4062e8:	ldr	x0, [x19, #16]
  4062ec:	cbz	x0, 406324 <ferror@plt+0x3cf4>
  4062f0:	sub	x21, x21, x0
  4062f4:	add	x21, x21, x25
  4062f8:	add	x1, x21, #0x4
  4062fc:	bl	40aff0 <ferror@plt+0x89c0>
  406300:	str	x0, [x19, #24]
  406304:	add	x21, x0, x21
  406308:	strb	wzr, [x21, #3]
  40630c:	mov	x2, x19
  406310:	ldr	x1, [x19, #24]
  406314:	ldr	x0, [x23, #48]
  406318:	bl	40a8e0 <ferror@plt+0x82b0>
  40631c:	mov	w20, w0
  406320:	tbnz	w0, #31, 40639c <ferror@plt+0x3d6c>
  406324:	ldr	x4, [x19, #8]
  406328:	mov	x3, x22
  40632c:	mov	x2, x19
  406330:	adrp	x1, 419000 <ferror@plt+0x169d0>
  406334:	add	x1, x1, #0x300
  406338:	mov	w0, #0x7                   	// #7
  40633c:	bl	409dec <ferror@plt+0x77bc>
  406340:	mov	w20, #0x0                   	// #0
  406344:	ldr	x27, [sp, #80]
  406348:	mov	w0, w20
  40634c:	ldp	x19, x20, [sp, #16]
  406350:	ldp	x21, x22, [sp, #32]
  406354:	ldp	x23, x24, [sp, #48]
  406358:	ldp	x25, x26, [sp, #64]
  40635c:	ldp	x29, x30, [sp], #96
  406360:	ret
  406364:	neg	w0, w0
  406368:	bl	402270 <strerror@plt>
  40636c:	mov	x3, x0
  406370:	mov	x2, x24
  406374:	adrp	x1, 419000 <ferror@plt+0x169d0>
  406378:	add	x1, x1, #0x2e8
  40637c:	mov	w0, #0x3                   	// #3
  406380:	bl	409dec <ferror@plt+0x77bc>
  406384:	ldr	x0, [x19, #24]
  406388:	bl	4023e0 <free@plt>
  40638c:	mov	x0, x19
  406390:	bl	4023e0 <free@plt>
  406394:	ldr	x27, [sp, #80]
  406398:	b	406348 <ferror@plt+0x3d18>
  40639c:	ldr	x21, [x19, #24]
  4063a0:	neg	w0, w0
  4063a4:	bl	402270 <strerror@plt>
  4063a8:	mov	x3, x0
  4063ac:	mov	x2, x21
  4063b0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4063b4:	add	x1, x1, #0x2e8
  4063b8:	mov	w0, #0x3                   	// #3
  4063bc:	bl	409dec <ferror@plt+0x77bc>
  4063c0:	mov	x1, x24
  4063c4:	ldr	x0, [x23, #56]
  4063c8:	bl	40ac40 <ferror@plt+0x8610>
  4063cc:	b	406384 <ferror@plt+0x3d54>
  4063d0:	mov	w20, #0xfffffff4            	// #-12
  4063d4:	b	406348 <ferror@plt+0x3d18>
  4063d8:	stp	x29, x30, [sp, #-64]!
  4063dc:	mov	x29, sp
  4063e0:	stp	x19, x20, [sp, #16]
  4063e4:	stp	x21, x22, [sp, #32]
  4063e8:	str	x23, [sp, #48]
  4063ec:	mov	x23, x0
  4063f0:	mov	x20, x1
  4063f4:	mov	w21, w2
  4063f8:	mov	x22, x3
  4063fc:	mov	w1, #0x0                   	// #0
  406400:	bl	4021b0 <open@plt>
  406404:	tbnz	w0, #31, 406450 <ferror@plt+0x3e20>
  406408:	mov	w19, w0
  40640c:	mov	w2, w21
  406410:	mov	x1, x20
  406414:	bl	402550 <openat@plt>
  406418:	mov	w21, w0
  40641c:	tbnz	w0, #31, 40646c <ferror@plt+0x3e3c>
  406420:	mov	x1, x22
  406424:	bl	4021f0 <fdopen@plt>
  406428:	mov	x22, x0
  40642c:	cbz	x0, 40648c <ferror@plt+0x3e5c>
  406430:	mov	w0, w19
  406434:	bl	402280 <close@plt>
  406438:	mov	x0, x22
  40643c:	ldp	x19, x20, [sp, #16]
  406440:	ldp	x21, x22, [sp, #32]
  406444:	ldr	x23, [sp, #48]
  406448:	ldp	x29, x30, [sp], #64
  40644c:	ret
  406450:	mov	x2, x23
  406454:	adrp	x1, 419000 <ferror@plt+0x169d0>
  406458:	add	x1, x1, #0x320
  40645c:	mov	w0, #0x4                   	// #4
  406460:	bl	409dec <ferror@plt+0x77bc>
  406464:	mov	x22, #0x0                   	// #0
  406468:	b	406438 <ferror@plt+0x3e08>
  40646c:	mov	x3, x23
  406470:	mov	x2, x20
  406474:	adrp	x1, 419000 <ferror@plt+0x169d0>
  406478:	add	x1, x1, #0x348
  40647c:	mov	w0, #0x4                   	// #4
  406480:	bl	409dec <ferror@plt+0x77bc>
  406484:	mov	x22, #0x0                   	// #0
  406488:	b	406430 <ferror@plt+0x3e00>
  40648c:	mov	x2, x20
  406490:	adrp	x1, 419000 <ferror@plt+0x169d0>
  406494:	add	x1, x1, #0x368
  406498:	mov	w0, #0x4                   	// #4
  40649c:	bl	409dec <ferror@plt+0x77bc>
  4064a0:	mov	w0, w21
  4064a4:	bl	402280 <close@plt>
  4064a8:	b	406430 <ferror@plt+0x3e00>
  4064ac:	stp	x29, x30, [sp, #-288]!
  4064b0:	mov	x29, sp
  4064b4:	str	x1, [sp, #232]
  4064b8:	str	x2, [sp, #240]
  4064bc:	str	x3, [sp, #248]
  4064c0:	str	x4, [sp, #256]
  4064c4:	str	x5, [sp, #264]
  4064c8:	str	x6, [sp, #272]
  4064cc:	str	x7, [sp, #280]
  4064d0:	str	q0, [sp, #96]
  4064d4:	str	q1, [sp, #112]
  4064d8:	str	q2, [sp, #128]
  4064dc:	str	q3, [sp, #144]
  4064e0:	str	q4, [sp, #160]
  4064e4:	str	q5, [sp, #176]
  4064e8:	str	q6, [sp, #192]
  4064ec:	str	q7, [sp, #208]
  4064f0:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  4064f4:	ldr	w1, [x1, #864]
  4064f8:	cmp	w1, #0x4
  4064fc:	b.gt	406508 <ferror@plt+0x3ed8>
  406500:	ldp	x29, x30, [sp], #288
  406504:	ret
  406508:	str	x19, [sp, #16]
  40650c:	add	x1, sp, #0x120
  406510:	str	x1, [sp, #64]
  406514:	str	x1, [sp, #72]
  406518:	add	x1, sp, #0xe0
  40651c:	str	x1, [sp, #80]
  406520:	mov	w1, #0xffffffc8            	// #-56
  406524:	str	w1, [sp, #88]
  406528:	mov	w1, #0xffffff80            	// #-128
  40652c:	str	w1, [sp, #92]
  406530:	ldp	x2, x3, [sp, #64]
  406534:	stp	x2, x3, [sp, #32]
  406538:	ldp	x2, x3, [sp, #80]
  40653c:	stp	x2, x3, [sp, #48]
  406540:	adrp	x19, 431000 <ferror@plt+0x2e9d0>
  406544:	add	x2, sp, #0x20
  406548:	mov	x1, x0
  40654c:	ldr	x0, [x19, #928]
  406550:	bl	402540 <vfprintf@plt>
  406554:	ldr	x0, [x19, #928]
  406558:	bl	402470 <fflush@plt>
  40655c:	ldr	x19, [sp, #16]
  406560:	b	406500 <ferror@plt+0x3ed0>
  406564:	stp	x29, x30, [sp, #-144]!
  406568:	mov	x29, sp
  40656c:	stp	x27, x28, [sp, #80]
  406570:	mov	x28, x0
  406574:	str	x1, [sp, #120]
  406578:	ldr	x0, [x0, #24]
  40657c:	cbz	x0, 406734 <ferror@plt+0x4104>
  406580:	stp	x19, x20, [sp, #16]
  406584:	stp	x21, x22, [sp, #32]
  406588:	stp	x23, x24, [sp, #48]
  40658c:	stp	x25, x26, [sp, #64]
  406590:	mov	w0, #0x1                   	// #1
  406594:	str	w0, [sp, #116]
  406598:	mov	x27, #0x0                   	// #0
  40659c:	adrp	x26, 419000 <ferror@plt+0x169d0>
  4065a0:	add	x26, x26, #0x390
  4065a4:	b	4066dc <ferror@plt+0x40ac>
  4065a8:	add	x3, sp, #0x8c
  4065ac:	add	x2, sp, #0x88
  4065b0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4065b4:	add	x1, x1, #0x3a0
  4065b8:	mov	x0, x20
  4065bc:	bl	4024f0 <__isoc99_sscanf@plt>
  4065c0:	cmp	w0, #0x2
  4065c4:	b.ne	406640 <ferror@plt+0x4010>  // b.any
  4065c8:	ldr	w0, [sp, #136]
  4065cc:	str	w0, [sp, #108]
  4065d0:	ldr	w0, [sp, #140]
  4065d4:	str	w0, [sp, #112]
  4065d8:	mov	w25, #0x63                  	// #99
  4065dc:	cmp	w25, #0x0
  4065e0:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  4065e4:	b.ne	40669c <ferror@plt+0x406c>  // b.any
  4065e8:	ldr	x19, [x19]
  4065ec:	ldr	x0, [x24, #32]
  4065f0:	cmp	x19, x0
  4065f4:	b.eq	406678 <ferror@plt+0x4048>  // b.none
  4065f8:	cbz	x19, 406678 <ferror@plt+0x4048>
  4065fc:	mov	x0, x19
  406600:	bl	41277c <ferror@plt+0x1014c>
  406604:	mov	x21, x0
  406608:	mov	x0, x19
  40660c:	bl	41278c <ferror@plt+0x1015c>
  406610:	mov	x20, x0
  406614:	mov	x1, x23
  406618:	mov	x0, x21
  40661c:	bl	402370 <strcmp@plt>
  406620:	cbnz	w0, 4065e8 <ferror@plt+0x3fb8>
  406624:	mov	x2, #0x8                   	// #8
  406628:	mov	x1, x26
  40662c:	mov	x0, x20
  406630:	bl	4021c0 <strncmp@plt>
  406634:	cbnz	w0, 4065a8 <ferror@plt+0x3f78>
  406638:	add	x22, x20, #0x8
  40663c:	b	4065dc <ferror@plt+0x3fac>
  406640:	add	x3, sp, #0x8c
  406644:	add	x2, sp, #0x88
  406648:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40664c:	add	x1, x1, #0x3b8
  406650:	mov	x0, x20
  406654:	bl	4024f0 <__isoc99_sscanf@plt>
  406658:	cmp	w0, #0x2
  40665c:	b.ne	4065dc <ferror@plt+0x3fac>  // b.any
  406660:	ldr	w0, [sp, #136]
  406664:	str	w0, [sp, #108]
  406668:	ldr	w0, [sp, #140]
  40666c:	str	w0, [sp, #112]
  406670:	mov	w25, #0x62                  	// #98
  406674:	b	4065dc <ferror@plt+0x3fac>
  406678:	cbz	x22, 4066cc <ferror@plt+0x409c>
  40667c:	cbnz	w25, 40669c <ferror@plt+0x406c>
  406680:	mov	x3, x22
  406684:	add	x2, x24, #0x78
  406688:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40668c:	add	x1, x1, #0x418
  406690:	mov	w0, #0x3                   	// #3
  406694:	bl	409dec <ferror@plt+0x77bc>
  406698:	b	4066cc <ferror@plt+0x409c>
  40669c:	ldr	w0, [sp, #116]
  4066a0:	cbnz	w0, 406708 <ferror@plt+0x40d8>
  4066a4:	ldr	w6, [sp, #112]
  4066a8:	ldr	w5, [sp, #108]
  4066ac:	mov	w4, w25
  4066b0:	mov	x3, x22
  4066b4:	add	x2, x24, #0x78
  4066b8:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4066bc:	add	x1, x1, #0x408
  4066c0:	ldr	x0, [sp, #120]
  4066c4:	bl	4025e0 <fprintf@plt>
  4066c8:	str	wzr, [sp, #116]
  4066cc:	add	x27, x27, #0x1
  4066d0:	ldr	x0, [x28, #24]
  4066d4:	cmp	x0, x27
  4066d8:	b.ls	406724 <ferror@plt+0x40f4>  // b.plast
  4066dc:	ldr	x0, [x28, #16]
  4066e0:	ldr	x24, [x0, x27, lsl #3]
  4066e4:	ldr	x19, [x24, #32]
  4066e8:	cbz	x19, 4066cc <ferror@plt+0x409c>
  4066ec:	str	wzr, [sp, #112]
  4066f0:	str	wzr, [sp, #108]
  4066f4:	mov	w25, #0x0                   	// #0
  4066f8:	mov	x22, #0x0                   	// #0
  4066fc:	adrp	x23, 417000 <ferror@plt+0x149d0>
  406700:	add	x23, x23, #0xe80
  406704:	b	4065fc <ferror@plt+0x3fcc>
  406708:	ldr	x3, [sp, #120]
  40670c:	mov	x2, #0x34                  	// #52
  406710:	mov	x1, #0x1                   	// #1
  406714:	adrp	x0, 419000 <ferror@plt+0x169d0>
  406718:	add	x0, x0, #0x3d0
  40671c:	bl	402440 <fwrite@plt>
  406720:	b	4066a4 <ferror@plt+0x4074>
  406724:	ldp	x19, x20, [sp, #16]
  406728:	ldp	x21, x22, [sp, #32]
  40672c:	ldp	x23, x24, [sp, #48]
  406730:	ldp	x25, x26, [sp, #64]
  406734:	mov	w0, #0x0                   	// #0
  406738:	ldp	x27, x28, [sp, #80]
  40673c:	ldp	x29, x30, [sp], #144
  406740:	ret
  406744:	stp	x29, x30, [sp, #-64]!
  406748:	mov	x29, sp
  40674c:	stp	x19, x20, [sp, #16]
  406750:	mov	x20, x0
  406754:	mov	x19, x1
  406758:	mov	x3, x1
  40675c:	mov	x2, #0x31                  	// #49
  406760:	mov	x1, #0x1                   	// #1
  406764:	adrp	x0, 419000 <ferror@plt+0x169d0>
  406768:	add	x0, x0, #0x468
  40676c:	bl	402440 <fwrite@plt>
  406770:	add	x1, sp, #0x30
  406774:	ldr	x0, [x20, #64]
  406778:	bl	40ae64 <ferror@plt+0x8834>
  40677c:	adrp	x20, 419000 <ferror@plt+0x169d0>
  406780:	add	x20, x20, #0x4a0
  406784:	add	x2, sp, #0x28
  406788:	mov	x1, #0x0                   	// #0
  40678c:	add	x0, sp, #0x30
  406790:	bl	40ae78 <ferror@plt+0x8848>
  406794:	and	w0, w0, #0xff
  406798:	cbz	w0, 4067c0 <ferror@plt+0x4190>
  40679c:	ldr	x2, [sp, #40]
  4067a0:	ldr	x3, [x2]
  4067a4:	cbz	x3, 406784 <ferror@plt+0x4154>
  4067a8:	add	x3, x3, #0x78
  4067ac:	add	x2, x2, #0x10
  4067b0:	mov	x1, x20
  4067b4:	mov	x0, x19
  4067b8:	bl	4025e0 <fprintf@plt>
  4067bc:	b	406784 <ferror@plt+0x4154>
  4067c0:	ldp	x19, x20, [sp, #16]
  4067c4:	ldp	x29, x30, [sp], #64
  4067c8:	ret
  4067cc:	stp	x29, x30, [sp, #-96]!
  4067d0:	mov	x29, sp
  4067d4:	stp	x25, x26, [sp, #64]
  4067d8:	stp	x27, x28, [sp, #80]
  4067dc:	mov	x28, x0
  4067e0:	mov	x25, x1
  4067e4:	mov	x3, x1
  4067e8:	mov	x2, #0x37                  	// #55
  4067ec:	mov	x1, #0x1                   	// #1
  4067f0:	adrp	x0, 419000 <ferror@plt+0x169d0>
  4067f4:	add	x0, x0, #0x4b8
  4067f8:	bl	402440 <fwrite@plt>
  4067fc:	ldr	x0, [x28, #24]
  406800:	cbz	x0, 4068ac <ferror@plt+0x427c>
  406804:	stp	x19, x20, [sp, #16]
  406808:	stp	x21, x22, [sp, #32]
  40680c:	stp	x23, x24, [sp, #48]
  406810:	mov	x27, #0x0                   	// #0
  406814:	adrp	x26, 419000 <ferror@plt+0x169d0>
  406818:	add	x26, x26, #0x4f0
  40681c:	adrp	x23, 41a000 <ferror@plt+0x179d0>
  406820:	add	x23, x23, #0x640
  406824:	b	40688c <ferror@plt+0x425c>
  406828:	ldr	x19, [x19]
  40682c:	ldr	x0, [x22, #32]
  406830:	cmp	x19, x0
  406834:	b.eq	40687c <ferror@plt+0x424c>  // b.none
  406838:	cbz	x19, 40687c <ferror@plt+0x424c>
  40683c:	mov	x0, x19
  406840:	bl	41277c <ferror@plt+0x1014c>
  406844:	mov	x20, x0
  406848:	mov	x0, x19
  40684c:	bl	41278c <ferror@plt+0x1015c>
  406850:	mov	x21, x0
  406854:	mov	x1, x23
  406858:	mov	x0, x20
  40685c:	bl	402370 <strcmp@plt>
  406860:	cbnz	w0, 406828 <ferror@plt+0x41f8>
  406864:	mov	x3, x21
  406868:	mov	x2, x24
  40686c:	mov	x1, x26
  406870:	mov	x0, x25
  406874:	bl	4025e0 <fprintf@plt>
  406878:	b	406828 <ferror@plt+0x41f8>
  40687c:	add	x27, x27, #0x1
  406880:	ldr	x0, [x28, #24]
  406884:	cmp	x0, x27
  406888:	b.ls	4068a0 <ferror@plt+0x4270>  // b.plast
  40688c:	ldr	x0, [x28, #16]
  406890:	ldr	x22, [x0, x27, lsl #3]
  406894:	ldr	x19, [x22, #32]
  406898:	add	x24, x22, #0x78
  40689c:	b	406838 <ferror@plt+0x4208>
  4068a0:	ldp	x19, x20, [sp, #16]
  4068a4:	ldp	x21, x22, [sp, #32]
  4068a8:	ldp	x23, x24, [sp, #48]
  4068ac:	mov	w0, #0x0                   	// #0
  4068b0:	ldp	x25, x26, [sp, #64]
  4068b4:	ldp	x27, x28, [sp, #80]
  4068b8:	ldp	x29, x30, [sp], #96
  4068bc:	ret
  4068c0:	stp	x29, x30, [sp, #-96]!
  4068c4:	mov	x29, sp
  4068c8:	stp	x25, x26, [sp, #64]
  4068cc:	stp	x27, x28, [sp, #80]
  4068d0:	mov	x28, x0
  4068d4:	mov	x25, x1
  4068d8:	mov	x3, x1
  4068dc:	mov	x2, #0x2d                  	// #45
  4068e0:	mov	x1, #0x1                   	// #1
  4068e4:	adrp	x0, 419000 <ferror@plt+0x169d0>
  4068e8:	add	x0, x0, #0x500
  4068ec:	bl	402440 <fwrite@plt>
  4068f0:	ldr	x0, [x28, #24]
  4068f4:	cbz	x0, 4069a0 <ferror@plt+0x4370>
  4068f8:	stp	x19, x20, [sp, #16]
  4068fc:	stp	x21, x22, [sp, #32]
  406900:	stp	x23, x24, [sp, #48]
  406904:	mov	x27, #0x0                   	// #0
  406908:	adrp	x26, 419000 <ferror@plt+0x169d0>
  40690c:	add	x26, x26, #0x530
  406910:	adrp	x23, 417000 <ferror@plt+0x149d0>
  406914:	add	x23, x23, #0xe80
  406918:	b	406980 <ferror@plt+0x4350>
  40691c:	ldr	x19, [x19]
  406920:	ldr	x0, [x22, #32]
  406924:	cmp	x19, x0
  406928:	b.eq	406970 <ferror@plt+0x4340>  // b.none
  40692c:	cbz	x19, 406970 <ferror@plt+0x4340>
  406930:	mov	x0, x19
  406934:	bl	41277c <ferror@plt+0x1014c>
  406938:	mov	x20, x0
  40693c:	mov	x0, x19
  406940:	bl	41278c <ferror@plt+0x1015c>
  406944:	mov	x21, x0
  406948:	mov	x1, x23
  40694c:	mov	x0, x20
  406950:	bl	402370 <strcmp@plt>
  406954:	cbnz	w0, 40691c <ferror@plt+0x42ec>
  406958:	mov	x3, x24
  40695c:	mov	x2, x21
  406960:	mov	x1, x26
  406964:	mov	x0, x25
  406968:	bl	4025e0 <fprintf@plt>
  40696c:	b	40691c <ferror@plt+0x42ec>
  406970:	add	x27, x27, #0x1
  406974:	ldr	x0, [x28, #24]
  406978:	cmp	x0, x27
  40697c:	b.ls	406994 <ferror@plt+0x4364>  // b.plast
  406980:	ldr	x0, [x28, #16]
  406984:	ldr	x22, [x0, x27, lsl #3]
  406988:	ldr	x19, [x22, #32]
  40698c:	add	x24, x22, #0x78
  406990:	b	40692c <ferror@plt+0x42fc>
  406994:	ldp	x19, x20, [sp, #16]
  406998:	ldp	x21, x22, [sp, #32]
  40699c:	ldp	x23, x24, [sp, #48]
  4069a0:	mov	w0, #0x0                   	// #0
  4069a4:	ldp	x25, x26, [sp, #64]
  4069a8:	ldp	x27, x28, [sp, #80]
  4069ac:	ldp	x29, x30, [sp], #96
  4069b0:	ret
  4069b4:	cbz	x0, 406b84 <ferror@plt+0x4554>
  4069b8:	stp	x29, x30, [sp, #-80]!
  4069bc:	mov	x29, sp
  4069c0:	stp	x19, x20, [sp, #16]
  4069c4:	stp	x21, x22, [sp, #32]
  4069c8:	stp	x23, x24, [sp, #48]
  4069cc:	mov	x19, x0
  4069d0:	mov	x20, x1
  4069d4:	ldrb	w0, [x0, #16]
  4069d8:	tbz	w0, #7, 406aa0 <ferror@plt+0x4470>
  4069dc:	mov	x0, x1
  4069e0:	bl	4020a0 <ftell@plt>
  4069e4:	mov	x21, x0
  4069e8:	ldr	x0, [x19]
  4069ec:	ldrb	w1, [x0]
  4069f0:	mov	x22, #0x0                   	// #0
  4069f4:	cbnz	w1, 406b5c <ferror@plt+0x452c>
  4069f8:	mov	x0, x22
  4069fc:	bl	4023e0 <free@plt>
  406a00:	ldr	x1, [x19, #8]
  406a04:	cbz	x1, 406a88 <ferror@plt+0x4458>
  406a08:	mov	w2, #0x0                   	// #0
  406a0c:	add	w2, w2, #0x1
  406a10:	ldr	x1, [x1]
  406a14:	cbnz	x1, 406a0c <ferror@plt+0x43dc>
  406a18:	rev	w2, w2
  406a1c:	str	w2, [sp, #76]
  406a20:	mov	x3, x20
  406a24:	mov	x2, #0x1                   	// #1
  406a28:	mov	x1, #0x4                   	// #4
  406a2c:	add	x0, sp, #0x4c
  406a30:	bl	402440 <fwrite@plt>
  406a34:	ldr	x19, [x19, #8]
  406a38:	cbz	x19, 406a84 <ferror@plt+0x4454>
  406a3c:	mov	x23, #0x1                   	// #1
  406a40:	mov	x22, #0x4                   	// #4
  406a44:	ldr	w1, [x19, #8]
  406a48:	rev	w1, w1
  406a4c:	str	w1, [sp, #76]
  406a50:	mov	x3, x20
  406a54:	mov	x2, x23
  406a58:	mov	x1, x22
  406a5c:	add	x0, sp, #0x4c
  406a60:	bl	402440 <fwrite@plt>
  406a64:	mov	x1, x20
  406a68:	add	x0, x19, #0xc
  406a6c:	bl	402030 <fputs@plt>
  406a70:	mov	x1, x20
  406a74:	mov	w0, #0x0                   	// #0
  406a78:	bl	402100 <fputc@plt>
  406a7c:	ldr	x19, [x19]
  406a80:	cbnz	x19, 406a44 <ferror@plt+0x4414>
  406a84:	orr	x21, x21, #0x40000000
  406a88:	mov	w0, w21
  406a8c:	ldp	x19, x20, [sp, #16]
  406a90:	ldp	x21, x22, [sp, #32]
  406a94:	ldp	x23, x24, [sp, #48]
  406a98:	ldp	x29, x30, [sp], #80
  406a9c:	ret
  406aa0:	ldrb	w24, [x19, #17]
  406aa4:	sub	w24, w24, w0
  406aa8:	add	w23, w24, #0x1
  406aac:	sbfiz	x0, x23, #2, #32
  406ab0:	bl	4021a0 <malloc@plt>
  406ab4:	mov	x22, x0
  406ab8:	cmp	w23, #0x0
  406abc:	b.le	406b40 <ferror@plt+0x4510>
  406ac0:	mov	w24, w24
  406ac4:	mov	x21, #0x0                   	// #0
  406ac8:	ldrb	w2, [x19, #16]
  406acc:	add	w2, w2, w21
  406ad0:	add	x2, x19, w2, sxtw #3
  406ad4:	mov	x1, x20
  406ad8:	ldr	x0, [x2, #24]
  406adc:	bl	4069b4 <ferror@plt+0x4384>
  406ae0:	rev	w0, w0
  406ae4:	str	w0, [x22, x21, lsl #2]
  406ae8:	cmp	x21, x24
  406aec:	add	x21, x21, #0x1
  406af0:	b.ne	406ac8 <ferror@plt+0x4498>  // b.any
  406af4:	mov	x0, x20
  406af8:	bl	4020a0 <ftell@plt>
  406afc:	mov	x21, x0
  406b00:	ldr	x0, [x19]
  406b04:	ldrb	w1, [x0]
  406b08:	cbnz	w1, 406b64 <ferror@plt+0x4534>
  406b0c:	mov	x1, x20
  406b10:	ldrb	w0, [x19, #16]
  406b14:	bl	402100 <fputc@plt>
  406b18:	mov	x1, x20
  406b1c:	ldrb	w0, [x19, #17]
  406b20:	bl	402100 <fputc@plt>
  406b24:	mov	x3, x20
  406b28:	sxtw	x2, w23
  406b2c:	mov	x1, #0x4                   	// #4
  406b30:	mov	x0, x22
  406b34:	bl	402440 <fwrite@plt>
  406b38:	orr	x21, x21, #0x20000000
  406b3c:	b	4069f8 <ferror@plt+0x43c8>
  406b40:	mov	x0, x20
  406b44:	bl	4020a0 <ftell@plt>
  406b48:	mov	x21, x0
  406b4c:	ldr	x0, [x19]
  406b50:	ldrb	w1, [x0]
  406b54:	cbz	w1, 406b7c <ferror@plt+0x454c>
  406b58:	b	406b64 <ferror@plt+0x4534>
  406b5c:	mov	w23, #0x0                   	// #0
  406b60:	mov	x22, #0x0                   	// #0
  406b64:	mov	x1, x20
  406b68:	bl	402030 <fputs@plt>
  406b6c:	mov	x1, x20
  406b70:	mov	w0, #0x0                   	// #0
  406b74:	bl	402100 <fputc@plt>
  406b78:	orr	x21, x21, #0x80000000
  406b7c:	cbz	w23, 4069f8 <ferror@plt+0x43c8>
  406b80:	b	406b0c <ferror@plt+0x44dc>
  406b84:	mov	w0, #0x0                   	// #0
  406b88:	ret
  406b8c:	stp	x29, x30, [sp, #-64]!
  406b90:	mov	x29, sp
  406b94:	stp	x19, x20, [sp, #16]
  406b98:	str	x21, [sp, #32]
  406b9c:	mov	x21, x0
  406ba0:	mov	x19, x1
  406ba4:	mov	w0, #0x7b0                 	// #1968
  406ba8:	movk	w0, #0x57f4, lsl #16
  406bac:	str	w0, [sp, #60]
  406bb0:	mov	x3, x1
  406bb4:	mov	x2, #0x1                   	// #1
  406bb8:	mov	x1, #0x4                   	// #4
  406bbc:	add	x0, sp, #0x3c
  406bc0:	bl	402440 <fwrite@plt>
  406bc4:	mov	w0, #0x200                 	// #512
  406bc8:	movk	w0, #0x100, lsl #16
  406bcc:	str	w0, [sp, #60]
  406bd0:	mov	x3, x19
  406bd4:	mov	x2, #0x1                   	// #1
  406bd8:	mov	x1, #0x4                   	// #4
  406bdc:	add	x0, sp, #0x3c
  406be0:	bl	402440 <fwrite@plt>
  406be4:	mov	x0, x19
  406be8:	bl	4020a0 <ftell@plt>
  406bec:	tbnz	x0, #63, 406c74 <ferror@plt+0x4644>
  406bf0:	mov	x20, x0
  406bf4:	str	wzr, [sp, #60]
  406bf8:	mov	x3, x19
  406bfc:	mov	x2, #0x1                   	// #1
  406c00:	mov	x1, #0x4                   	// #4
  406c04:	add	x0, sp, #0x3c
  406c08:	bl	402440 <fwrite@plt>
  406c0c:	mov	x1, x19
  406c10:	mov	x0, x21
  406c14:	bl	4069b4 <ferror@plt+0x4384>
  406c18:	rev	w0, w0
  406c1c:	str	w0, [sp, #60]
  406c20:	mov	x0, x19
  406c24:	bl	4020a0 <ftell@plt>
  406c28:	mov	x21, x0
  406c2c:	tbnz	x0, #63, 406c94 <ferror@plt+0x4664>
  406c30:	mov	w2, #0x0                   	// #0
  406c34:	mov	x1, x20
  406c38:	mov	x0, x19
  406c3c:	bl	4022e0 <fseek@plt>
  406c40:	mov	x3, x19
  406c44:	mov	x2, #0x1                   	// #1
  406c48:	mov	x1, #0x4                   	// #4
  406c4c:	add	x0, sp, #0x3c
  406c50:	bl	402440 <fwrite@plt>
  406c54:	mov	w2, #0x0                   	// #0
  406c58:	mov	x1, x21
  406c5c:	mov	x0, x19
  406c60:	bl	4022e0 <fseek@plt>
  406c64:	ldp	x19, x20, [sp, #16]
  406c68:	ldr	x21, [sp, #32]
  406c6c:	ldp	x29, x30, [sp], #64
  406c70:	ret
  406c74:	adrp	x3, 41a000 <ferror@plt+0x179d0>
  406c78:	add	x3, x3, #0x760
  406c7c:	mov	w2, #0x1a0                 	// #416
  406c80:	adrp	x1, 419000 <ferror@plt+0x169d0>
  406c84:	add	x1, x1, #0x540
  406c88:	adrp	x0, 419000 <ferror@plt+0x169d0>
  406c8c:	add	x0, x0, #0x550
  406c90:	bl	402570 <__assert_fail@plt>
  406c94:	adrp	x3, 41a000 <ferror@plt+0x179d0>
  406c98:	add	x3, x3, #0x760
  406c9c:	mov	w2, #0x1a9                 	// #425
  406ca0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  406ca4:	add	x1, x1, #0x540
  406ca8:	adrp	x0, 419000 <ferror@plt+0x169d0>
  406cac:	add	x0, x0, #0x568
  406cb0:	bl	402570 <__assert_fail@plt>
  406cb4:	mov	x12, #0x2040                	// #8256
  406cb8:	sub	sp, sp, x12
  406cbc:	stp	x29, x30, [sp]
  406cc0:	mov	x29, sp
  406cc4:	stp	x21, x22, [sp, #32]
  406cc8:	mov	x22, x1
  406ccc:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  406cd0:	ldr	x1, [x1, #928]
  406cd4:	cmp	x1, x22
  406cd8:	b.eq	406df0 <ferror@plt+0x47c0>  // b.none
  406cdc:	stp	x19, x20, [sp, #16]
  406ce0:	ldr	x0, [x0]
  406ce4:	adrp	x3, 41a000 <ferror@plt+0x179d0>
  406ce8:	add	x3, x3, #0xb40
  406cec:	mov	w2, #0x0                   	// #0
  406cf0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  406cf4:	add	x1, x1, #0x580
  406cf8:	add	x0, x0, #0x8
  406cfc:	bl	4063d8 <ferror@plt+0x3da8>
  406d00:	mov	x19, x0
  406d04:	mov	w0, #0x0                   	// #0
  406d08:	cbz	x19, 406df8 <ferror@plt+0x47c8>
  406d0c:	bl	406008 <ferror@plt+0x39d8>
  406d10:	mov	x20, x0
  406d14:	cbz	x0, 406d2c <ferror@plt+0x46fc>
  406d18:	str	x23, [sp, #48]
  406d1c:	mov	w21, #0x1000                	// #4096
  406d20:	adrp	x23, 41a000 <ferror@plt+0x179d0>
  406d24:	add	x23, x23, #0xcf0
  406d28:	b	406d58 <ferror@plt+0x4728>
  406d2c:	mov	x0, x19
  406d30:	bl	402160 <fclose@plt>
  406d34:	mov	w0, #0xfffffff4            	// #-12
  406d38:	ldp	x19, x20, [sp, #16]
  406d3c:	b	406ddc <ferror@plt+0x47ac>
  406d40:	add	x2, sp, #0x1, lsl #12
  406d44:	add	x2, x2, #0x40
  406d48:	adrp	x1, 419000 <ferror@plt+0x169d0>
  406d4c:	add	x1, x1, #0x590
  406d50:	mov	w0, #0x3                   	// #3
  406d54:	bl	409dec <ferror@plt+0x77bc>
  406d58:	mov	x2, x19
  406d5c:	mov	w1, w21
  406d60:	add	x0, sp, #0x1, lsl #12
  406d64:	add	x0, x0, #0x40
  406d68:	bl	4025f0 <fgets@plt>
  406d6c:	cbz	x0, 406db4 <ferror@plt+0x4784>
  406d70:	bl	402390 <__ctype_b_loc@plt>
  406d74:	add	x1, sp, #0x1, lsl #12
  406d78:	ldrb	w3, [x1, #64]
  406d7c:	ldr	x2, [x0]
  406d80:	ldrh	w2, [x2, x3, lsl #1]
  406d84:	tbz	w2, #10, 406d40 <ferror@plt+0x4710>
  406d88:	mov	x2, #0x0                   	// #0
  406d8c:	add	x1, sp, #0x40
  406d90:	add	x0, sp, #0x1, lsl #12
  406d94:	add	x0, x0, #0x40
  406d98:	bl	40b1f8 <ferror@plt+0x8bc8>
  406d9c:	mov	w3, #0x0                   	// #0
  406da0:	mov	x2, x23
  406da4:	add	x1, sp, #0x40
  406da8:	mov	x0, x20
  406dac:	bl	40604c <ferror@plt+0x3a1c>
  406db0:	b	406d58 <ferror@plt+0x4728>
  406db4:	mov	x1, x22
  406db8:	mov	x0, x20
  406dbc:	bl	406b8c <ferror@plt+0x455c>
  406dc0:	mov	x0, x20
  406dc4:	bl	4054e4 <ferror@plt+0x2eb4>
  406dc8:	mov	x0, x19
  406dcc:	bl	402160 <fclose@plt>
  406dd0:	mov	w0, #0x0                   	// #0
  406dd4:	ldp	x19, x20, [sp, #16]
  406dd8:	ldr	x23, [sp, #48]
  406ddc:	ldp	x21, x22, [sp, #32]
  406de0:	ldp	x29, x30, [sp]
  406de4:	mov	x12, #0x2040                	// #8256
  406de8:	add	sp, sp, x12
  406dec:	ret
  406df0:	mov	w0, #0x0                   	// #0
  406df4:	b	406ddc <ferror@plt+0x47ac>
  406df8:	ldp	x19, x20, [sp, #16]
  406dfc:	b	406ddc <ferror@plt+0x47ac>
  406e00:	sub	sp, sp, #0x480
  406e04:	stp	x29, x30, [sp]
  406e08:	mov	x29, sp
  406e0c:	stp	x19, x20, [sp, #16]
  406e10:	stp	x23, x24, [sp, #48]
  406e14:	mov	x23, x0
  406e18:	add	x0, sp, #0x80
  406e1c:	str	x0, [sp, #104]
  406e20:	mov	x0, #0x400                 	// #1024
  406e24:	str	x0, [sp, #112]
  406e28:	strb	wzr, [sp, #120]
  406e2c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  406e30:	ldr	x0, [x0, #928]
  406e34:	mov	w19, #0x0                   	// #0
  406e38:	cmp	x0, x1
  406e3c:	b.eq	406f44 <ferror@plt+0x4914>  // b.none
  406e40:	stp	x21, x22, [sp, #32]
  406e44:	mov	x24, x1
  406e48:	bl	406008 <ferror@plt+0x39d8>
  406e4c:	mov	x22, x0
  406e50:	cbz	x0, 406f64 <ferror@plt+0x4934>
  406e54:	str	x25, [sp, #64]
  406e58:	adrp	x0, 419000 <ferror@plt+0x169d0>
  406e5c:	add	x0, x0, #0x5b8
  406e60:	ldr	w1, [x0]
  406e64:	str	w1, [sp, #128]
  406e68:	ldur	w0, [x0, #3]
  406e6c:	stur	w0, [sp, #131]
  406e70:	add	x1, sp, #0x58
  406e74:	ldr	x0, [x23, #64]
  406e78:	bl	40ae64 <ferror@plt+0x8834>
  406e7c:	adrp	x25, 419000 <ferror@plt+0x169d0>
  406e80:	b	406e9c <ferror@plt+0x486c>
  406e84:	ldr	x3, [x19]
  406e88:	add	x3, x3, #0x78
  406e8c:	add	x2, sp, #0x80
  406e90:	add	x1, x25, #0x5c0
  406e94:	mov	w0, #0x4                   	// #4
  406e98:	bl	409dec <ferror@plt+0x77bc>
  406e9c:	add	x2, sp, #0x50
  406ea0:	mov	x1, #0x0                   	// #0
  406ea4:	add	x0, sp, #0x58
  406ea8:	bl	40ae78 <ferror@plt+0x8848>
  406eac:	and	w0, w0, #0xff
  406eb0:	cbz	w0, 406f24 <ferror@plt+0x48f4>
  406eb4:	ldr	x19, [sp, #80]
  406eb8:	ldr	x0, [x19]
  406ebc:	cbz	x0, 406e9c <ferror@plt+0x486c>
  406ec0:	add	x21, x19, #0x10
  406ec4:	mov	x0, x21
  406ec8:	bl	402020 <strlen@plt>
  406ecc:	mov	x20, x0
  406ed0:	add	x1, x0, #0x8
  406ed4:	add	x0, sp, #0x68
  406ed8:	bl	40af2c <ferror@plt+0x88fc>
  406edc:	tbnz	w0, #31, 406f70 <ferror@plt+0x4940>
  406ee0:	add	x2, x20, #0x1
  406ee4:	mov	x1, x21
  406ee8:	ldr	x0, [sp, #104]
  406eec:	add	x0, x0, #0x7
  406ef0:	bl	401fe0 <memcpy@plt>
  406ef4:	ldr	x2, [x19]
  406ef8:	ldrh	w3, [x2, #104]
  406efc:	add	x2, x2, #0x78
  406f00:	add	x1, sp, #0x80
  406f04:	mov	x0, x22
  406f08:	bl	40604c <ferror@plt+0x3a1c>
  406f0c:	cbz	w0, 406e9c <ferror@plt+0x486c>
  406f10:	ldr	x0, [x23]
  406f14:	add	x0, x0, #0x1, lsl #12
  406f18:	ldrb	w0, [x0, #19]
  406f1c:	cbz	w0, 406e9c <ferror@plt+0x486c>
  406f20:	b	406e84 <ferror@plt+0x4854>
  406f24:	mov	x1, x24
  406f28:	mov	x0, x22
  406f2c:	bl	406b8c <ferror@plt+0x455c>
  406f30:	mov	x0, x22
  406f34:	bl	4054e4 <ferror@plt+0x2eb4>
  406f38:	mov	w19, #0x0                   	// #0
  406f3c:	ldp	x21, x22, [sp, #32]
  406f40:	ldr	x25, [sp, #64]
  406f44:	add	x0, sp, #0x68
  406f48:	bl	40afcc <ferror@plt+0x899c>
  406f4c:	mov	w0, w19
  406f50:	ldp	x19, x20, [sp, #16]
  406f54:	ldp	x23, x24, [sp, #48]
  406f58:	ldp	x29, x30, [sp]
  406f5c:	add	sp, sp, #0x480
  406f60:	ret
  406f64:	mov	w19, #0xfffffff4            	// #-12
  406f68:	ldp	x21, x22, [sp, #32]
  406f6c:	b	406f44 <ferror@plt+0x4914>
  406f70:	mov	x0, x22
  406f74:	bl	4054e4 <ferror@plt+0x2eb4>
  406f78:	mov	w0, #0xc                   	// #12
  406f7c:	bl	402270 <strerror@plt>
  406f80:	mov	x2, x0
  406f84:	adrp	x1, 419000 <ferror@plt+0x169d0>
  406f88:	add	x1, x1, #0x5e0
  406f8c:	mov	w0, #0x3                   	// #3
  406f90:	bl	409dec <ferror@plt+0x77bc>
  406f94:	mov	w19, #0xfffffff4            	// #-12
  406f98:	ldp	x21, x22, [sp, #32]
  406f9c:	ldr	x25, [sp, #64]
  406fa0:	b	406f44 <ferror@plt+0x4914>
  406fa4:	mov	x12, #0x1060                	// #4192
  406fa8:	sub	sp, sp, x12
  406fac:	stp	x29, x30, [sp]
  406fb0:	mov	x29, sp
  406fb4:	stp	x23, x24, [sp, #48]
  406fb8:	mov	x24, x0
  406fbc:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  406fc0:	ldr	x0, [x0, #928]
  406fc4:	cmp	x0, x1
  406fc8:	b.eq	407110 <ferror@plt+0x4ae0>  // b.none
  406fcc:	stp	x25, x26, [sp, #64]
  406fd0:	stp	x27, x28, [sp, #80]
  406fd4:	mov	x28, x1
  406fd8:	bl	406008 <ferror@plt+0x39d8>
  406fdc:	mov	x26, x0
  406fe0:	cbz	x0, 407118 <ferror@plt+0x4ae8>
  406fe4:	ldr	x0, [x24, #24]
  406fe8:	cbz	x0, 4070dc <ferror@plt+0x4aac>
  406fec:	stp	x19, x20, [sp, #16]
  406ff0:	stp	x21, x22, [sp, #32]
  406ff4:	mov	x25, #0x0                   	// #0
  406ff8:	adrp	x23, 417000 <ferror@plt+0x149d0>
  406ffc:	add	x23, x23, #0xe80
  407000:	b	4070bc <ferror@plt+0x4a8c>
  407004:	mov	x2, x21
  407008:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40700c:	add	x1, x1, #0x5f8
  407010:	mov	w0, #0x4                   	// #4
  407014:	bl	409dec <ferror@plt+0x77bc>
  407018:	ldr	x19, [x19]
  40701c:	ldr	x0, [x22, #32]
  407020:	cmp	x19, x0
  407024:	b.eq	4070ac <ferror@plt+0x4a7c>  // b.none
  407028:	cbz	x19, 4070ac <ferror@plt+0x4a7c>
  40702c:	mov	x0, x19
  407030:	bl	41277c <ferror@plt+0x1014c>
  407034:	mov	x20, x0
  407038:	mov	x0, x19
  40703c:	bl	41278c <ferror@plt+0x1015c>
  407040:	mov	x21, x0
  407044:	mov	x1, x23
  407048:	mov	x0, x20
  40704c:	bl	402370 <strcmp@plt>
  407050:	cbnz	w0, 407018 <ferror@plt+0x49e8>
  407054:	mov	x2, #0x0                   	// #0
  407058:	add	x1, sp, #0x60
  40705c:	mov	x0, x21
  407060:	bl	40b05c <ferror@plt+0x8a2c>
  407064:	tbnz	w0, #31, 407004 <ferror@plt+0x49d4>
  407068:	add	x20, x22, #0x78
  40706c:	ldrh	w3, [x22, #104]
  407070:	mov	x2, x20
  407074:	add	x1, sp, #0x60
  407078:	mov	x0, x26
  40707c:	bl	40604c <ferror@plt+0x3a1c>
  407080:	cbz	w0, 407018 <ferror@plt+0x49e8>
  407084:	ldr	x0, [x24]
  407088:	add	x0, x0, #0x1, lsl #12
  40708c:	ldrb	w0, [x0, #19]
  407090:	cbz	w0, 407018 <ferror@plt+0x49e8>
  407094:	mov	x3, x20
  407098:	add	x2, sp, #0x60
  40709c:	mov	x1, x27
  4070a0:	mov	w0, #0x4                   	// #4
  4070a4:	bl	409dec <ferror@plt+0x77bc>
  4070a8:	b	407018 <ferror@plt+0x49e8>
  4070ac:	add	x25, x25, #0x1
  4070b0:	ldr	x0, [x24, #24]
  4070b4:	cmp	x0, x25
  4070b8:	b.ls	4070d4 <ferror@plt+0x4aa4>  // b.plast
  4070bc:	ldr	x0, [x24, #16]
  4070c0:	ldr	x22, [x0, x25, lsl #3]
  4070c4:	ldr	x19, [x22, #32]
  4070c8:	adrp	x27, 419000 <ferror@plt+0x169d0>
  4070cc:	add	x27, x27, #0x618
  4070d0:	b	407028 <ferror@plt+0x49f8>
  4070d4:	ldp	x19, x20, [sp, #16]
  4070d8:	ldp	x21, x22, [sp, #32]
  4070dc:	mov	x1, x28
  4070e0:	mov	x0, x26
  4070e4:	bl	406b8c <ferror@plt+0x455c>
  4070e8:	mov	x0, x26
  4070ec:	bl	4054e4 <ferror@plt+0x2eb4>
  4070f0:	mov	w0, #0x0                   	// #0
  4070f4:	ldp	x25, x26, [sp, #64]
  4070f8:	ldp	x27, x28, [sp, #80]
  4070fc:	ldp	x23, x24, [sp, #48]
  407100:	ldp	x29, x30, [sp]
  407104:	mov	x12, #0x1060                	// #4192
  407108:	add	sp, sp, x12
  40710c:	ret
  407110:	mov	w0, #0x0                   	// #0
  407114:	b	4070fc <ferror@plt+0x4acc>
  407118:	mov	w0, #0xfffffff4            	// #-12
  40711c:	ldp	x25, x26, [sp, #64]
  407120:	ldp	x27, x28, [sp, #80]
  407124:	b	4070fc <ferror@plt+0x4acc>
  407128:	stp	x29, x30, [sp, #-64]!
  40712c:	mov	x29, sp
  407130:	stp	x19, x20, [sp, #16]
  407134:	stp	x21, x22, [sp, #32]
  407138:	mov	x22, x0
  40713c:	mov	x21, x1
  407140:	str	xzr, [sp, #56]
  407144:	bl	4053b0 <ferror@plt+0x2d80>
  407148:	str	x0, [x21]
  40714c:	mov	x20, #0x0                   	// #0
  407150:	cbz	x0, 4071a0 <ferror@plt+0x4b70>
  407154:	mov	x19, x0
  407158:	lsl	x0, x0, #3
  40715c:	bl	4021a0 <malloc@plt>
  407160:	mov	x20, x0
  407164:	cbz	x0, 4071a0 <ferror@plt+0x4b70>
  407168:	add	x3, sp, #0x38
  40716c:	mov	x2, x19
  407170:	mov	x1, x0
  407174:	mov	x0, x22
  407178:	bl	405400 <ferror@plt+0x2dd0>
  40717c:	tbnz	w0, #31, 4071b4 <ferror@plt+0x4b84>
  407180:	adrp	x3, 405000 <ferror@plt+0x29d0>
  407184:	add	x3, x3, #0x398
  407188:	mov	x2, #0x8                   	// #8
  40718c:	ldr	x1, [sp, #56]
  407190:	mov	x0, x20
  407194:	bl	402110 <qsort@plt>
  407198:	ldr	x0, [sp, #56]
  40719c:	str	x0, [x21]
  4071a0:	mov	x0, x20
  4071a4:	ldp	x19, x20, [sp, #16]
  4071a8:	ldp	x21, x22, [sp, #32]
  4071ac:	ldp	x29, x30, [sp], #64
  4071b0:	ret
  4071b4:	mov	x0, x20
  4071b8:	bl	4023e0 <free@plt>
  4071bc:	mov	x20, #0x0                   	// #0
  4071c0:	b	4071a0 <ferror@plt+0x4b70>
  4071c4:	stp	x29, x30, [sp, #-160]!
  4071c8:	mov	x29, sp
  4071cc:	stp	x27, x28, [sp, #80]
  4071d0:	mov	x28, x0
  4071d4:	str	x1, [sp, #120]
  4071d8:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4071dc:	ldr	x0, [x0, #928]
  4071e0:	cmp	x0, x1
  4071e4:	b.eq	407330 <ferror@plt+0x4d00>  // b.none
  4071e8:	bl	406008 <ferror@plt+0x39d8>
  4071ec:	str	x0, [sp, #112]
  4071f0:	cbz	x0, 407338 <ferror@plt+0x4d08>
  4071f4:	stp	x19, x20, [sp, #16]
  4071f8:	ldr	x0, [x28, #24]
  4071fc:	cbz	x0, 407304 <ferror@plt+0x4cd4>
  407200:	stp	x21, x22, [sp, #32]
  407204:	stp	x23, x24, [sp, #48]
  407208:	stp	x25, x26, [sp, #64]
  40720c:	mov	x27, #0x0                   	// #0
  407210:	adrp	x0, 419000 <ferror@plt+0x169d0>
  407214:	add	x0, x0, #0x690
  407218:	str	x0, [sp, #128]
  40721c:	adrp	x0, 419000 <ferror@plt+0x169d0>
  407220:	add	x0, x0, #0x668
  407224:	str	x0, [sp, #136]
  407228:	b	4073f4 <ferror@plt+0x4dc4>
  40722c:	ldr	x21, [x26, #8]
  407230:	b	407404 <ferror@plt+0x4dd4>
  407234:	mov	x2, x21
  407238:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40723c:	add	x1, x1, #0x638
  407240:	mov	w0, #0x3                   	// #3
  407244:	bl	409dec <ferror@plt+0x77bc>
  407248:	b	4073e4 <ferror@plt+0x4db4>
  40724c:	mov	x0, x21
  407250:	bl	402020 <strlen@plt>
  407254:	add	x20, x0, #0x1
  407258:	ldr	x24, [sp, #152]
  40725c:	cbz	x24, 40742c <ferror@plt+0x4dfc>
  407260:	ldr	x19, [sp, #104]
  407264:	mov	x22, x19
  407268:	add	x24, x19, x24, lsl #3
  40726c:	b	40728c <ferror@plt+0x4c5c>
  407270:	ldr	x0, [x1, #8]
  407274:	bl	402020 <strlen@plt>
  407278:	add	x0, x0, #0x1
  40727c:	add	x20, x20, x0
  407280:	add	x19, x19, #0x8
  407284:	cmp	x24, x19
  407288:	b.eq	407340 <ferror@plt+0x4d10>  // b.none
  40728c:	ldr	x1, [x19]
  407290:	ldr	x0, [x1, #16]
  407294:	cbnz	x0, 407274 <ferror@plt+0x4c44>
  407298:	b	407270 <ferror@plt+0x4c40>
  40729c:	ldr	x21, [x0, #8]
  4072a0:	mov	x0, x21
  4072a4:	bl	402020 <strlen@plt>
  4072a8:	mov	x20, x0
  4072ac:	mov	x2, x0
  4072b0:	mov	x1, x21
  4072b4:	add	x0, x23, x19
  4072b8:	bl	401fe0 <memcpy@plt>
  4072bc:	add	x19, x19, x20
  4072c0:	add	x22, x22, #0x8
  4072c4:	cmp	x24, x22
  4072c8:	b.eq	4073a8 <ferror@plt+0x4d78>  // b.none
  4072cc:	ldr	x0, [x22]
  4072d0:	strb	w25, [x23, x19]
  4072d4:	add	x19, x19, #0x1
  4072d8:	ldr	x21, [x0, #16]
  4072dc:	cbnz	x21, 4072a0 <ferror@plt+0x4c70>
  4072e0:	b	40729c <ferror@plt+0x4c6c>
  4072e4:	mov	x2, x23
  4072e8:	ldr	x1, [sp, #128]
  4072ec:	mov	w0, #0x4                   	// #4
  4072f0:	bl	409dec <ferror@plt+0x77bc>
  4072f4:	b	4073d4 <ferror@plt+0x4da4>
  4072f8:	ldp	x21, x22, [sp, #32]
  4072fc:	ldp	x23, x24, [sp, #48]
  407300:	ldp	x25, x26, [sp, #64]
  407304:	ldr	x1, [sp, #120]
  407308:	ldr	x19, [sp, #112]
  40730c:	mov	x0, x19
  407310:	bl	406b8c <ferror@plt+0x455c>
  407314:	mov	x0, x19
  407318:	bl	4054e4 <ferror@plt+0x2eb4>
  40731c:	mov	w0, #0x0                   	// #0
  407320:	ldp	x19, x20, [sp, #16]
  407324:	ldp	x27, x28, [sp, #80]
  407328:	ldp	x29, x30, [sp], #160
  40732c:	ret
  407330:	mov	w0, #0x0                   	// #0
  407334:	b	407324 <ferror@plt+0x4cf4>
  407338:	mov	w0, #0xfffffff4            	// #-12
  40733c:	b	407324 <ferror@plt+0x4cf4>
  407340:	add	x0, x20, #0x1
  407344:	bl	4021a0 <malloc@plt>
  407348:	mov	x23, x0
  40734c:	cbz	x0, 40743c <ferror@plt+0x4e0c>
  407350:	mov	x0, x21
  407354:	bl	402020 <strlen@plt>
  407358:	mov	x19, x0
  40735c:	mov	x2, x0
  407360:	mov	x1, x21
  407364:	mov	x0, x23
  407368:	bl	401fe0 <memcpy@plt>
  40736c:	mov	w0, #0x3a                  	// #58
  407370:	strb	w0, [x23, x19]
  407374:	add	x19, x19, #0x1
  407378:	mov	w25, #0x20                  	// #32
  40737c:	b	4072cc <ferror@plt+0x4c9c>
  407380:	mov	x0, x21
  407384:	bl	402020 <strlen@plt>
  407388:	mov	x19, x0
  40738c:	mov	x2, x0
  407390:	mov	x1, x21
  407394:	mov	x0, x23
  407398:	bl	401fe0 <memcpy@plt>
  40739c:	mov	w0, #0x3a                  	// #58
  4073a0:	strb	w0, [x23, x19]
  4073a4:	add	x19, x19, #0x1
  4073a8:	strb	wzr, [x23, x19]
  4073ac:	ldrh	w3, [x26, #104]
  4073b0:	mov	x2, x23
  4073b4:	add	x1, x26, #0x78
  4073b8:	ldr	x0, [sp, #112]
  4073bc:	bl	40604c <ferror@plt+0x3a1c>
  4073c0:	cbz	w0, 4073d4 <ferror@plt+0x4da4>
  4073c4:	ldr	x0, [x28]
  4073c8:	add	x0, x0, #0x1, lsl #12
  4073cc:	ldrb	w0, [x0, #19]
  4073d0:	cbnz	w0, 4072e4 <ferror@plt+0x4cb4>
  4073d4:	mov	x0, x23
  4073d8:	bl	4023e0 <free@plt>
  4073dc:	ldr	x0, [sp, #104]
  4073e0:	bl	4023e0 <free@plt>
  4073e4:	add	x27, x27, #0x1
  4073e8:	ldr	x0, [x28, #24]
  4073ec:	cmp	x0, x27
  4073f0:	b.ls	4072f8 <ferror@plt+0x4cc8>  // b.plast
  4073f4:	ldr	x0, [x28, #16]
  4073f8:	ldr	x26, [x0, x27, lsl #3]
  4073fc:	ldr	x21, [x26, #16]
  407400:	cbz	x21, 40722c <ferror@plt+0x4bfc>
  407404:	add	x1, sp, #0x98
  407408:	mov	x0, x26
  40740c:	bl	407128 <ferror@plt+0x4af8>
  407410:	str	x0, [sp, #104]
  407414:	cbnz	x0, 40724c <ferror@plt+0x4c1c>
  407418:	ldr	x0, [sp, #152]
  40741c:	cbnz	x0, 407234 <ferror@plt+0x4c04>
  407420:	mov	x0, x21
  407424:	bl	402020 <strlen@plt>
  407428:	add	x20, x0, #0x1
  40742c:	add	x0, x20, #0x1
  407430:	bl	4021a0 <malloc@plt>
  407434:	mov	x23, x0
  407438:	cbnz	x0, 407380 <ferror@plt+0x4d50>
  40743c:	ldr	x0, [sp, #104]
  407440:	bl	4023e0 <free@plt>
  407444:	ldr	x1, [sp, #136]
  407448:	mov	w0, #0x3                   	// #3
  40744c:	bl	409dec <ferror@plt+0x77bc>
  407450:	b	4073e4 <ferror@plt+0x4db4>
  407454:	stp	x29, x30, [sp, #-112]!
  407458:	mov	x29, sp
  40745c:	stp	x23, x24, [sp, #48]
  407460:	mov	x24, x0
  407464:	ldr	x0, [x0, #24]
  407468:	cbz	x0, 407570 <ferror@plt+0x4f40>
  40746c:	stp	x19, x20, [sp, #16]
  407470:	stp	x21, x22, [sp, #32]
  407474:	stp	x25, x26, [sp, #64]
  407478:	str	x27, [sp, #80]
  40747c:	mov	x20, x1
  407480:	mov	x23, #0x0                   	// #0
  407484:	adrp	x25, 419000 <ferror@plt+0x169d0>
  407488:	add	x25, x25, #0x6b0
  40748c:	adrp	x26, 419000 <ferror@plt+0x169d0>
  407490:	add	x26, x26, #0x638
  407494:	mov	w27, #0x3                   	// #3
  407498:	b	40750c <ferror@plt+0x4edc>
  40749c:	ldr	x22, [x19, #8]
  4074a0:	b	40751c <ferror@plt+0x4eec>
  4074a4:	mov	x2, x22
  4074a8:	mov	x1, x26
  4074ac:	mov	w0, w27
  4074b0:	bl	409dec <ferror@plt+0x77bc>
  4074b4:	b	4074f0 <ferror@plt+0x4ec0>
  4074b8:	ldr	x2, [x0, #8]
  4074bc:	mov	x1, x22
  4074c0:	mov	x0, x20
  4074c4:	bl	4025e0 <fprintf@plt>
  4074c8:	add	x19, x19, #0x1
  4074cc:	ldr	x0, [sp, #104]
  4074d0:	cmp	x0, x19
  4074d4:	b.ls	4074e8 <ferror@plt+0x4eb8>  // b.plast
  4074d8:	ldr	x0, [x21, x19, lsl #3]
  4074dc:	ldr	x2, [x0, #16]
  4074e0:	cbnz	x2, 4074bc <ferror@plt+0x4e8c>
  4074e4:	b	4074b8 <ferror@plt+0x4e88>
  4074e8:	mov	x0, x21
  4074ec:	bl	4023e0 <free@plt>
  4074f0:	mov	x1, x20
  4074f4:	mov	w0, #0xa                   	// #10
  4074f8:	bl	4020c0 <putc@plt>
  4074fc:	add	x23, x23, #0x1
  407500:	ldr	x0, [x24, #24]
  407504:	cmp	x0, x23
  407508:	b.ls	407560 <ferror@plt+0x4f30>  // b.plast
  40750c:	ldr	x0, [x24, #16]
  407510:	ldr	x19, [x0, x23, lsl #3]
  407514:	ldr	x22, [x19, #16]
  407518:	cbz	x22, 40749c <ferror@plt+0x4e6c>
  40751c:	mov	x2, x22
  407520:	mov	x1, x25
  407524:	mov	x0, x20
  407528:	bl	4025e0 <fprintf@plt>
  40752c:	ldr	x0, [x19, #56]
  407530:	cbz	x0, 4074f0 <ferror@plt+0x4ec0>
  407534:	add	x1, sp, #0x68
  407538:	mov	x0, x19
  40753c:	bl	407128 <ferror@plt+0x4af8>
  407540:	mov	x21, x0
  407544:	cbz	x0, 4074a4 <ferror@plt+0x4e74>
  407548:	ldr	x0, [sp, #104]
  40754c:	mov	x19, #0x0                   	// #0
  407550:	adrp	x22, 417000 <ferror@plt+0x149d0>
  407554:	add	x22, x22, #0x400
  407558:	cbnz	x0, 4074d8 <ferror@plt+0x4ea8>
  40755c:	b	4074e8 <ferror@plt+0x4eb8>
  407560:	ldp	x19, x20, [sp, #16]
  407564:	ldp	x21, x22, [sp, #32]
  407568:	ldp	x25, x26, [sp, #64]
  40756c:	ldr	x27, [sp, #80]
  407570:	mov	w0, #0x0                   	// #0
  407574:	ldp	x23, x24, [sp, #48]
  407578:	ldp	x29, x30, [sp], #112
  40757c:	ret
  407580:	mov	x12, #0x10d0                	// #4304
  407584:	sub	sp, sp, x12
  407588:	stp	x29, x30, [sp]
  40758c:	mov	x29, sp
  407590:	stp	x19, x20, [sp, #16]
  407594:	stp	x23, x24, [sp, #48]
  407598:	mov	x24, x0
  40759c:	mov	x20, x1
  4075a0:	mov	x1, x2
  4075a4:	mov	x19, x3
  4075a8:	add	x0, x3, x20
  4075ac:	bl	40b23c <ferror@plt+0x8c0c>
  4075b0:	and	w0, w0, #0xff
  4075b4:	cbnz	w0, 4075d8 <ferror@plt+0x4fa8>
  4075b8:	mov	w20, #0x0                   	// #0
  4075bc:	mov	w0, w20
  4075c0:	ldp	x19, x20, [sp, #16]
  4075c4:	ldp	x23, x24, [sp, #48]
  4075c8:	ldp	x29, x30, [sp]
  4075cc:	mov	x12, #0x10d0                	// #4304
  4075d0:	add	sp, sp, x12
  4075d4:	ret
  4075d8:	add	x2, sp, #0xc0
  4075dc:	add	x1, sp, #0xc8
  4075e0:	mov	x0, x19
  4075e4:	bl	40b1f8 <ferror@plt+0x8bc8>
  4075e8:	cbz	x0, 4076f8 <ferror@plt+0x50c8>
  4075ec:	stp	x25, x26, [sp, #64]
  4075f0:	ldr	x0, [x24]
  4075f4:	ldr	x0, [x0, #4104]
  4075f8:	add	x0, x0, #0x1
  4075fc:	add	x0, x19, x0
  407600:	str	x0, [sp, #184]
  407604:	add	x3, sp, #0xc8
  407608:	mov	x2, x0
  40760c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407610:	add	x1, x1, #0x700
  407614:	mov	w0, #0x7                   	// #7
  407618:	bl	409dec <ferror@plt+0x77bc>
  40761c:	add	x1, sp, #0xc8
  407620:	ldr	x0, [x24, #56]
  407624:	bl	40aacc <ferror@plt+0x849c>
  407628:	mov	x26, x0
  40762c:	cbz	x0, 4079e8 <ferror@plt+0x53b8>
  407630:	stp	x21, x22, [sp, #32]
  407634:	stp	x27, x28, [sp, #80]
  407638:	ldr	x21, [x24]
  40763c:	str	x21, [sp, #176]
  407640:	ldr	x1, [sp, #192]
  407644:	add	x22, x20, x1
  407648:	str	x22, [sp, #136]
  40764c:	ldr	x1, [x0, #80]
  407650:	ldr	x0, [x0, #88]
  407654:	add	x0, x1, x0
  407658:	str	x0, [sp, #128]
  40765c:	ldr	x0, [x26, #8]
  407660:	str	x0, [sp, #120]
  407664:	mov	x3, x19
  407668:	mov	x2, x0
  40766c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407670:	add	x1, x1, #0x710
  407674:	mov	w0, #0x7                   	// #7
  407678:	bl	409dec <ferror@plt+0x77bc>
  40767c:	add	x20, x21, #0x8
  407680:	ldr	x25, [x21, #4104]
  407684:	mov	x2, x25
  407688:	mov	x1, x20
  40768c:	mov	x0, x19
  407690:	bl	4021c0 <strncmp@plt>
  407694:	cbnz	w0, 407714 <ferror@plt+0x50e4>
  407698:	add	x0, x25, #0x1
  40769c:	add	x0, x19, x0
  4076a0:	str	x0, [sp, #96]
  4076a4:	mvn	x27, x25
  4076a8:	add	x27, x27, x22
  4076ac:	mov	x2, x25
  4076b0:	mov	x1, x20
  4076b4:	ldr	x20, [sp, #120]
  4076b8:	mov	x0, x20
  4076bc:	bl	4021c0 <strncmp@plt>
  4076c0:	cbnz	w0, 407720 <ferror@plt+0x50f0>
  4076c4:	add	x0, x25, #0x1
  4076c8:	add	x0, x20, x0
  4076cc:	str	x0, [sp, #104]
  4076d0:	mvn	x25, x25
  4076d4:	ldr	x0, [sp, #128]
  4076d8:	add	x25, x25, x0
  4076dc:	ldr	x0, [sp, #176]
  4076e0:	ldr	x20, [x0, #4120]
  4076e4:	cbz	x20, 4077b4 <ferror@plt+0x5184>
  4076e8:	adrp	x23, 419000 <ferror@plt+0x169d0>
  4076ec:	add	x23, x23, #0x738
  4076f0:	mov	w28, #0x7                   	// #7
  4076f4:	b	40774c <ferror@plt+0x511c>
  4076f8:	mov	x2, x19
  4076fc:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407700:	add	x1, x1, #0x6d8
  407704:	mov	w0, #0x3                   	// #3
  407708:	bl	409dec <ferror@plt+0x77bc>
  40770c:	mov	w20, #0xffffffea            	// #-22
  407710:	b	4075bc <ferror@plt+0x4f8c>
  407714:	str	xzr, [sp, #96]
  407718:	mov	x27, #0x0                   	// #0
  40771c:	b	4076ac <ferror@plt+0x507c>
  407720:	str	xzr, [sp, #104]
  407724:	mov	x25, #0x0                   	// #0
  407728:	b	4076dc <ferror@plt+0x50ac>
  40772c:	mov	x2, x27
  407730:	ldr	x1, [sp, #96]
  407734:	mov	x0, x21
  407738:	bl	402330 <memcmp@plt>
  40773c:	cbnz	w0, 40776c <ferror@plt+0x513c>
  407740:	b	407988 <ferror@plt+0x5358>
  407744:	ldr	x20, [x20]
  407748:	cbz	x20, 4077b4 <ferror@plt+0x5184>
  40774c:	add	x21, x20, #0x10
  407750:	mov	x2, x21
  407754:	mov	x1, x23
  407758:	mov	w0, w28
  40775c:	bl	409dec <ferror@plt+0x77bc>
  407760:	ldr	x22, [x20, #8]
  407764:	cmp	x22, x27
  407768:	b.eq	40772c <ferror@plt+0x50fc>  // b.none
  40776c:	cmp	x22, x25
  407770:	b.ne	407744 <ferror@plt+0x5114>  // b.any
  407774:	mov	x2, x25
  407778:	ldr	x1, [sp, #104]
  40777c:	mov	x0, x21
  407780:	bl	402330 <memcmp@plt>
  407784:	cbnz	w0, 407744 <ferror@plt+0x5114>
  407788:	ldr	x3, [x26, #8]
  40778c:	mov	x2, x19
  407790:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407794:	add	x1, x1, #0x788
  407798:	mov	w0, #0x7                   	// #7
  40779c:	bl	409dec <ferror@plt+0x77bc>
  4077a0:	mov	w20, #0x0                   	// #0
  4077a4:	ldp	x21, x22, [sp, #32]
  4077a8:	ldp	x25, x26, [sp, #64]
  4077ac:	ldp	x27, x28, [sp, #80]
  4077b0:	b	4075bc <ferror@plt+0x4f8c>
  4077b4:	ldr	x0, [sp, #176]
  4077b8:	ldr	x20, [x0, #4128]
  4077bc:	cbz	x20, 407a24 <ferror@plt+0x53f4>
  4077c0:	mov	w21, #0x0                   	// #0
  4077c4:	mov	w0, #0xffffffff            	// #-1
  4077c8:	str	w0, [sp, #172]
  4077cc:	mov	w28, w0
  4077d0:	str	w0, [sp, #168]
  4077d4:	adrp	x0, 419000 <ferror@plt+0x169d0>
  4077d8:	add	x0, x0, #0x6b8
  4077dc:	str	x0, [sp, #152]
  4077e0:	adrp	x0, 419000 <ferror@plt+0x169d0>
  4077e4:	add	x0, x0, #0x6c8
  4077e8:	str	x0, [sp, #160]
  4077ec:	adrp	x0, 419000 <ferror@plt+0x169d0>
  4077f0:	add	x0, x0, #0x748
  4077f4:	str	x0, [sp, #144]
  4077f8:	b	4078bc <ferror@plt+0x528c>
  4077fc:	ldr	x0, [sp, #176]
  407800:	ldr	x23, [x0, #4136]
  407804:	cbnz	x23, 407830 <ferror@plt+0x5200>
  407808:	b	4078b0 <ferror@plt+0x5280>
  40780c:	mov	x2, x22
  407810:	ldr	x1, [sp, #112]
  407814:	mov	x0, x3
  407818:	bl	402330 <memcmp@plt>
  40781c:	cmp	w0, #0x0
  407820:	csel	w28, w28, w21, ne  // ne = any
  407824:	ldr	x23, [x23]
  407828:	add	w21, w21, #0x1
  40782c:	cbz	x23, 4078b0 <ferror@plt+0x5280>
  407830:	add	x1, x23, #0x10
  407834:	str	x1, [sp, #112]
  407838:	ldr	x22, [x23, #8]
  40783c:	ldr	x0, [sp, #136]
  407840:	cmp	x0, x22
  407844:	b.ls	407870 <ferror@plt+0x5240>  // b.plast
  407848:	ldrb	w0, [x19, x22]
  40784c:	cmp	w0, #0x2f
  407850:	b.ne	407870 <ferror@plt+0x5240>  // b.any
  407854:	mov	x2, x22
  407858:	mov	x0, x19
  40785c:	bl	402330 <memcmp@plt>
  407860:	cmp	w0, #0x0
  407864:	ldr	w0, [sp, #168]
  407868:	csel	w0, w0, w21, ne  // ne = any
  40786c:	str	w0, [sp, #168]
  407870:	ldr	x0, [sp, #128]
  407874:	cmp	x0, x22
  407878:	b.ls	407824 <ferror@plt+0x51f4>  // b.plast
  40787c:	ldr	x3, [sp, #120]
  407880:	ldrb	w0, [x3, x22]
  407884:	cmp	w0, #0x2f
  407888:	b.ne	407824 <ferror@plt+0x51f4>  // b.any
  40788c:	b	40780c <ferror@plt+0x51dc>
  407890:	mov	x2, x22
  407894:	ldr	x1, [sp, #96]
  407898:	add	x0, x20, #0x18
  40789c:	bl	402330 <memcmp@plt>
  4078a0:	cbnz	w0, 407918 <ferror@plt+0x52e8>
  4078a4:	str	w21, [sp, #168]
  4078a8:	b	4078b0 <ferror@plt+0x5280>
  4078ac:	str	w21, [sp, #172]
  4078b0:	ldr	x20, [x20]
  4078b4:	add	w21, w21, #0x1
  4078b8:	cbz	x20, 40794c <ferror@plt+0x531c>
  4078bc:	ldr	w0, [x20, #8]
  4078c0:	ldr	x2, [sp, #152]
  4078c4:	cmp	w0, #0x1
  4078c8:	b.eq	4078dc <ferror@plt+0x52ac>  // b.none
  4078cc:	add	x2, x20, #0x18
  4078d0:	cmp	w0, #0x2
  4078d4:	ldr	x0, [sp, #160]
  4078d8:	csel	x2, x0, x2, eq  // eq = none
  4078dc:	ldr	x1, [sp, #144]
  4078e0:	mov	w0, #0x7                   	// #7
  4078e4:	bl	409dec <ferror@plt+0x77bc>
  4078e8:	ldr	w0, [x20, #8]
  4078ec:	cmp	w0, #0x1
  4078f0:	b.eq	4078ac <ferror@plt+0x527c>  // b.none
  4078f4:	cmp	w0, #0x2
  4078f8:	b.eq	4077fc <ferror@plt+0x51cc>  // b.none
  4078fc:	ldr	x22, [x20, #16]
  407900:	cmp	x27, x22
  407904:	b.ls	407918 <ferror@plt+0x52e8>  // b.plast
  407908:	ldr	x0, [sp, #96]
  40790c:	ldrb	w0, [x0, x22]
  407910:	cmp	w0, #0x2f
  407914:	b.eq	407890 <ferror@plt+0x5260>  // b.none
  407918:	cmp	x25, x22
  40791c:	b.ls	4078b0 <ferror@plt+0x5280>  // b.plast
  407920:	ldr	x0, [sp, #104]
  407924:	ldrb	w0, [x0, x22]
  407928:	cmp	w0, #0x2f
  40792c:	b.ne	4078b0 <ferror@plt+0x5280>  // b.any
  407930:	mov	x2, x22
  407934:	ldr	x1, [sp, #104]
  407938:	add	x0, x20, #0x18
  40793c:	bl	402330 <memcmp@plt>
  407940:	cmp	w0, #0x0
  407944:	csel	w28, w28, w21, ne  // ne = any
  407948:	b	4078b0 <ferror@plt+0x5280>
  40794c:	ldr	w0, [sp, #168]
  407950:	tbnz	w0, #31, 407aac <ferror@plt+0x547c>
  407954:	cmp	w28, #0x0
  407958:	ldr	w0, [sp, #172]
  40795c:	csel	w28, w28, w0, ge  // ge = tcont
  407960:	ldr	w20, [sp, #168]
  407964:	mov	w4, w20
  407968:	mov	w3, w28
  40796c:	ldr	w2, [sp, #172]
  407970:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407974:	add	x1, x1, #0x758
  407978:	mov	w0, #0x7                   	// #7
  40797c:	bl	409dec <ferror@plt+0x77bc>
  407980:	cmp	w28, w20
  407984:	b.ge	407788 <ferror@plt+0x5158>  // b.tcont
  407988:	ldr	x3, [sp, #184]
  40798c:	ldr	x2, [x26, #16]
  407990:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407994:	add	x1, x1, #0x7b0
  407998:	mov	w0, #0x7                   	// #7
  40799c:	bl	409dec <ferror@plt+0x77bc>
  4079a0:	ldr	x4, [x26, #8]
  4079a4:	ldr	x3, [x26]
  4079a8:	mov	x2, x26
  4079ac:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4079b0:	add	x1, x1, #0x7e0
  4079b4:	mov	w0, #0x7                   	// #7
  4079b8:	bl	409dec <ferror@plt+0x77bc>
  4079bc:	ldr	x1, [x26, #24]
  4079c0:	cbz	x1, 4079cc <ferror@plt+0x539c>
  4079c4:	ldr	x0, [x24, #48]
  4079c8:	bl	40ac40 <ferror@plt+0x8610>
  4079cc:	add	x1, x26, #0x78
  4079d0:	ldr	x0, [x24, #56]
  4079d4:	bl	40ac40 <ferror@plt+0x8610>
  4079d8:	mov	x0, x26
  4079dc:	bl	405e5c <ferror@plt+0x382c>
  4079e0:	ldp	x21, x22, [sp, #32]
  4079e4:	ldp	x27, x28, [sp, #80]
  4079e8:	add	x2, sp, #0x1, lsl #12
  4079ec:	add	x2, x2, #0xc8
  4079f0:	mov	x1, x19
  4079f4:	ldr	x0, [x24, #8]
  4079f8:	bl	4101a8 <ferror@plt+0xdb78>
  4079fc:	mov	w20, w0
  407a00:	tbnz	w0, #31, 407a34 <ferror@plt+0x5404>
  407a04:	ldr	x1, [sp, #4296]
  407a08:	mov	x0, x24
  407a0c:	bl	4061ec <ferror@plt+0x3bbc>
  407a10:	mov	w20, w0
  407a14:	tbnz	w0, #31, 407a5c <ferror@plt+0x542c>
  407a18:	mov	w20, #0x0                   	// #0
  407a1c:	ldp	x25, x26, [sp, #64]
  407a20:	b	4075bc <ferror@plt+0x4f8c>
  407a24:	mov	w28, #0xffffffff            	// #-1
  407a28:	str	w28, [sp, #168]
  407a2c:	str	w28, [sp, #172]
  407a30:	b	407960 <ferror@plt+0x5330>
  407a34:	neg	w0, w0
  407a38:	bl	402270 <strerror@plt>
  407a3c:	mov	x3, x0
  407a40:	mov	x2, x19
  407a44:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407a48:	add	x1, x1, #0x800
  407a4c:	mov	w0, #0x3                   	// #3
  407a50:	bl	409dec <ferror@plt+0x77bc>
  407a54:	ldp	x25, x26, [sp, #64]
  407a58:	b	4075bc <ferror@plt+0x4f8c>
  407a5c:	neg	w0, w0
  407a60:	bl	402270 <strerror@plt>
  407a64:	mov	x3, x0
  407a68:	mov	x2, x19
  407a6c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407a70:	add	x1, x1, #0x820
  407a74:	mov	w0, #0x3                   	// #3
  407a78:	bl	409dec <ferror@plt+0x77bc>
  407a7c:	ldr	x0, [sp, #4296]
  407a80:	bl	4106e4 <ferror@plt+0xe0b4>
  407a84:	ldp	x25, x26, [sp, #64]
  407a88:	b	4075bc <ferror@plt+0x4f8c>
  407a8c:	ldr	w2, [sp, #172]
  407a90:	mov	w4, w2
  407a94:	mov	w3, w2
  407a98:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407a9c:	add	x1, x1, #0x758
  407aa0:	mov	w0, #0x7                   	// #7
  407aa4:	bl	409dec <ferror@plt+0x77bc>
  407aa8:	b	407788 <ferror@plt+0x5158>
  407aac:	tbnz	w28, #31, 407a8c <ferror@plt+0x545c>
  407ab0:	ldr	w0, [sp, #172]
  407ab4:	str	w0, [sp, #168]
  407ab8:	b	407960 <ferror@plt+0x5330>
  407abc:	stp	x29, x30, [sp, #-256]!
  407ac0:	mov	x29, sp
  407ac4:	stp	x19, x20, [sp, #16]
  407ac8:	stp	x21, x22, [sp, #32]
  407acc:	stp	x23, x24, [sp, #48]
  407ad0:	stp	x25, x26, [sp, #64]
  407ad4:	stp	x27, x28, [sp, #80]
  407ad8:	str	x0, [sp, #120]
  407adc:	mov	x21, x1
  407ae0:	mov	x24, x2
  407ae4:	str	x3, [sp, #104]
  407ae8:	mov	x0, x1
  407aec:	bl	402490 <dirfd@plt>
  407af0:	str	w0, [sp, #116]
  407af4:	mov	w26, #0x0                   	// #0
  407af8:	adrp	x22, 419000 <ferror@plt+0x169d0>
  407afc:	add	x22, x22, #0xe8
  407b00:	adrp	x25, 419000 <ferror@plt+0x169d0>
  407b04:	add	x25, x25, #0xf0
  407b08:	mov	x0, x21
  407b0c:	bl	402220 <readdir@plt>
  407b10:	mov	x19, x0
  407b14:	cbz	x0, 407d08 <ferror@plt+0x56d8>
  407b18:	add	x20, x19, #0x13
  407b1c:	ldrb	w0, [x19, #19]
  407b20:	cmp	w0, #0x2e
  407b24:	b.eq	407c1c <ferror@plt+0x55ec>  // b.none
  407b28:	mov	x1, x22
  407b2c:	mov	x0, x20
  407b30:	bl	402370 <strcmp@plt>
  407b34:	cbz	w0, 407b08 <ferror@plt+0x54d8>
  407b38:	mov	x1, x25
  407b3c:	mov	x0, x20
  407b40:	bl	402370 <strcmp@plt>
  407b44:	cbz	w0, 407b08 <ferror@plt+0x54d8>
  407b48:	mov	x0, x20
  407b4c:	bl	402020 <strlen@plt>
  407b50:	mov	x23, x0
  407b54:	add	x27, x0, x24
  407b58:	add	x1, x27, #0x2
  407b5c:	ldr	x0, [sp, #104]
  407b60:	bl	40af2c <ferror@plt+0x88fc>
  407b64:	tbnz	w0, #31, 407c38 <ferror@plt+0x5608>
  407b68:	ldr	x0, [sp, #104]
  407b6c:	ldr	x28, [x0]
  407b70:	add	x2, x23, #0x1
  407b74:	mov	x1, x20
  407b78:	add	x0, x28, x24
  407b7c:	bl	401fe0 <memcpy@plt>
  407b80:	ldrb	w0, [x19, #18]
  407b84:	cmp	w0, #0x8
  407b88:	b.eq	407cc0 <ferror@plt+0x5690>  // b.none
  407b8c:	cmp	w0, #0x4
  407b90:	b.eq	407bc8 <ferror@plt+0x5598>  // b.none
  407b94:	mov	w4, #0x0                   	// #0
  407b98:	add	x3, sp, #0x80
  407b9c:	mov	x2, x20
  407ba0:	ldr	w1, [sp, #116]
  407ba4:	mov	w0, #0x0                   	// #0
  407ba8:	bl	402620 <__fxstatat@plt>
  407bac:	tbnz	w0, #31, 407c50 <ferror@plt+0x5620>
  407bb0:	ldr	w3, [sp, #144]
  407bb4:	and	w3, w3, #0xf000
  407bb8:	cmp	w3, #0x8, lsl #12
  407bbc:	b.eq	407cc0 <ferror@plt+0x5690>  // b.none
  407bc0:	cmp	w3, #0x4, lsl #12
  407bc4:	b.ne	407c6c <ferror@plt+0x563c>  // b.any
  407bc8:	mov	w2, #0x0                   	// #0
  407bcc:	mov	x1, x20
  407bd0:	ldr	w0, [sp, #116]
  407bd4:	bl	402550 <openat@plt>
  407bd8:	mov	w19, w0
  407bdc:	tbnz	w0, #31, 407c84 <ferror@plt+0x5654>
  407be0:	bl	4022c0 <fdopendir@plt>
  407be4:	mov	x20, x0
  407be8:	cbz	x0, 407ca0 <ferror@plt+0x5670>
  407bec:	mov	w0, #0x2f                  	// #47
  407bf0:	strb	w0, [x28, x27]
  407bf4:	add	x2, x27, #0x1
  407bf8:	strb	wzr, [x28, x2]
  407bfc:	ldr	x3, [sp, #104]
  407c00:	mov	x1, x20
  407c04:	ldr	x0, [sp, #120]
  407c08:	bl	407abc <ferror@plt+0x548c>
  407c0c:	mov	w26, w0
  407c10:	mov	x0, x20
  407c14:	bl	402260 <closedir@plt>
  407c18:	b	407cd8 <ferror@plt+0x56a8>
  407c1c:	ldrb	w0, [x19, #20]
  407c20:	cbz	w0, 407b08 <ferror@plt+0x54d8>
  407c24:	cmp	w0, #0x2e
  407c28:	b.ne	407b28 <ferror@plt+0x54f8>  // b.any
  407c2c:	ldrb	w0, [x19, #21]
  407c30:	cbnz	w0, 407b28 <ferror@plt+0x54f8>
  407c34:	b	407b08 <ferror@plt+0x54d8>
  407c38:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407c3c:	add	x1, x1, #0x840
  407c40:	mov	w0, #0x3                   	// #3
  407c44:	bl	409dec <ferror@plt+0x77bc>
  407c48:	mov	w26, #0xfffffff4            	// #-12
  407c4c:	b	407b08 <ferror@plt+0x54d8>
  407c50:	mov	x3, x20
  407c54:	ldr	w2, [sp, #116]
  407c58:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407c5c:	add	x1, x1, #0x110
  407c60:	mov	w0, #0x3                   	// #3
  407c64:	bl	409dec <ferror@plt+0x77bc>
  407c68:	b	407b08 <ferror@plt+0x54d8>
  407c6c:	mov	x2, x28
  407c70:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407c74:	add	x1, x1, #0x1a0
  407c78:	mov	w0, #0x3                   	// #3
  407c7c:	bl	409dec <ferror@plt+0x77bc>
  407c80:	b	407b08 <ferror@plt+0x54d8>
  407c84:	mov	x3, x20
  407c88:	ldr	w2, [sp, #116]
  407c8c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407c90:	add	x1, x1, #0x148
  407c94:	mov	w0, #0x3                   	// #3
  407c98:	bl	409dec <ferror@plt+0x77bc>
  407c9c:	b	407b08 <ferror@plt+0x54d8>
  407ca0:	mov	w2, w19
  407ca4:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407ca8:	add	x1, x1, #0x168
  407cac:	mov	w0, #0x3                   	// #3
  407cb0:	bl	409dec <ferror@plt+0x77bc>
  407cb4:	mov	w0, w19
  407cb8:	bl	402280 <close@plt>
  407cbc:	b	407b08 <ferror@plt+0x54d8>
  407cc0:	mov	x3, x28
  407cc4:	mov	x2, x23
  407cc8:	mov	x1, x24
  407ccc:	ldr	x0, [sp, #120]
  407cd0:	bl	407580 <ferror@plt+0x4f50>
  407cd4:	mov	w26, w0
  407cd8:	tbz	w26, #31, 407b08 <ferror@plt+0x54d8>
  407cdc:	strb	wzr, [x28, x27]
  407ce0:	neg	w0, w26
  407ce4:	bl	402270 <strerror@plt>
  407ce8:	mov	x3, x0
  407cec:	mov	x2, x28
  407cf0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407cf4:	add	x1, x1, #0x1c0
  407cf8:	mov	w0, #0x3                   	// #3
  407cfc:	bl	409dec <ferror@plt+0x77bc>
  407d00:	mov	w26, #0x0                   	// #0
  407d04:	b	407b08 <ferror@plt+0x54d8>
  407d08:	mov	w0, w26
  407d0c:	ldp	x19, x20, [sp, #16]
  407d10:	ldp	x21, x22, [sp, #32]
  407d14:	ldp	x23, x24, [sp, #48]
  407d18:	ldp	x25, x26, [sp, #64]
  407d1c:	ldp	x27, x28, [sp, #80]
  407d20:	ldp	x29, x30, [sp], #256
  407d24:	ret
  407d28:	stp	x29, x30, [sp, #-352]!
  407d2c:	mov	x29, sp
  407d30:	stp	x19, x20, [sp, #16]
  407d34:	stp	x21, x22, [sp, #32]
  407d38:	str	x23, [sp, #48]
  407d3c:	mov	x23, x0
  407d40:	mov	x20, x1
  407d44:	add	x0, sp, #0x60
  407d48:	str	x0, [sp, #72]
  407d4c:	mov	x0, #0x100                 	// #256
  407d50:	str	x0, [sp, #80]
  407d54:	strb	wzr, [sp, #88]
  407d58:	mov	x0, x1
  407d5c:	bl	4020d0 <opendir@plt>
  407d60:	cbz	x0, 407de8 <ferror@plt+0x57b8>
  407d64:	mov	x21, x0
  407d68:	mov	x0, x20
  407d6c:	bl	402020 <strlen@plt>
  407d70:	mov	x19, x0
  407d74:	add	x1, x0, #0x2
  407d78:	add	x0, sp, #0x48
  407d7c:	bl	40af2c <ferror@plt+0x88fc>
  407d80:	mov	w22, #0xfffffff4            	// #-12
  407d84:	tbnz	w0, #31, 407dc0 <ferror@plt+0x5790>
  407d88:	ldr	x22, [sp, #72]
  407d8c:	mov	x2, x19
  407d90:	mov	x1, x20
  407d94:	mov	x0, x22
  407d98:	bl	401fe0 <memcpy@plt>
  407d9c:	mov	w0, #0x2f                  	// #47
  407da0:	strb	w0, [x22, x19]
  407da4:	add	x2, x19, #0x1
  407da8:	strb	wzr, [x22, x2]
  407dac:	add	x3, sp, #0x48
  407db0:	mov	x1, x21
  407db4:	mov	x0, x23
  407db8:	bl	407abc <ferror@plt+0x548c>
  407dbc:	mov	w22, w0
  407dc0:	mov	x0, x21
  407dc4:	bl	402260 <closedir@plt>
  407dc8:	add	x0, sp, #0x48
  407dcc:	bl	40afcc <ferror@plt+0x899c>
  407dd0:	mov	w0, w22
  407dd4:	ldp	x19, x20, [sp, #16]
  407dd8:	ldp	x21, x22, [sp, #32]
  407ddc:	ldr	x23, [sp, #48]
  407de0:	ldp	x29, x30, [sp], #352
  407de4:	ret
  407de8:	bl	402580 <__errno_location@plt>
  407dec:	ldr	w22, [x0]
  407df0:	neg	w22, w22
  407df4:	mov	x2, x20
  407df8:	adrp	x1, 419000 <ferror@plt+0x169d0>
  407dfc:	add	x1, x1, #0x320
  407e00:	mov	w0, #0x3                   	// #3
  407e04:	bl	409dec <ferror@plt+0x77bc>
  407e08:	b	407dc8 <ferror@plt+0x5798>
  407e0c:	mov	x12, #0x3b50                	// #15184
  407e10:	sub	sp, sp, x12
  407e14:	stp	x29, x30, [sp]
  407e18:	mov	x29, sp
  407e1c:	stp	x19, x20, [sp, #16]
  407e20:	stp	x21, x22, [sp, #32]
  407e24:	stp	x23, x24, [sp, #48]
  407e28:	stp	x25, x26, [sp, #64]
  407e2c:	stp	x27, x28, [sp, #80]
  407e30:	mov	w21, w0
  407e34:	mov	x20, x1
  407e38:	str	xzr, [sp, #15176]
  407e3c:	mov	x2, #0x1030                	// #4144
  407e40:	mov	w1, #0x0                   	// #0
  407e44:	add	x0, sp, #0x2, lsl #12
  407e48:	add	x0, x0, #0x990
  407e4c:	bl	4021e0 <memset@plt>
  407e50:	add	x0, sp, #0x2, lsl #12
  407e54:	add	x0, x0, #0x850
  407e58:	stp	xzr, xzr, [x0, #248]
  407e5c:	add	x0, sp, #0x2, lsl #12
  407e60:	add	x0, x0, #0xa50
  407e64:	stp	xzr, xzr, [x0, #-248]
  407e68:	stp	xzr, xzr, [x0, #-232]
  407e6c:	stp	xzr, xzr, [x0, #-216]
  407e70:	str	xzr, [sp, #10632]
  407e74:	mov	x28, #0x0                   	// #0
  407e78:	mov	x27, #0x0                   	// #0
  407e7c:	str	xzr, [sp, #120]
  407e80:	str	xzr, [sp, #128]
  407e84:	str	wzr, [sp, #104]
  407e88:	mov	w26, #0x0                   	// #0
  407e8c:	mov	w25, #0x0                   	// #0
  407e90:	str	xzr, [sp, #112]
  407e94:	adrp	x22, 41a000 <ferror@plt+0x179d0>
  407e98:	add	x22, x22, #0x7b0
  407e9c:	adrp	x24, 41a000 <ferror@plt+0x179d0>
  407ea0:	add	x24, x24, #0xa10
  407ea4:	adrp	x23, 41a000 <ferror@plt+0x179d0>
  407ea8:	add	x23, x23, #0x588
  407eac:	str	wzr, [sp, #328]
  407eb0:	add	x4, sp, #0x148
  407eb4:	mov	x3, x22
  407eb8:	mov	x2, x24
  407ebc:	mov	x1, x20
  407ec0:	mov	w0, w21
  407ec4:	bl	402350 <getopt_long@plt>
  407ec8:	mov	w19, w0
  407ecc:	cmn	w0, #0x1
  407ed0:	b.eq	40810c <ferror@plt+0x5adc>  // b.none
  407ed4:	sub	w0, w0, #0x3f
  407ed8:	cmp	w0, #0x38
  407edc:	b.hi	4080a8 <ferror@plt+0x5a78>  // b.pmore
  407ee0:	ldrh	w0, [x23, w0, uxtw #1]
  407ee4:	adr	x1, 407ef0 <ferror@plt+0x58c0>
  407ee8:	add	x0, x1, w0, sxth #2
  407eec:	br	x0
  407ef0:	mov	w26, #0x1                   	// #1
  407ef4:	b	407eac <ferror@plt+0x587c>
  407ef8:	cbz	x27, 407f04 <ferror@plt+0x58d4>
  407efc:	mov	x0, x27
  407f00:	bl	4023e0 <free@plt>
  407f04:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  407f08:	ldr	x0, [x0, #912]
  407f0c:	bl	40b5c4 <ferror@plt+0x8f94>
  407f10:	mov	x27, x0
  407f14:	b	407eac <ferror@plt+0x587c>
  407f18:	ldr	w0, [sp, #104]
  407f1c:	add	w19, w0, #0x2
  407f20:	sbfiz	x19, x19, #3, #32
  407f24:	mov	x1, x19
  407f28:	mov	x0, x28
  407f2c:	bl	402230 <realloc@plt>
  407f30:	cbz	x0, 407f5c <ferror@plt+0x592c>
  407f34:	add	x19, x0, x19
  407f38:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  407f3c:	ldr	x1, [x1, #912]
  407f40:	stur	x1, [x19, #-16]
  407f44:	ldr	w1, [sp, #104]
  407f48:	add	w1, w1, #0x1
  407f4c:	str	w1, [sp, #104]
  407f50:	stur	xzr, [x19, #-8]
  407f54:	mov	x28, x0
  407f58:	b	407eac <ferror@plt+0x587c>
  407f5c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  407f60:	ldr	x3, [x0, #904]
  407f64:	mov	x2, #0x15                  	// #21
  407f68:	mov	x1, #0x1                   	// #1
  407f6c:	adrp	x0, 419000 <ferror@plt+0x169d0>
  407f70:	add	x0, x0, #0x860
  407f74:	bl	402440 <fwrite@plt>
  407f78:	b	4080bc <ferror@plt+0x5a8c>
  407f7c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  407f80:	ldr	x0, [x0, #912]
  407f84:	str	x0, [sp, #120]
  407f88:	mov	w0, #0x1                   	// #1
  407f8c:	add	x1, sp, #0x3, lsl #12
  407f90:	add	x1, x1, #0x50
  407f94:	strb	w0, [x1, #2385]
  407f98:	b	407eac <ferror@plt+0x587c>
  407f9c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  407fa0:	ldr	x0, [x0, #912]
  407fa4:	str	x0, [sp, #128]
  407fa8:	b	407eac <ferror@plt+0x587c>
  407fac:	mov	w0, #0x1                   	// #1
  407fb0:	add	x1, sp, #0x3, lsl #12
  407fb4:	add	x1, x1, #0x50
  407fb8:	strb	w0, [x1, #2386]
  407fbc:	b	407eac <ferror@plt+0x587c>
  407fc0:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  407fc4:	ldr	w0, [x1, #864]
  407fc8:	add	w0, w0, #0x1
  407fcc:	str	w0, [x1, #864]
  407fd0:	b	407eac <ferror@plt+0x587c>
  407fd4:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  407fd8:	ldr	x0, [x0, #928]
  407fdc:	str	x0, [sp, #112]
  407fe0:	b	407eac <ferror@plt+0x587c>
  407fe4:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  407fe8:	ldr	x0, [x0, #912]
  407fec:	ldrb	w1, [x0, #1]
  407ff0:	cbnz	w1, 408008 <ferror@plt+0x59d8>
  407ff4:	ldrb	w0, [x0]
  407ff8:	add	x1, sp, #0x3, lsl #12
  407ffc:	add	x1, x1, #0x50
  408000:	strb	w0, [x1, #2384]
  408004:	b	407eac <ferror@plt+0x587c>
  408008:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40800c:	add	x1, x1, #0x878
  408010:	mov	w0, #0x2                   	// #2
  408014:	bl	409dec <ferror@plt+0x77bc>
  408018:	b	4080bc <ferror@plt+0x5a8c>
  40801c:	mov	w0, #0x1                   	// #1
  408020:	add	x1, sp, #0x3, lsl #12
  408024:	add	x1, x1, #0x50
  408028:	strb	w0, [x1, #2387]
  40802c:	b	407eac <ferror@plt+0x587c>
  408030:	ldr	w0, [sp, #328]
  408034:	cmp	w0, #0x0
  408038:	b.le	408058 <ferror@plt+0x5a28>
  40803c:	sbfiz	x0, x0, #5, #32
  408040:	ldr	x2, [x22, x0]
  408044:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408048:	add	x1, x1, #0x898
  40804c:	mov	w0, #0x4                   	// #4
  408050:	bl	409dec <ferror@plt+0x77bc>
  408054:	b	407eac <ferror@plt+0x587c>
  408058:	mov	w2, w19
  40805c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408060:	add	x1, x1, #0x8b8
  408064:	mov	w0, #0x4                   	// #4
  408068:	bl	409dec <ferror@plt+0x77bc>
  40806c:	b	407eac <ferror@plt+0x587c>
  408070:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  408074:	ldr	x1, [x0, #936]
  408078:	adrp	x0, 419000 <ferror@plt+0x169d0>
  40807c:	add	x0, x0, #0x8d8
  408080:	bl	402560 <printf@plt>
  408084:	mov	w20, #0x0                   	// #0
  408088:	b	4080cc <ferror@plt+0x5a9c>
  40808c:	adrp	x0, 416000 <ferror@plt+0x139d0>
  408090:	add	x0, x0, #0xf20
  408094:	bl	402310 <puts@plt>
  408098:	adrp	x0, 416000 <ferror@plt+0x139d0>
  40809c:	add	x0, x0, #0xf30
  4080a0:	bl	402310 <puts@plt>
  4080a4:	b	408084 <ferror@plt+0x5a54>
  4080a8:	mov	w2, w19
  4080ac:	adrp	x1, 417000 <ferror@plt+0x149d0>
  4080b0:	add	x1, x1, #0x330
  4080b4:	mov	w0, #0x3                   	// #3
  4080b8:	bl	409dec <ferror@plt+0x77bc>
  4080bc:	add	x0, sp, #0x2, lsl #12
  4080c0:	add	x0, x0, #0x990
  4080c4:	bl	40556c <ferror@plt+0x2f3c>
  4080c8:	mov	w20, #0x1                   	// #1
  4080cc:	mov	x0, x28
  4080d0:	bl	4023e0 <free@plt>
  4080d4:	mov	x0, x27
  4080d8:	bl	4023e0 <free@plt>
  4080dc:	mov	w0, w20
  4080e0:	ldp	x19, x20, [sp, #16]
  4080e4:	ldp	x21, x22, [sp, #32]
  4080e8:	ldp	x23, x24, [sp, #48]
  4080ec:	ldp	x25, x26, [sp, #64]
  4080f0:	ldp	x27, x28, [sp, #80]
  4080f4:	ldp	x29, x30, [sp]
  4080f8:	mov	x12, #0x3b50                	// #15184
  4080fc:	add	sp, sp, x12
  408100:	ret
  408104:	mov	w25, #0x1                   	// #1
  408108:	b	407eac <ferror@plt+0x587c>
  40810c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  408110:	ldr	w0, [x0, #920]
  408114:	cmp	w0, w21
  408118:	b.lt	408398 <ferror@plt+0x5d68>  // b.tstop
  40811c:	add	x0, sp, #0x3, lsl #12
  408120:	add	x0, x0, #0x9c0
  408124:	bl	402590 <uname@plt>
  408128:	tbnz	w0, #31, 4083f4 <ferror@plt+0x5dc4>
  40812c:	add	x0, sp, #0x3, lsl #12
  408130:	add	x0, x0, #0xa42
  408134:	str	x0, [sp, #10640]
  408138:	adrp	x3, 41a000 <ferror@plt+0x179d0>
  40813c:	add	x3, x3, #0xcf0
  408140:	cmp	x27, #0x0
  408144:	ldr	x4, [sp, #10640]
  408148:	csel	x3, x3, x27, eq  // eq = none
  40814c:	adrp	x2, 417000 <ferror@plt+0x149d0>
  408150:	add	x2, x2, #0xb88
  408154:	mov	x1, #0x1000                	// #4096
  408158:	add	x0, sp, #0x2, lsl #12
  40815c:	add	x0, x0, #0x998
  408160:	bl	402150 <snprintf@plt>
  408164:	sxtw	x0, w0
  408168:	str	x0, [sp, #14744]
  40816c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  408170:	ldr	w0, [x0, #920]
  408174:	cmp	w0, w21
  408178:	csinc	w25, w25, wzr, ne  // ne = any
  40817c:	cbz	w26, 408470 <ferror@plt+0x5e40>
  408180:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  408184:	ldr	x0, [x0, #928]
  408188:	ldr	x1, [sp, #112]
  40818c:	cmp	x0, x1
  408190:	b.eq	409b00 <ferror@plt+0x74d0>  // b.none
  408194:	add	x0, sp, #0x2, lsl #12
  408198:	add	x0, x0, #0x998
  40819c:	bl	4020d0 <opendir@plt>
  4081a0:	mov	x23, x0
  4081a4:	cbz	x0, 408418 <ferror@plt+0x5de8>
  4081a8:	bl	402490 <dirfd@plt>
  4081ac:	mov	w4, #0x0                   	// #0
  4081b0:	add	x3, sp, #0xc8
  4081b4:	adrp	x2, 419000 <ferror@plt+0x169d0>
  4081b8:	add	x2, x2, #0xce8
  4081bc:	mov	w1, w0
  4081c0:	mov	w0, #0x0                   	// #0
  4081c4:	bl	402620 <__fxstatat@plt>
  4081c8:	cbnz	w0, 408440 <ferror@plt+0x5e10>
  4081cc:	add	x0, sp, #0x2, lsl #12
  4081d0:	add	x0, x0, #0x998
  4081d4:	bl	402020 <strlen@plt>
  4081d8:	mov	x24, x0
  4081dc:	add	x22, sp, #0x148
  4081e0:	mov	x2, x0
  4081e4:	add	x1, sp, #0x2, lsl #12
  4081e8:	add	x1, x1, #0x998
  4081ec:	mov	x0, x22
  4081f0:	bl	401fe0 <memcpy@plt>
  4081f4:	mov	w0, #0x2f                  	// #47
  4081f8:	strb	w0, [x22, x24]
  4081fc:	add	x2, x24, #0x1
  408200:	strb	wzr, [x22, x2]
  408204:	mov	x3, x22
  408208:	ldr	x1, [sp, #288]
  40820c:	mov	x0, x23
  408210:	bl	40569c <ferror@plt+0x306c>
  408214:	mov	w22, w0
  408218:	mov	x0, x23
  40821c:	bl	402260 <closedir@plt>
  408220:	cmp	w22, #0x1
  408224:	b.eq	409b24 <ferror@plt+0x74f4>  // b.none
  408228:	add	x1, sp, #0x3, lsl #12
  40822c:	add	x1, x1, #0xb48
  408230:	add	x0, sp, #0x2, lsl #12
  408234:	add	x0, x0, #0x998
  408238:	bl	40bcb8 <ferror@plt+0x9688>
  40823c:	mov	x23, x0
  408240:	cbz	x0, 408478 <ferror@plt+0x5e48>
  408244:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  408248:	ldr	w1, [x0, #864]
  40824c:	mov	x0, x23
  408250:	bl	409f14 <ferror@plt+0x78e4>
  408254:	add	x0, sp, #0x2, lsl #12
  408258:	add	x0, x0, #0x990
  40825c:	str	x0, [sp, #10568]
  408260:	str	x23, [sp, #10576]
  408264:	mov	x1, #0x80                  	// #128
  408268:	add	x0, sp, #0x2, lsl #12
  40826c:	add	x0, x0, #0x958
  408270:	bl	40a494 <ferror@plt+0x7e64>
  408274:	mov	x1, #0x0                   	// #0
  408278:	mov	w0, #0x200                 	// #512
  40827c:	bl	40a5d0 <ferror@plt+0x7fa0>
  408280:	str	x0, [sp, #10616]
  408284:	cbz	x0, 408494 <ferror@plt+0x5e64>
  408288:	mov	x1, #0x0                   	// #0
  40828c:	mov	w0, #0x200                 	// #512
  408290:	bl	40a5d0 <ferror@plt+0x7fa0>
  408294:	str	x0, [sp, #10624]
  408298:	cbz	x0, 4084cc <ferror@plt+0x5e9c>
  40829c:	adrp	x1, 405000 <ferror@plt+0x29d0>
  4082a0:	add	x1, x1, #0x5dc
  4082a4:	mov	w0, #0x800                 	// #2048
  4082a8:	bl	40a5d0 <ferror@plt+0x7fa0>
  4082ac:	str	x0, [sp, #10632]
  4082b0:	cbz	x0, 4084e4 <ferror@plt+0x5eb4>
  4082b4:	ldr	x0, [sp, #120]
  4082b8:	cbz	x0, 4085fc <ferror@plt+0x5fcc>
  4082bc:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4082c0:	add	x1, x1, #0xb40
  4082c4:	bl	402190 <fopen@plt>
  4082c8:	str	x0, [sp, #104]
  4082cc:	cbz	x0, 4084fc <ferror@plt+0x5ecc>
  4082d0:	ldr	x2, [sp, #120]
  4082d4:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4082d8:	add	x1, x1, #0xd78
  4082dc:	mov	w0, #0x7                   	// #7
  4082e0:	bl	409dec <ferror@plt+0x77bc>
  4082e4:	mov	w23, #0x0                   	// #0
  4082e8:	adrp	x22, 419000 <ferror@plt+0x169d0>
  4082ec:	add	x22, x22, #0xd90
  4082f0:	adrp	x0, 419000 <ferror@plt+0x169d0>
  4082f4:	add	x0, x0, #0xd98
  4082f8:	str	x0, [sp, #128]
  4082fc:	ldr	x2, [sp, #104]
  408300:	mov	w1, #0x2800                	// #10240
  408304:	add	x0, sp, #0x148
  408308:	bl	4025f0 <fgets@plt>
  40830c:	cbz	x0, 408564 <ferror@plt+0x5f34>
  408310:	add	w23, w23, #0x1
  408314:	mov	x1, x22
  408318:	add	x0, sp, #0x148
  40831c:	bl	402010 <strtok@plt>
  408320:	mov	x24, x0
  408324:	mov	x1, x22
  408328:	mov	x0, #0x0                   	// #0
  40832c:	bl	402010 <strtok@plt>
  408330:	mov	x25, x0
  408334:	mov	x1, x22
  408338:	mov	x0, #0x0                   	// #0
  40833c:	bl	402010 <strtok@plt>
  408340:	cmp	x24, #0x0
  408344:	ccmp	x25, #0x0, #0x4, ne  // ne = any
  408348:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40834c:	b.eq	4082fc <ferror@plt+0x5ccc>  // b.none
  408350:	ldr	x1, [sp, #128]
  408354:	bl	402370 <strcmp@plt>
  408358:	cbnz	w0, 4082fc <ferror@plt+0x5ccc>
  40835c:	mov	w2, #0x10                  	// #16
  408360:	add	x1, sp, #0xc8
  408364:	mov	x0, x24
  408368:	bl	402420 <strtoull@plt>
  40836c:	mov	x3, x0
  408370:	ldr	x0, [sp, #200]
  408374:	ldrb	w0, [x0]
  408378:	cbnz	w0, 408544 <ferror@plt+0x5f14>
  40837c:	mov	x4, #0x0                   	// #0
  408380:	mov	w2, #0x0                   	// #0
  408384:	mov	x1, x25
  408388:	add	x0, sp, #0x2, lsl #12
  40838c:	add	x0, x0, #0x948
  408390:	bl	405a38 <ferror@plt+0x3408>
  408394:	b	4082fc <ferror@plt+0x5ccc>
  408398:	add	x3, sp, #0x148
  40839c:	add	x2, sp, #0xc8
  4083a0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4083a4:	add	x1, x1, #0xcb0
  4083a8:	ldr	x0, [x20, w0, sxtw #3]
  4083ac:	bl	4024f0 <__isoc99_sscanf@plt>
  4083b0:	cmp	w0, #0x2
  4083b4:	b.ne	4083d4 <ferror@plt+0x5da4>  // b.any
  4083b8:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  4083bc:	ldr	w0, [x1, #920]
  4083c0:	ldr	x2, [x20, w0, sxtw #3]
  4083c4:	str	x2, [sp, #10640]
  4083c8:	add	w0, w0, #0x1
  4083cc:	str	w0, [x1, #920]
  4083d0:	b	408138 <ferror@plt+0x5b08>
  4083d4:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4083d8:	ldrsw	x0, [x0, #920]
  4083dc:	ldr	x2, [x20, x0, lsl #3]
  4083e0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4083e4:	add	x1, x1, #0xcb8
  4083e8:	mov	w0, #0x3                   	// #3
  4083ec:	bl	409dec <ferror@plt+0x77bc>
  4083f0:	b	4080bc <ferror@plt+0x5a8c>
  4083f4:	bl	402580 <__errno_location@plt>
  4083f8:	ldr	w0, [x0]
  4083fc:	bl	402270 <strerror@plt>
  408400:	mov	x2, x0
  408404:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408408:	add	x1, x1, #0xcd0
  40840c:	mov	w0, #0x2                   	// #2
  408410:	bl	409dec <ferror@plt+0x77bc>
  408414:	b	4080bc <ferror@plt+0x5a8c>
  408418:	bl	402580 <__errno_location@plt>
  40841c:	ldr	w22, [x0]
  408420:	neg	w22, w22
  408424:	add	x2, sp, #0x2, lsl #12
  408428:	add	x2, x2, #0x998
  40842c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408430:	add	x1, x1, #0x320
  408434:	mov	w0, #0x3                   	// #3
  408438:	bl	409dec <ferror@plt+0x77bc>
  40843c:	b	408220 <ferror@plt+0x5bf0>
  408440:	bl	402580 <__errno_location@plt>
  408444:	ldr	w22, [x0]
  408448:	neg	w22, w22
  40844c:	add	x2, sp, #0x2, lsl #12
  408450:	add	x2, x2, #0x998
  408454:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408458:	add	x1, x1, #0xcf8
  40845c:	mov	w0, #0x3                   	// #3
  408460:	bl	409dec <ferror@plt+0x77bc>
  408464:	mov	x0, x23
  408468:	bl	402260 <closedir@plt>
  40846c:	b	408220 <ferror@plt+0x5bf0>
  408470:	mov	w26, w25
  408474:	b	408228 <ferror@plt+0x5bf8>
  408478:	add	x2, sp, #0x2, lsl #12
  40847c:	add	x2, x2, #0x998
  408480:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408484:	add	x1, x1, #0xd20
  408488:	mov	w0, #0x2                   	// #2
  40848c:	bl	409dec <ferror@plt+0x77bc>
  408490:	b	4080bc <ferror@plt+0x5a8c>
  408494:	bl	402580 <__errno_location@plt>
  408498:	ldr	w22, [x0]
  40849c:	neg	w22, w22
  4084a0:	tbz	w22, #31, 4082b4 <ferror@plt+0x5c84>
  4084a4:	neg	w0, w22
  4084a8:	bl	402270 <strerror@plt>
  4084ac:	mov	x2, x0
  4084b0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4084b4:	add	x1, x1, #0xd48
  4084b8:	mov	w0, #0x2                   	// #2
  4084bc:	bl	409dec <ferror@plt+0x77bc>
  4084c0:	mov	x0, x23
  4084c4:	bl	40c740 <ferror@plt+0xa110>
  4084c8:	b	4080bc <ferror@plt+0x5a8c>
  4084cc:	bl	402580 <__errno_location@plt>
  4084d0:	ldr	w22, [x0]
  4084d4:	neg	w22, w22
  4084d8:	ldr	x0, [sp, #10616]
  4084dc:	bl	40a644 <ferror@plt+0x8014>
  4084e0:	b	4084a0 <ferror@plt+0x5e70>
  4084e4:	bl	402580 <__errno_location@plt>
  4084e8:	ldr	w22, [x0]
  4084ec:	neg	w22, w22
  4084f0:	ldr	x0, [sp, #10624]
  4084f4:	bl	40a644 <ferror@plt+0x8014>
  4084f8:	b	4084d8 <ferror@plt+0x5ea8>
  4084fc:	bl	402580 <__errno_location@plt>
  408500:	ldr	w22, [x0]
  408504:	ldr	x2, [sp, #120]
  408508:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40850c:	add	x1, x1, #0xd60
  408510:	mov	w0, #0x7                   	// #7
  408514:	bl	409dec <ferror@plt+0x77bc>
  408518:	cmp	w22, #0x0
  40851c:	b.le	40858c <ferror@plt+0x5f5c>
  408520:	mov	w0, w22
  408524:	bl	402270 <strerror@plt>
  408528:	mov	x3, x0
  40852c:	ldr	x2, [sp, #120]
  408530:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408534:	add	x1, x1, #0xde0
  408538:	mov	w0, #0x2                   	// #2
  40853c:	bl	409dec <ferror@plt+0x77bc>
  408540:	b	4080bc <ferror@plt+0x5a8c>
  408544:	mov	x4, x24
  408548:	mov	w3, w23
  40854c:	ldr	x2, [sp, #120]
  408550:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408554:	add	x1, x1, #0xda0
  408558:	mov	w0, #0x3                   	// #3
  40855c:	bl	409dec <ferror@plt+0x77bc>
  408560:	b	4082fc <ferror@plt+0x5ccc>
  408564:	add	x0, sp, #0x2, lsl #12
  408568:	add	x0, x0, #0x948
  40856c:	bl	405b68 <ferror@plt+0x3538>
  408570:	ldr	x2, [sp, #120]
  408574:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408578:	add	x1, x1, #0xdc8
  40857c:	mov	w0, #0x7                   	// #7
  408580:	bl	409dec <ferror@plt+0x77bc>
  408584:	ldr	x0, [sp, #104]
  408588:	bl	402160 <fclose@plt>
  40858c:	cbnz	w26, 4087b4 <ferror@plt+0x6184>
  408590:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  408594:	ldr	w0, [x0, #920]
  408598:	cmp	w21, w0
  40859c:	b.le	408d50 <ferror@plt+0x6720>
  4085a0:	sxtw	x22, w0
  4085a4:	mvn	w0, w0
  4085a8:	add	w21, w0, w21
  4085ac:	add	x23, x22, #0x1
  4085b0:	add	x23, x21, x23
  4085b4:	ldr	x21, [x20, x22, lsl #3]
  4085b8:	ldrb	w0, [x21]
  4085bc:	cmp	w0, #0x2f
  4085c0:	b.ne	408dc8 <ferror@plt+0x6798>  // b.any
  4085c4:	add	x2, sp, #0x148
  4085c8:	mov	x1, x21
  4085cc:	ldr	x0, [sp, #10576]
  4085d0:	bl	4101a8 <ferror@plt+0xdb78>
  4085d4:	tbnz	w0, #31, 408dec <ferror@plt+0x67bc>
  4085d8:	ldr	x1, [sp, #328]
  4085dc:	add	x0, sp, #0x2, lsl #12
  4085e0:	add	x0, x0, #0x948
  4085e4:	bl	4061ec <ferror@plt+0x3bbc>
  4085e8:	tbnz	w0, #31, 408e10 <ferror@plt+0x67e0>
  4085ec:	add	x22, x22, #0x1
  4085f0:	cmp	x23, x22
  4085f4:	b.ne	4085b4 <ferror@plt+0x5f84>  // b.any
  4085f8:	b	408d50 <ferror@plt+0x6720>
  4085fc:	ldr	x2, [sp, #128]
  408600:	cbz	x2, 408784 <ferror@plt+0x6154>
  408604:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  408608:	add	x0, x0, #0x570
  40860c:	ldr	x1, [x0]
  408610:	str	x1, [sp, #200]
  408614:	ldur	w0, [x0, #7]
  408618:	stur	w0, [sp, #207]
  40861c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408620:	add	x1, x1, #0xb40
  408624:	mov	x0, x2
  408628:	bl	402190 <fopen@plt>
  40862c:	mov	x24, x0
  408630:	cbz	x0, 408658 <ferror@plt+0x6028>
  408634:	ldr	x2, [sp, #128]
  408638:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40863c:	add	x1, x1, #0xe18
  408640:	mov	w0, #0x7                   	// #7
  408644:	bl	409dec <ferror@plt+0x77bc>
  408648:	mov	w23, #0x0                   	// #0
  40864c:	adrp	x25, 419000 <ferror@plt+0x169d0>
  408650:	add	x25, x25, #0xe30
  408654:	b	4086bc <ferror@plt+0x608c>
  408658:	bl	402580 <__errno_location@plt>
  40865c:	ldr	w22, [x0]
  408660:	ldr	x2, [sp, #128]
  408664:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408668:	add	x1, x1, #0xdf8
  40866c:	mov	w0, #0x7                   	// #7
  408670:	bl	409dec <ferror@plt+0x77bc>
  408674:	cmp	w22, #0x0
  408678:	b.le	40858c <ferror@plt+0x5f5c>
  40867c:	mov	w0, w22
  408680:	bl	402270 <strerror@plt>
  408684:	mov	x3, x0
  408688:	ldr	x2, [sp, #128]
  40868c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408690:	add	x1, x1, #0xde0
  408694:	mov	w0, #0x2                   	// #2
  408698:	bl	409dec <ferror@plt+0x77bc>
  40869c:	b	4080bc <ferror@plt+0x5a8c>
  4086a0:	mov	x4, #0x0                   	// #0
  4086a4:	mov	x3, #0x0                   	// #0
  4086a8:	mov	w2, #0x1                   	// #1
  4086ac:	add	x1, x22, #0xa
  4086b0:	add	x0, sp, #0x2, lsl #12
  4086b4:	add	x0, x0, #0x948
  4086b8:	bl	405a38 <ferror@plt+0x3408>
  4086bc:	mov	x2, x24
  4086c0:	mov	w1, #0x2800                	// #10240
  4086c4:	add	x0, sp, #0x148
  4086c8:	bl	4025f0 <fgets@plt>
  4086cc:	cbz	x0, 408758 <ferror@plt+0x6128>
  4086d0:	add	w23, w23, #0x1
  4086d4:	mov	w1, #0x20                  	// #32
  4086d8:	add	x0, sp, #0x148
  4086dc:	bl	402410 <strchr@plt>
  4086e0:	cbz	x0, 40873c <ferror@plt+0x610c>
  4086e4:	mov	w1, #0x20                  	// #32
  4086e8:	add	x0, x0, #0x1
  4086ec:	bl	402410 <strchr@plt>
  4086f0:	cbz	x0, 40873c <ferror@plt+0x610c>
  4086f4:	ldr	x1, [sp, #10568]
  4086f8:	add	x1, x1, #0x1, lsl #12
  4086fc:	ldrb	w2, [x0, #1]
  408700:	ldrb	w1, [x1, #16]
  408704:	cmp	w2, w1
  408708:	cinc	x22, x0, eq  // eq = none
  40870c:	add	x22, x22, #0x1
  408710:	mov	x2, #0xa                   	// #10
  408714:	add	x1, sp, #0xc8
  408718:	mov	x0, x22
  40871c:	bl	4021c0 <strncmp@plt>
  408720:	cbnz	w0, 4086bc <ferror@plt+0x608c>
  408724:	mov	w1, #0xa                   	// #10
  408728:	mov	x0, x22
  40872c:	bl	402410 <strchr@plt>
  408730:	cbz	x0, 4086a0 <ferror@plt+0x6070>
  408734:	strb	wzr, [x0]
  408738:	b	4086a0 <ferror@plt+0x6070>
  40873c:	add	x4, sp, #0x148
  408740:	mov	w3, w23
  408744:	ldr	x2, [sp, #128]
  408748:	mov	x1, x25
  40874c:	mov	w0, #0x3                   	// #3
  408750:	bl	409dec <ferror@plt+0x77bc>
  408754:	b	4086bc <ferror@plt+0x608c>
  408758:	add	x0, sp, #0x2, lsl #12
  40875c:	add	x0, x0, #0x948
  408760:	bl	405b68 <ferror@plt+0x3538>
  408764:	ldr	x2, [sp, #128]
  408768:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40876c:	add	x1, x1, #0xe50
  408770:	mov	w0, #0x7                   	// #7
  408774:	bl	409dec <ferror@plt+0x77bc>
  408778:	mov	x0, x24
  40877c:	bl	402160 <fclose@plt>
  408780:	b	40858c <ferror@plt+0x5f5c>
  408784:	add	x0, sp, #0x3, lsl #12
  408788:	add	x0, x0, #0x50
  40878c:	ldrb	w0, [x0, #2386]
  408790:	cbz	w0, 40858c <ferror@plt+0x5f5c>
  408794:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408798:	add	x1, x1, #0xe68
  40879c:	mov	w0, #0x4                   	// #4
  4087a0:	bl	409dec <ferror@plt+0x77bc>
  4087a4:	add	x0, sp, #0x3, lsl #12
  4087a8:	add	x0, x0, #0x50
  4087ac:	strb	wzr, [x0, #2386]
  4087b0:	b	40858c <ferror@plt+0x5f5c>
  4087b4:	str	xzr, [sp, #184]
  4087b8:	str	xzr, [sp, #192]
  4087bc:	adrp	x24, 431000 <ferror@plt+0x2e9d0>
  4087c0:	add	x24, x24, #0x340
  4087c4:	cmp	x28, #0x0
  4087c8:	csel	x24, x24, x28, eq  // eq = none
  4087cc:	ldr	x21, [x24]
  4087d0:	cbz	x21, 408d04 <ferror@plt+0x66d4>
  4087d4:	add	x24, x24, #0x8
  4087d8:	adrp	x25, 419000 <ferror@plt+0x169d0>
  4087dc:	add	x25, x25, #0xec0
  4087e0:	b	408914 <ferror@plt+0x62e4>
  4087e4:	mov	x2, x21
  4087e8:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4087ec:	add	x1, x1, #0xe80
  4087f0:	mov	w0, #0x7                   	// #7
  4087f4:	bl	409dec <ferror@plt+0x77bc>
  4087f8:	b	40890c <ferror@plt+0x62dc>
  4087fc:	mov	x0, x21
  408800:	bl	4020d0 <opendir@plt>
  408804:	mov	x22, x0
  408808:	cbz	x0, 408820 <ferror@plt+0x61f0>
  40880c:	bl	402220 <readdir@plt>
  408810:	cbz	x0, 4088f0 <ferror@plt+0x62c0>
  408814:	adrp	x23, 419000 <ferror@plt+0x169d0>
  408818:	add	x23, x23, #0xeb8
  40881c:	b	408888 <ferror@plt+0x6258>
  408820:	mov	x2, x21
  408824:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408828:	add	x1, x1, #0xea0
  40882c:	mov	w0, #0x3                   	// #3
  408830:	bl	409dec <ferror@plt+0x77bc>
  408834:	b	40890c <ferror@plt+0x62dc>
  408838:	mov	x0, x22
  40883c:	bl	402490 <dirfd@plt>
  408840:	mov	w4, #0x0                   	// #0
  408844:	add	x3, sp, #0x148
  408848:	mov	x2, x20
  40884c:	mov	w1, w0
  408850:	mov	w0, #0x0                   	// #0
  408854:	bl	402620 <__fxstatat@plt>
  408858:	ldr	w0, [sp, #344]
  40885c:	and	w0, w0, #0xf000
  408860:	cmp	w0, #0x4, lsl #12
  408864:	b.eq	4088d4 <ferror@plt+0x62a4>  // b.none
  408868:	mov	x3, x20
  40886c:	mov	x2, x21
  408870:	add	x1, sp, #0xb8
  408874:	add	x0, sp, #0xc0
  408878:	bl	405bec <ferror@plt+0x35bc>
  40887c:	mov	x0, x22
  408880:	bl	402220 <readdir@plt>
  408884:	cbz	x0, 4088f0 <ferror@plt+0x62c0>
  408888:	add	x20, x0, #0x13
  40888c:	ldrb	w0, [x0, #19]
  408890:	cmp	w0, #0x2e
  408894:	b.eq	40887c <ferror@plt+0x624c>  // b.none
  408898:	mov	x0, x20
  40889c:	bl	402020 <strlen@plt>
  4088a0:	cmp	x0, #0x5
  4088a4:	b.ls	4088bc <ferror@plt+0x628c>  // b.plast
  4088a8:	sub	x0, x0, #0x5
  4088ac:	mov	x1, x23
  4088b0:	add	x0, x20, x0
  4088b4:	bl	402370 <strcmp@plt>
  4088b8:	cbz	w0, 408838 <ferror@plt+0x6208>
  4088bc:	mov	x3, x20
  4088c0:	mov	x2, x21
  4088c4:	mov	x1, x25
  4088c8:	mov	w0, #0x6                   	// #6
  4088cc:	bl	409dec <ferror@plt+0x77bc>
  4088d0:	b	40887c <ferror@plt+0x624c>
  4088d4:	mov	x3, x20
  4088d8:	mov	x2, x21
  4088dc:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4088e0:	add	x1, x1, #0xee8
  4088e4:	mov	w0, #0x3                   	// #3
  4088e8:	bl	409dec <ferror@plt+0x77bc>
  4088ec:	b	40887c <ferror@plt+0x624c>
  4088f0:	mov	x0, x22
  4088f4:	bl	402260 <closedir@plt>
  4088f8:	mov	x2, x21
  4088fc:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408900:	add	x1, x1, #0xf28
  408904:	mov	w0, #0x7                   	// #7
  408908:	bl	409dec <ferror@plt+0x77bc>
  40890c:	ldr	x21, [x24], #8
  408910:	cbz	x21, 408950 <ferror@plt+0x6320>
  408914:	add	x2, sp, #0xc8
  408918:	mov	x1, x21
  40891c:	mov	w0, #0x0                   	// #0
  408920:	bl	4025b0 <__xstat@plt>
  408924:	cbnz	w0, 4087e4 <ferror@plt+0x61b4>
  408928:	ldr	w0, [sp, #216]
  40892c:	and	w0, w0, #0xf000
  408930:	cmp	w0, #0x4, lsl #12
  408934:	b.eq	4087fc <ferror@plt+0x61cc>  // b.none
  408938:	mov	x3, #0x0                   	// #0
  40893c:	mov	x2, x21
  408940:	add	x1, sp, #0xb8
  408944:	add	x0, sp, #0xc0
  408948:	bl	405bec <ferror@plt+0x35bc>
  40894c:	b	40890c <ferror@plt+0x62dc>
  408950:	ldr	x0, [sp, #184]
  408954:	cbz	x0, 408d04 <ferror@plt+0x66d4>
  408958:	mov	x24, #0x0                   	// #0
  40895c:	b	408cc0 <ferror@plt+0x6690>
  408960:	add	x21, x23, #0xf68
  408964:	add	x2, sp, #0x148
  408968:	mov	x1, x21
  40896c:	mov	x0, #0x0                   	// #0
  408970:	bl	402180 <strtok_r@plt>
  408974:	mov	x1, x0
  408978:	cbz	x0, 408a0c <ferror@plt+0x63dc>
  40897c:	add	x0, sp, #0x2, lsl #12
  408980:	add	x0, x0, #0x990
  408984:	bl	405948 <ferror@plt+0x3318>
  408988:	b	408964 <ferror@plt+0x6334>
  40898c:	add	x2, sp, #0x148
  408990:	adrp	x0, 419000 <ferror@plt+0x169d0>
  408994:	add	x1, x0, #0xf68
  408998:	mov	x0, #0x0                   	// #0
  40899c:	bl	402180 <strtok_r@plt>
  4089a0:	str	x0, [sp, #104]
  4089a4:	add	x1, sp, #0x148
  4089a8:	mov	x2, x1
  4089ac:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4089b0:	add	x1, x1, #0xf68
  4089b4:	mov	x0, #0x0                   	// #0
  4089b8:	bl	402180 <strtok_r@plt>
  4089bc:	str	x0, [sp, #120]
  4089c0:	add	x2, sp, #0x148
  4089c4:	adrp	x3, 419000 <ferror@plt+0x169d0>
  4089c8:	add	x1, x3, #0xf68
  4089cc:	mov	x0, #0x0                   	// #0
  4089d0:	bl	402180 <strtok_r@plt>
  4089d4:	str	x0, [sp, #128]
  4089d8:	ldr	x2, [sp, #104]
  4089dc:	cmp	x2, #0x0
  4089e0:	ldr	x1, [sp, #120]
  4089e4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4089e8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4089ec:	b.ne	408ad0 <ferror@plt+0x64a0>  // b.any
  4089f0:	mov	x4, x21
  4089f4:	ldr	w3, [sp, #200]
  4089f8:	mov	x2, x25
  4089fc:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408a00:	add	x1, x1, #0x98
  408a04:	mov	w0, #0x3                   	// #3
  408a08:	bl	409dec <ferror@plt+0x77bc>
  408a0c:	mov	x0, x20
  408a10:	bl	4023e0 <free@plt>
  408a14:	add	x1, sp, #0xc8
  408a18:	mov	x0, x22
  408a1c:	bl	40b450 <ferror@plt+0x8e20>
  408a20:	mov	x20, x0
  408a24:	cbz	x0, 408ca0 <ferror@plt+0x6670>
  408a28:	ldrb	w0, [x20]
  408a2c:	cmp	w0, #0x23
  408a30:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  408a34:	b.eq	408a0c <ferror@plt+0x63dc>  // b.none
  408a38:	add	x2, sp, #0x148
  408a3c:	add	x1, x23, #0xf68
  408a40:	mov	x0, x20
  408a44:	bl	402180 <strtok_r@plt>
  408a48:	mov	x21, x0
  408a4c:	cbz	x0, 408a0c <ferror@plt+0x63dc>
  408a50:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408a54:	add	x1, x1, #0xf70
  408a58:	bl	402370 <strcmp@plt>
  408a5c:	cbz	w0, 408960 <ferror@plt+0x6330>
  408a60:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408a64:	add	x1, x1, #0xf78
  408a68:	mov	x0, x21
  408a6c:	bl	402370 <strcmp@plt>
  408a70:	cbz	w0, 40898c <ferror@plt+0x635c>
  408a74:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408a78:	add	x1, x1, #0x6c8
  408a7c:	mov	x0, x21
  408a80:	bl	402370 <strcmp@plt>
  408a84:	cbz	w0, 408bc4 <ferror@plt+0x6594>
  408a88:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408a8c:	add	x1, x1, #0x58
  408a90:	mov	x0, x21
  408a94:	bl	402370 <strcmp@plt>
  408a98:	cbz	w0, 408ab0 <ferror@plt+0x6480>
  408a9c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408aa0:	add	x1, x1, #0x60
  408aa4:	mov	x0, x21
  408aa8:	bl	402370 <strcmp@plt>
  408aac:	cbnz	w0, 4089f0 <ferror@plt+0x63c0>
  408ab0:	mov	x4, x21
  408ab4:	ldr	w3, [sp, #200]
  408ab8:	mov	x2, x25
  408abc:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408ac0:	add	x1, x1, #0x70
  408ac4:	mov	w0, #0x6                   	// #6
  408ac8:	bl	409dec <ferror@plt+0x77bc>
  408acc:	b	408a0c <ferror@plt+0x63dc>
  408ad0:	add	x0, sp, #0x2, lsl #12
  408ad4:	add	x0, x0, #0x990
  408ad8:	bl	405dd8 <ferror@plt+0x37a8>
  408adc:	cbz	w0, 408b90 <ferror@plt+0x6560>
  408ae0:	ldr	x0, [sp, #104]
  408ae4:	bl	402020 <strlen@plt>
  408ae8:	str	x0, [sp, #136]
  408aec:	ldr	x0, [sp, #128]
  408af0:	bl	402020 <strlen@plt>
  408af4:	mov	x21, x0
  408af8:	ldr	x0, [sp, #136]
  408afc:	add	x0, x0, x21
  408b00:	add	x0, x0, #0x12
  408b04:	bl	4021a0 <malloc@plt>
  408b08:	str	x0, [sp, #120]
  408b0c:	cbz	x0, 408bb0 <ferror@plt+0x6580>
  408b10:	ldr	x1, [sp, #120]
  408b14:	add	x0, x1, #0x10
  408b18:	mov	x2, x21
  408b1c:	ldr	x1, [sp, #128]
  408b20:	str	x0, [sp, #128]
  408b24:	bl	401fe0 <memcpy@plt>
  408b28:	ldr	x1, [sp, #120]
  408b2c:	add	x0, x1, x21
  408b30:	mov	w1, #0x2f                  	// #47
  408b34:	strb	w1, [x0, #16]
  408b38:	add	x21, x21, #0x1
  408b3c:	ldr	x2, [sp, #136]
  408b40:	ldr	x1, [sp, #104]
  408b44:	ldr	x0, [sp, #128]
  408b48:	add	x0, x0, x21
  408b4c:	bl	401fe0 <memcpy@plt>
  408b50:	ldr	x3, [sp, #136]
  408b54:	add	x21, x3, x21
  408b58:	ldr	x1, [sp, #120]
  408b5c:	add	x0, x1, x21
  408b60:	strb	wzr, [x0, #16]
  408b64:	str	x21, [x1, #8]
  408b68:	ldr	x2, [sp, #128]
  408b6c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408b70:	add	x1, x1, #0xfd8
  408b74:	mov	w0, #0x7                   	// #7
  408b78:	bl	409dec <ferror@plt+0x77bc>
  408b7c:	ldr	x0, [sp, #14760]
  408b80:	ldr	x1, [sp, #120]
  408b84:	str	x0, [x1]
  408b88:	str	x1, [sp, #14760]
  408b8c:	b	408a0c <ferror@plt+0x63dc>
  408b90:	ldr	x4, [sp, #120]
  408b94:	ldr	w3, [sp, #200]
  408b98:	mov	x2, x25
  408b9c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408ba0:	add	x1, x1, #0xf88
  408ba4:	mov	w0, #0x6                   	// #6
  408ba8:	bl	409dec <ferror@plt+0x77bc>
  408bac:	b	408a0c <ferror@plt+0x63dc>
  408bb0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408bb4:	add	x1, x1, #0xfb8
  408bb8:	mov	w0, #0x3                   	// #3
  408bbc:	bl	409dec <ferror@plt+0x77bc>
  408bc0:	b	408a0c <ferror@plt+0x63dc>
  408bc4:	add	x2, sp, #0x148
  408bc8:	adrp	x0, 419000 <ferror@plt+0x169d0>
  408bcc:	add	x1, x0, #0xf68
  408bd0:	mov	x0, #0x0                   	// #0
  408bd4:	bl	402180 <strtok_r@plt>
  408bd8:	str	x0, [sp, #104]
  408bdc:	add	x2, sp, #0x148
  408be0:	adrp	x3, 419000 <ferror@plt+0x169d0>
  408be4:	add	x1, x3, #0xf68
  408be8:	mov	x0, #0x0                   	// #0
  408bec:	bl	402180 <strtok_r@plt>
  408bf0:	str	x0, [sp, #120]
  408bf4:	ldr	x1, [sp, #104]
  408bf8:	cmp	x1, #0x0
  408bfc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  408c00:	b.eq	4089f0 <ferror@plt+0x63c0>  // b.none
  408c04:	add	x0, sp, #0x2, lsl #12
  408c08:	add	x0, x0, #0x990
  408c0c:	bl	405dd8 <ferror@plt+0x37a8>
  408c10:	cbz	w0, 408c6c <ferror@plt+0x663c>
  408c14:	ldr	x0, [sp, #120]
  408c18:	bl	402020 <strlen@plt>
  408c1c:	str	x0, [sp, #104]
  408c20:	add	x0, x0, #0x11
  408c24:	bl	4021a0 <malloc@plt>
  408c28:	mov	x21, x0
  408c2c:	cbz	x0, 408c8c <ferror@plt+0x665c>
  408c30:	add	x0, x0, #0x10
  408c34:	ldr	x1, [sp, #120]
  408c38:	str	x0, [sp, #120]
  408c3c:	bl	402480 <strcpy@plt>
  408c40:	ldr	x1, [sp, #104]
  408c44:	str	x1, [x21, #8]
  408c48:	ldr	x2, [sp, #120]
  408c4c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408c50:	add	x1, x1, #0x40
  408c54:	mov	w0, #0x7                   	// #7
  408c58:	bl	409dec <ferror@plt+0x77bc>
  408c5c:	ldr	x0, [sp, #14776]
  408c60:	str	x0, [x21]
  408c64:	str	x21, [sp, #14776]
  408c68:	b	408a0c <ferror@plt+0x63dc>
  408c6c:	ldr	x4, [sp, #104]
  408c70:	ldr	w3, [sp, #200]
  408c74:	mov	x2, x25
  408c78:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408c7c:	add	x1, x1, #0xff0
  408c80:	mov	w0, #0x6                   	// #6
  408c84:	bl	409dec <ferror@plt+0x77bc>
  408c88:	b	408a0c <ferror@plt+0x63dc>
  408c8c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408c90:	add	x1, x1, #0x20
  408c94:	mov	w0, #0x3                   	// #3
  408c98:	bl	409dec <ferror@plt+0x77bc>
  408c9c:	b	408a0c <ferror@plt+0x63dc>
  408ca0:	mov	x0, x22
  408ca4:	bl	402160 <fclose@plt>
  408ca8:	mov	x0, x26
  408cac:	bl	4023e0 <free@plt>
  408cb0:	add	x24, x24, #0x1
  408cb4:	ldr	x0, [sp, #184]
  408cb8:	cmp	x24, x0
  408cbc:	b.cs	408d04 <ferror@plt+0x66d4>  // b.hs, b.nlast
  408cc0:	ldr	x0, [sp, #192]
  408cc4:	ldr	x26, [x0, x24, lsl #3]
  408cc8:	add	x25, x26, #0x18
  408ccc:	str	wzr, [sp, #200]
  408cd0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408cd4:	add	x1, x1, #0xb40
  408cd8:	mov	x0, x25
  408cdc:	bl	402190 <fopen@plt>
  408ce0:	mov	x22, x0
  408ce4:	adrp	x23, 419000 <ferror@plt+0x169d0>
  408ce8:	cbnz	x0, 408a14 <ferror@plt+0x63e4>
  408cec:	mov	x2, x25
  408cf0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408cf4:	add	x1, x1, #0xf50
  408cf8:	mov	w0, #0x3                   	// #3
  408cfc:	bl	409dec <ferror@plt+0x77bc>
  408d00:	b	408ca8 <ferror@plt+0x6678>
  408d04:	ldr	x0, [sp, #192]
  408d08:	bl	4023e0 <free@plt>
  408d0c:	ldr	x0, [sp, #14768]
  408d10:	cbz	x0, 408db0 <ferror@plt+0x6780>
  408d14:	ldr	x1, [sp, #10568]
  408d18:	add	x1, x1, #0x8
  408d1c:	add	x0, sp, #0x2, lsl #12
  408d20:	add	x0, x0, #0x948
  408d24:	bl	407d28 <ferror@plt+0x56f8>
  408d28:	tbnz	w0, #31, 409bf4 <ferror@plt+0x75c4>
  408d2c:	ldr	x0, [sp, #10568]
  408d30:	ldr	x20, [x0, #4136]
  408d34:	cbz	x20, 408d50 <ferror@plt+0x6720>
  408d38:	add	x1, x20, #0x10
  408d3c:	add	x0, sp, #0x2, lsl #12
  408d40:	add	x0, x0, #0x948
  408d44:	bl	407d28 <ferror@plt+0x56f8>
  408d48:	ldr	x20, [x20]
  408d4c:	cbnz	x20, 408d38 <ferror@plt+0x6708>
  408d50:	add	x1, sp, #0x148
  408d54:	ldr	x0, [sp, #10624]
  408d58:	bl	40ae64 <ferror@plt+0x8834>
  408d5c:	add	x2, sp, #0xc8
  408d60:	mov	x1, #0x0                   	// #0
  408d64:	add	x0, sp, #0x148
  408d68:	bl	40ae78 <ferror@plt+0x8848>
  408d6c:	and	w0, w0, #0xff
  408d70:	cbz	w0, 409b68 <ferror@plt+0x7538>
  408d74:	ldr	x1, [sp, #200]
  408d78:	ldr	x0, [sp, #10592]
  408d7c:	strh	w0, [x1, #104]
  408d80:	add	x0, sp, #0x2, lsl #12
  408d84:	add	x0, x0, #0x958
  408d88:	bl	40a4d4 <ferror@plt+0x7ea4>
  408d8c:	tbz	w0, #31, 408d5c <ferror@plt+0x672c>
  408d90:	neg	w0, w0
  408d94:	bl	402270 <strerror@plt>
  408d98:	mov	x2, x0
  408d9c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408da0:	add	x1, x1, #0x528
  408da4:	mov	w0, #0x2                   	// #2
  408da8:	bl	409dec <ferror@plt+0x77bc>
  408dac:	b	408ddc <ferror@plt+0x67ac>
  408db0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408db4:	add	x1, x1, #0xc8
  408db8:	add	x0, sp, #0x2, lsl #12
  408dbc:	add	x0, x0, #0x990
  408dc0:	bl	405948 <ferror@plt+0x3318>
  408dc4:	b	408d14 <ferror@plt+0x66e4>
  408dc8:	mov	x2, x21
  408dcc:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408dd0:	add	x1, x1, #0xd0
  408dd4:	mov	w0, #0x2                   	// #2
  408dd8:	bl	409dec <ferror@plt+0x77bc>
  408ddc:	add	x0, sp, #0x2, lsl #12
  408de0:	add	x0, x0, #0x948
  408de4:	bl	405ecc <ferror@plt+0x389c>
  408de8:	b	4080bc <ferror@plt+0x5a8c>
  408dec:	neg	w0, w0
  408df0:	bl	402270 <strerror@plt>
  408df4:	mov	x3, x0
  408df8:	mov	x2, x21
  408dfc:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408e00:	add	x1, x1, #0x800
  408e04:	mov	w0, #0x2                   	// #2
  408e08:	bl	409dec <ferror@plt+0x77bc>
  408e0c:	b	408ddc <ferror@plt+0x67ac>
  408e10:	neg	w0, w0
  408e14:	bl	402270 <strerror@plt>
  408e18:	mov	x3, x0
  408e1c:	mov	x2, x21
  408e20:	adrp	x1, 419000 <ferror@plt+0x169d0>
  408e24:	add	x1, x1, #0x820
  408e28:	mov	w0, #0x2                   	// #2
  408e2c:	bl	409dec <ferror@plt+0x77bc>
  408e30:	ldr	x0, [sp, #328]
  408e34:	bl	4106e4 <ferror@plt+0xe0b4>
  408e38:	b	408ddc <ferror@plt+0x67ac>
  408e3c:	mov	w2, #0x0                   	// #0
  408e40:	mov	x1, #0x0                   	// #0
  408e44:	mov	x0, x21
  408e48:	bl	4022e0 <fseek@plt>
  408e4c:	neg	w20, w20
  408e50:	mov	w22, #0x1000                	// #4096
  408e54:	add	x23, sp, #0x147
  408e58:	b	408e64 <ferror@plt+0x6834>
  408e5c:	str	w20, [x0, #96]
  408e60:	add	w20, w20, #0x1
  408e64:	mov	x2, x21
  408e68:	mov	w1, w22
  408e6c:	add	x0, sp, #0x148
  408e70:	bl	4025f0 <fgets@plt>
  408e74:	cbz	x0, 408e9c <ferror@plt+0x686c>
  408e78:	add	x0, sp, #0x148
  408e7c:	bl	402020 <strlen@plt>
  408e80:	cbz	x0, 408e60 <ferror@plt+0x6830>
  408e84:	strb	wzr, [x23, x0]
  408e88:	add	x1, sp, #0x148
  408e8c:	ldr	x0, [sp, #10616]
  408e90:	bl	40aacc <ferror@plt+0x849c>
  408e94:	cbnz	x0, 408e5c <ferror@plt+0x682c>
  408e98:	b	408e60 <ferror@plt+0x6830>
  408e9c:	adrp	x1, 405000 <ferror@plt+0x29d0>
  408ea0:	add	x1, x1, #0x380
  408ea4:	add	x0, sp, #0x2, lsl #12
  408ea8:	add	x0, x0, #0x958
  408eac:	bl	40a5ac <ferror@plt+0x7f7c>
  408eb0:	ldr	x2, [sp, #10592]
  408eb4:	cbz	x2, 408edc <ferror@plt+0x68ac>
  408eb8:	ldr	x3, [sp, #10584]
  408ebc:	mov	w0, #0x0                   	// #0
  408ec0:	mov	x1, #0x0                   	// #0
  408ec4:	ldr	x1, [x3, x1, lsl #3]
  408ec8:	strh	w0, [x1, #104]
  408ecc:	add	w0, w0, #0x1
  408ed0:	mov	w1, w0
  408ed4:	cmp	x2, w0, uxtw
  408ed8:	b.hi	408ec4 <ferror@plt+0x6894>  // b.pmore
  408edc:	mov	x0, x21
  408ee0:	bl	402160 <fclose@plt>
  408ee4:	ldr	x2, [sp, #10592]
  408ee8:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408eec:	add	x1, x1, #0x120
  408ef0:	mov	w0, #0x7                   	// #7
  408ef4:	bl	409dec <ferror@plt+0x77bc>
  408ef8:	ldr	x23, [sp, #10584]
  408efc:	ldr	x24, [sp, #10592]
  408f00:	add	x24, x23, x24, lsl #3
  408f04:	cmp	x23, x24
  408f08:	b.cs	408ff8 <ferror@plt+0x69c8>  // b.hs, b.nlast
  408f0c:	adrp	x25, 41a000 <ferror@plt+0x179d0>
  408f10:	add	x25, x25, #0x160
  408f14:	b	408f94 <ferror@plt+0x6964>
  408f18:	cmn	w0, #0x2
  408f1c:	b.eq	408f44 <ferror@plt+0x6914>  // b.none
  408f20:	ldr	x20, [x22, #8]
  408f24:	neg	w0, w0
  408f28:	bl	402270 <strerror@plt>
  408f2c:	mov	x3, x0
  408f30:	mov	x2, x20
  408f34:	mov	x1, x25
  408f38:	mov	w0, #0x3                   	// #3
  408f3c:	bl	409dec <ferror@plt+0x77bc>
  408f40:	b	408f64 <ferror@plt+0x6934>
  408f44:	ldr	x2, [x22, #8]
  408f48:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  408f4c:	add	x1, x1, #0x140
  408f50:	mov	w0, #0x7                   	// #7
  408f54:	bl	409dec <ferror@plt+0x77bc>
  408f58:	b	408f64 <ferror@plt+0x6934>
  408f5c:	ldr	x0, [sp, #328]
  408f60:	bl	412c74 <ferror@plt+0x10644>
  408f64:	mov	x1, x22
  408f68:	ldr	x0, [x1], #32
  408f6c:	bl	4127d4 <ferror@plt+0x101a4>
  408f70:	mov	x1, x22
  408f74:	ldr	x0, [x1], #40
  408f78:	bl	412ebc <ferror@plt+0x1088c>
  408f7c:	ldr	x0, [x22]
  408f80:	bl	4106e4 <ferror@plt+0xe0b4>
  408f84:	str	xzr, [x22]
  408f88:	add	x23, x23, #0x8
  408f8c:	cmp	x24, x23
  408f90:	b.ls	408ff8 <ferror@plt+0x69c8>  // b.plast
  408f94:	ldr	x22, [x23]
  408f98:	str	xzr, [sp, #328]
  408f9c:	add	x1, sp, #0x148
  408fa0:	ldr	x0, [x22]
  408fa4:	bl	412cac <ferror@plt+0x1067c>
  408fa8:	tbnz	w0, #31, 408f18 <ferror@plt+0x68e8>
  408fac:	ldr	x20, [sp, #328]
  408fb0:	cbz	x20, 408f5c <ferror@plt+0x692c>
  408fb4:	mov	x0, x20
  408fb8:	bl	412c38 <ferror@plt+0x10608>
  408fbc:	mov	x21, x0
  408fc0:	mov	x0, x20
  408fc4:	bl	412c50 <ferror@plt+0x10620>
  408fc8:	mov	x4, x22
  408fcc:	mov	x3, x0
  408fd0:	mov	w2, #0x0                   	// #0
  408fd4:	mov	x1, x21
  408fd8:	add	x0, sp, #0x2, lsl #12
  408fdc:	add	x0, x0, #0x948
  408fe0:	bl	405a38 <ferror@plt+0x3408>
  408fe4:	ldr	x20, [x20]
  408fe8:	ldr	x0, [sp, #328]
  408fec:	cmp	x20, x0
  408ff0:	b.ne	408fb0 <ferror@plt+0x6980>  // b.any
  408ff4:	b	408f5c <ferror@plt+0x692c>
  408ff8:	ldr	x20, [sp, #10592]
  408ffc:	ldr	x0, [sp, #10632]
  409000:	bl	40ae5c <ferror@plt+0x882c>
  409004:	mov	w3, w0
  409008:	mov	x2, x20
  40900c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409010:	add	x1, x1, #0x188
  409014:	mov	w0, #0x7                   	// #7
  409018:	bl	409dec <ferror@plt+0x77bc>
  40901c:	ldr	x20, [sp, #10592]
  409020:	ldr	x0, [sp, #10632]
  409024:	bl	40ae5c <ferror@plt+0x882c>
  409028:	mov	w3, w0
  40902c:	mov	x2, x20
  409030:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409034:	add	x1, x1, #0x1b8
  409038:	mov	w0, #0x7                   	// #7
  40903c:	bl	409dec <ferror@plt+0x77bc>
  409040:	ldr	x1, [sp, #10584]
  409044:	str	x1, [sp, #120]
  409048:	ldr	x0, [sp, #10592]
  40904c:	add	x0, x1, x0, lsl #3
  409050:	str	x0, [sp, #136]
  409054:	cmp	x1, x0
  409058:	b.cs	409240 <ferror@plt+0x6c10>  // b.hs, b.nlast
  40905c:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  409060:	add	x0, x0, #0x2c8
  409064:	str	x0, [sp, #104]
  409068:	b	409098 <ferror@plt+0x6a68>
  40906c:	ldr	x2, [x24, #8]
  409070:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409074:	add	x1, x1, #0x1e8
  409078:	mov	w0, #0x7                   	// #7
  40907c:	bl	409dec <ferror@plt+0x77bc>
  409080:	ldr	x0, [sp, #120]
  409084:	add	x0, x0, #0x8
  409088:	str	x0, [sp, #120]
  40908c:	ldr	x1, [sp, #136]
  409090:	cmp	x1, x0
  409094:	b.ls	409240 <ferror@plt+0x6c10>  // b.plast
  409098:	ldr	x0, [sp, #120]
  40909c:	ldr	x24, [x0]
  4090a0:	ldr	x0, [x24, #40]
  4090a4:	cbz	x0, 40906c <ferror@plt+0x6a3c>
  4090a8:	ldr	x25, [sp, #10568]
  4090ac:	ldr	x2, [x24, #8]
  4090b0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4090b4:	add	x1, x1, #0x210
  4090b8:	mov	w0, #0x7                   	// #7
  4090bc:	bl	409dec <ferror@plt+0x77bc>
  4090c0:	ldr	x20, [x24, #40]
  4090c4:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  4090c8:	add	x0, x0, #0x2e0
  4090cc:	str	x0, [sp, #128]
  4090d0:	b	409168 <ferror@plt+0x6b38>
  4090d4:	mov	x4, x22
  4090d8:	mov	w3, w23
  4090dc:	ldr	x2, [x24, #8]
  4090e0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4090e4:	add	x1, x1, #0x228
  4090e8:	mov	w0, #0x7                   	// #7
  4090ec:	bl	409dec <ferror@plt+0x77bc>
  4090f0:	add	x0, x25, #0x1, lsl #12
  4090f4:	ldrb	w0, [x0, #18]
  4090f8:	cmp	w23, #0x57
  4090fc:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  409100:	b.eq	409158 <ferror@plt+0x6b28>  // b.none
  409104:	mov	x3, x22
  409108:	ldr	x2, [x24, #8]
  40910c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409110:	add	x1, x1, #0x250
  409114:	mov	w0, #0x4                   	// #4
  409118:	bl	409dec <ferror@plt+0x77bc>
  40911c:	b	409158 <ferror@plt+0x6b28>
  409120:	ldr	x2, [x24, #8]
  409124:	mov	x22, x21
  409128:	ldr	x0, [x22], #16
  40912c:	cbz	x0, 409208 <ferror@plt+0x6bd8>
  409130:	ldr	x4, [x0, #8]
  409134:	mov	x3, x22
  409138:	ldr	x1, [sp, #104]
  40913c:	mov	w0, #0x7                   	// #7
  409140:	bl	409dec <ferror@plt+0x77bc>
  409144:	ldr	x1, [x21]
  409148:	cbz	x1, 409158 <ferror@plt+0x6b28>
  40914c:	add	x0, x24, #0x30
  409150:	bl	40a538 <ferror@plt+0x7f08>
  409154:	tbz	w0, #31, 409214 <ferror@plt+0x6be4>
  409158:	ldr	x20, [x20]
  40915c:	ldr	x0, [x24, #40]
  409160:	cmp	x20, x0
  409164:	b.eq	409080 <ferror@plt+0x6a50>  // b.none
  409168:	cbz	x20, 409080 <ferror@plt+0x6a50>
  40916c:	mov	x0, x20
  409170:	bl	412e24 <ferror@plt+0x107f4>
  409174:	mov	x22, x0
  409178:	mov	x0, x20
  40917c:	bl	412e3c <ferror@plt+0x1080c>
  409180:	mov	x26, x0
  409184:	mov	x0, x20
  409188:	bl	412e60 <ferror@plt+0x10830>
  40918c:	mov	w23, w0
  409190:	mov	x1, x22
  409194:	add	x0, sp, #0x2, lsl #12
  409198:	add	x0, x0, #0x948
  40919c:	bl	405b2c <ferror@plt+0x34fc>
  4091a0:	mov	x21, x0
  4091a4:	cbz	x0, 4090d4 <ferror@plt+0x6aa4>
  4091a8:	add	x0, x25, #0x1, lsl #12
  4091ac:	ldrb	w0, [x0, #17]
  4091b0:	cbz	w0, 409120 <ferror@plt+0x6af0>
  4091b4:	ldr	x3, [x21, #8]
  4091b8:	cmp	w23, #0x57
  4091bc:	ccmp	x26, x3, #0x4, ne  // ne = any
  4091c0:	b.eq	409120 <ferror@plt+0x6af0>  // b.none
  4091c4:	mov	x5, x26
  4091c8:	ldr	x4, [x24, #8]
  4091cc:	add	x2, x21, #0x10
  4091d0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4091d4:	add	x1, x1, #0x270
  4091d8:	mov	w0, #0x7                   	// #7
  4091dc:	bl	409dec <ferror@plt+0x77bc>
  4091e0:	add	x0, x25, #0x1, lsl #12
  4091e4:	ldrb	w0, [x0, #18]
  4091e8:	cbz	w0, 409120 <ferror@plt+0x6af0>
  4091ec:	mov	x3, x22
  4091f0:	ldr	x2, [x24, #8]
  4091f4:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4091f8:	add	x1, x1, #0x298
  4091fc:	mov	w0, #0x4                   	// #4
  409200:	bl	409dec <ferror@plt+0x77bc>
  409204:	b	409120 <ferror@plt+0x6af0>
  409208:	adrp	x4, 419000 <ferror@plt+0x169d0>
  40920c:	add	x4, x4, #0x850
  409210:	b	409134 <ferror@plt+0x6b04>
  409214:	ldr	x1, [x21]
  409218:	ldrh	w0, [x1, #106]
  40921c:	add	w0, w0, #0x1
  409220:	strh	w0, [x1, #106]
  409224:	ldr	x0, [x21]
  409228:	ldr	x3, [x0, #8]
  40922c:	mov	x2, x22
  409230:	ldr	x1, [x24, #8]
  409234:	ldr	x0, [sp, #128]
  409238:	bl	4064ac <ferror@plt+0x3e7c>
  40923c:	b	409158 <ferror@plt+0x6b28>
  409240:	ldr	x20, [sp, #10592]
  409244:	ldr	x0, [sp, #10632]
  409248:	bl	40ae5c <ferror@plt+0x882c>
  40924c:	mov	w3, w0
  409250:	mov	x2, x20
  409254:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409258:	add	x1, x1, #0x2f8
  40925c:	mov	w0, #0x7                   	// #7
  409260:	bl	409dec <ferror@plt+0x77bc>
  409264:	ldr	x24, [sp, #10592]
  409268:	and	x25, x24, #0xffff
  40926c:	ubfiz	x0, x24, #1, #16
  409270:	add	x0, x0, w24, uxth
  409274:	lsl	x0, x0, #1
  409278:	bl	4021a0 <malloc@plt>
  40927c:	mov	x20, x0
  409280:	cbz	x0, 408ddc <ferror@plt+0x67ac>
  409284:	and	w24, w24, #0xffff
  409288:	add	x21, x0, x25, lsl #1
  40928c:	mov	w22, w24
  409290:	mov	w2, w24
  409294:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409298:	add	x1, x1, #0x328
  40929c:	mov	w0, #0x7                   	// #7
  4092a0:	bl	409dec <ferror@plt+0x77bc>
  4092a4:	ldr	x7, [sp, #10592]
  4092a8:	mov	x0, #0xfffe                	// #65534
  4092ac:	cmp	x7, x0
  4092b0:	b.hi	4092c8 <ferror@plt+0x6c98>  // b.pmore
  4092b4:	ldr	x23, [sp, #10584]
  4092b8:	cbz	w24, 409c1c <ferror@plt+0x75ec>
  4092bc:	mov	x0, #0x0                   	// #0
  4092c0:	mov	w3, #0x0                   	// #0
  4092c4:	b	4092f4 <ferror@plt+0x6cc4>
  4092c8:	adrp	x3, 41a000 <ferror@plt+0x179d0>
  4092cc:	add	x3, x3, #0x790
  4092d0:	mov	w2, #0x767                 	// #1895
  4092d4:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4092d8:	add	x1, x1, #0x540
  4092dc:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  4092e0:	add	x0, x0, #0x360
  4092e4:	bl	402570 <__assert_fail@plt>
  4092e8:	add	x0, x0, #0x1
  4092ec:	cmp	w24, w0, uxth
  4092f0:	b.ls	40931c <ferror@plt+0x6cec>  // b.plast
  4092f4:	and	w2, w0, #0xffff
  4092f8:	ldr	x1, [x23, x0, lsl #3]
  4092fc:	ldrh	w1, [x1, #106]
  409300:	strh	w1, [x20, x0, lsl #1]
  409304:	cbnz	w1, 4092e8 <ferror@plt+0x6cb8>
  409308:	and	x1, x3, #0xffff
  40930c:	strh	w2, [x21, x1, lsl #1]
  409310:	add	w3, w3, #0x1
  409314:	and	w3, w3, #0xffff
  409318:	b	4092e8 <ferror@plt+0x6cb8>
  40931c:	cbz	w3, 4093d4 <ferror@plt+0x6da4>
  409320:	mov	w6, #0x0                   	// #0
  409324:	b	409390 <ferror@plt+0x6d60>
  409328:	adrp	x3, 41a000 <ferror@plt+0x179d0>
  40932c:	add	x3, x3, #0x790
  409330:	mov	w2, #0x784                 	// #1924
  409334:	adrp	x1, 419000 <ferror@plt+0x169d0>
  409338:	add	x1, x1, #0x540
  40933c:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  409340:	add	x0, x0, #0x388
  409344:	bl	402570 <__assert_fail@plt>
  409348:	add	x1, x1, #0x8
  40934c:	cmp	x5, x1
  409350:	b.ls	40938c <ferror@plt+0x6d5c>  // b.plast
  409354:	ldr	x0, [x1]
  409358:	ldrh	w4, [x0, #104]
  40935c:	ubfiz	x2, x4, #1, #16
  409360:	ldrh	w0, [x20, x2]
  409364:	cbz	w0, 409328 <ferror@plt+0x6cf8>
  409368:	sub	w0, w0, #0x1
  40936c:	and	w0, w0, #0xffff
  409370:	strh	w0, [x20, x2]
  409374:	cbnz	w0, 409348 <ferror@plt+0x6d18>
  409378:	and	x0, x3, #0xffff
  40937c:	strh	w4, [x21, x0, lsl #1]
  409380:	add	w3, w3, #0x1
  409384:	and	w3, w3, #0xffff
  409388:	b	409348 <ferror@plt+0x6d18>
  40938c:	cbz	w3, 409c14 <ferror@plt+0x75e4>
  409390:	sub	w0, w3, #0x1
  409394:	and	w3, w0, #0xffff
  409398:	and	x0, x0, #0xffff
  40939c:	ldrh	w1, [x21, x0, lsl #1]
  4093a0:	and	x0, x1, #0xffff
  4093a4:	ldr	x0, [x23, x0, lsl #3]
  4093a8:	str	w6, [x0, #100]
  4093ac:	add	x2, x25, w6, uxth
  4093b0:	strh	w1, [x21, x2, lsl #1]
  4093b4:	add	w6, w6, #0x1
  4093b8:	and	w6, w6, #0xffff
  4093bc:	ldr	x1, [x0, #48]
  4093c0:	ldr	x5, [x0, #56]
  4093c4:	add	x5, x1, x5, lsl #3
  4093c8:	cmp	x1, x5
  4093cc:	b.cc	409354 <ferror@plt+0x6d24>  // b.lo, b.ul, b.last
  4093d0:	b	40938c <ferror@plt+0x6d5c>
  4093d4:	mov	x19, #0x0                   	// #0
  4093d8:	str	xzr, [sp, #112]
  4093dc:	mov	x26, #0x0                   	// #0
  4093e0:	b	409404 <ferror@plt+0x6dd4>
  4093e4:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4093e8:	add	x1, x1, #0x3a0
  4093ec:	mov	w0, #0x3                   	// #3
  4093f0:	bl	409dec <ferror@plt+0x77bc>
  4093f4:	b	4097e4 <ferror@plt+0x71b4>
  4093f8:	add	x19, x19, #0x1
  4093fc:	cmp	w22, w19
  409400:	b.le	409434 <ferror@plt+0x6e04>
  409404:	ldrh	w0, [x20, x19, lsl #1]
  409408:	cbz	w0, 4093f8 <ferror@plt+0x6dc8>
  40940c:	ldr	x0, [sp, #10584]
  409410:	ldr	x1, [x0, x19, lsl #3]
  409414:	ldr	x0, [sp, #112]
  409418:	bl	40ca00 <ferror@plt+0xa3d0>
  40941c:	str	x0, [sp, #120]
  409420:	cbz	x0, 4093e4 <ferror@plt+0x6db4>
  409424:	add	x26, x26, #0x1
  409428:	ldr	x0, [sp, #120]
  40942c:	str	x0, [sp, #112]
  409430:	b	4093f8 <ferror@plt+0x6dc8>
  409434:	lsl	x0, x26, #3
  409438:	bl	4021a0 <malloc@plt>
  40943c:	str	x0, [sp, #120]
  409440:	cbz	x0, 409468 <ferror@plt+0x6e38>
  409444:	mov	x1, #0x0                   	// #0
  409448:	mov	w0, #0x10                  	// #16
  40944c:	bl	40a5d0 <ferror@plt+0x7fa0>
  409450:	str	x0, [sp, #136]
  409454:	cbz	x0, 40947c <ferror@plt+0x6e4c>
  409458:	ldr	x0, [sp, #120]
  40945c:	sub	x0, x0, #0x8
  409460:	str	x0, [sp, #104]
  409464:	b	409754 <ferror@plt+0x7124>
  409468:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40946c:	add	x1, x1, #0x3a0
  409470:	mov	w0, #0x3                   	// #3
  409474:	bl	409dec <ferror@plt+0x77bc>
  409478:	b	4097e4 <ferror@plt+0x71b4>
  40947c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409480:	add	x1, x1, #0x3a0
  409484:	mov	w0, #0x3                   	// #3
  409488:	bl	409dec <ferror@plt+0x77bc>
  40948c:	b	4097e4 <ferror@plt+0x71b4>
  409490:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409494:	add	x1, x1, #0x3a0
  409498:	mov	w0, #0x3                   	// #3
  40949c:	bl	409dec <ferror@plt+0x77bc>
  4094a0:	b	4097dc <ferror@plt+0x71ac>
  4094a4:	ldr	x1, [sp, #168]
  4094a8:	ldr	w0, [x1]
  4094ac:	str	w0, [sp, #200]
  4094b0:	ldrb	w0, [x1, #4]
  4094b4:	strb	w0, [sp, #204]
  4094b8:	mov	x1, #0x3                   	// #3
  4094bc:	add	x0, sp, #0x148
  4094c0:	bl	40a494 <ferror@plt+0x7e64>
  4094c4:	ldr	x22, [x24]
  4094c8:	cbz	x22, 40961c <ferror@plt+0x6fec>
  4094cc:	str	wzr, [sp, #128]
  4094d0:	mov	x23, #0x0                   	// #0
  4094d4:	ldr	x0, [x22, #8]
  4094d8:	ldr	x0, [x0, #88]
  4094dc:	sub	x0, x0, #0x1
  4094e0:	add	x23, x23, x0
  4094e4:	mov	x1, x22
  4094e8:	add	x0, sp, #0x148
  4094ec:	bl	40a4d4 <ferror@plt+0x7ea4>
  4094f0:	ldr	x1, [x22, #8]
  4094f4:	mov	x2, #0x0                   	// #0
  4094f8:	add	x1, x1, #0x78
  4094fc:	ldr	x0, [sp, #136]
  409500:	bl	40a6dc <ferror@plt+0x80ac>
  409504:	mov	w25, w0
  409508:	cbnz	w0, 409b38 <ferror@plt+0x7508>
  40950c:	ldr	x22, [x22]
  409510:	ldr	w0, [sp, #128]
  409514:	add	w0, w0, #0x1
  409518:	str	w0, [sp, #128]
  40951c:	cbnz	x22, 4094d4 <ferror@plt+0x6ea4>
  409520:	add	x0, sp, #0xc8
  409524:	bl	402020 <strlen@plt>
  409528:	ldr	x1, [x24, #8]
  40952c:	ldr	x1, [x1, #88]
  409530:	add	x23, x23, x1
  409534:	ldrsw	x1, [sp, #128]
  409538:	madd	x0, x1, x0, x23
  40953c:	bl	4021a0 <malloc@plt>
  409540:	mov	x23, x0
  409544:	ldr	x0, [sp, #336]
  409548:	subs	w0, w0, #0x1
  40954c:	str	w0, [sp, #156]
  409550:	b.mi	409628 <ferror@plt+0x6ff8>  // b.first
  409554:	sbfiz	x0, x0, #3, #32
  409558:	str	x0, [sp, #128]
  40955c:	mov	x25, #0x0                   	// #0
  409560:	ldr	x0, [sp, #328]
  409564:	ldr	x1, [sp, #128]
  409568:	ldr	x0, [x0, x1]
  40956c:	str	x0, [sp, #160]
  409570:	ldr	x1, [x0, #8]
  409574:	ldr	x22, [x1, #88]
  409578:	sub	x22, x22, #0x1
  40957c:	mov	x2, x22
  409580:	add	x1, x1, #0x78
  409584:	add	x0, x23, x25
  409588:	bl	401fe0 <memcpy@plt>
  40958c:	add	x25, x22, x25
  409590:	add	x2, sp, #0xc8
  409594:	mov	x1, x2
  409598:	add	x0, x23, x25
  40959c:	bl	402480 <strcpy@plt>
  4095a0:	add	x2, sp, #0xc8
  4095a4:	mov	x0, x2
  4095a8:	bl	402020 <strlen@plt>
  4095ac:	add	x25, x25, x0
  4095b0:	ldr	x0, [sp, #160]
  4095b4:	ldr	x1, [x0, #8]
  4095b8:	ldr	x0, [sp, #112]
  4095bc:	bl	40cbd8 <ferror@plt+0xa5a8>
  4095c0:	str	x0, [sp, #112]
  4095c4:	ldr	x1, [sp, #128]
  4095c8:	sub	x0, x1, #0x8
  4095cc:	str	x0, [sp, #128]
  4095d0:	ldr	w0, [sp, #156]
  4095d4:	subs	w0, w0, #0x1
  4095d8:	str	w0, [sp, #156]
  4095dc:	b.pl	409560 <ferror@plt+0x6f30>  // b.nfrst
  4095e0:	ldr	x1, [x24, #8]
  4095e4:	add	x1, x1, #0x78
  4095e8:	add	x0, x23, x25
  4095ec:	bl	402480 <strcpy@plt>
  4095f0:	mov	x2, x23
  4095f4:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4095f8:	add	x1, x1, #0x3c0
  4095fc:	mov	w0, #0x3                   	// #3
  409600:	bl	409dec <ferror@plt+0x77bc>
  409604:	mov	x0, x23
  409608:	bl	4023e0 <free@plt>
  40960c:	add	x0, sp, #0x148
  409610:	bl	40a580 <ferror@plt+0x7f50>
  409614:	mov	x2, x19
  409618:	b	409640 <ferror@plt+0x7010>
  40961c:	str	wzr, [sp, #128]
  409620:	mov	x23, #0x0                   	// #0
  409624:	b	409520 <ferror@plt+0x6ef0>
  409628:	mov	x25, #0x0                   	// #0
  40962c:	b	4095e0 <ferror@plt+0x6fb0>
  409630:	ldr	x0, [sp, #112]
  409634:	bl	40cbd8 <ferror@plt+0xa5a8>
  409638:	str	x0, [sp, #112]
  40963c:	mov	x2, x19
  409640:	cbz	x2, 409b2c <ferror@plt+0x74fc>
  409644:	sub	x19, x2, #0x1
  409648:	ldr	x0, [sp, #120]
  40964c:	ldr	x24, [x0, x19, lsl #3]
  409650:	ldr	x1, [x24, #8]
  409654:	ldrb	w0, [x1, #108]
  409658:	cbz	w0, 40966c <ferror@plt+0x703c>
  40965c:	ldr	x0, [sp, #144]
  409660:	ldr	x0, [x0, #8]
  409664:	cmp	x1, x0
  409668:	b.eq	4094a4 <ferror@plt+0x6e74>  // b.none
  40966c:	mov	w0, #0x1                   	// #1
  409670:	strb	w0, [x1, #108]
  409674:	ldr	x0, [x1, #56]
  409678:	cbz	x0, 409630 <ferror@plt+0x7000>
  40967c:	ldr	x25, [x1, #48]
  409680:	add	x0, x25, x0, lsl #3
  409684:	cmp	x25, x0
  409688:	b.cs	4097b8 <ferror@plt+0x7188>  // b.hs, b.nlast
  40968c:	mvn	x23, x25
  409690:	add	x0, x0, x23
  409694:	add	x23, x2, x0, lsr #3
  409698:	neg	x0, x2, lsl #3
  40969c:	add	x0, x0, #0x8
  4096a0:	add	x25, x25, x0
  4096a4:	b	4096ac <ferror@plt+0x707c>
  4096a8:	mov	x21, x0
  4096ac:	ldr	x22, [x25, x19, lsl #3]
  4096b0:	mov	x0, #0x10                  	// #16
  4096b4:	bl	4021a0 <malloc@plt>
  4096b8:	mov	x1, x0
  4096bc:	cbz	x0, 409b40 <ferror@plt+0x7510>
  4096c0:	str	x24, [x0]
  4096c4:	str	x22, [x0, #8]
  4096c8:	cmp	x19, x26
  4096cc:	b.cs	4096fc <ferror@plt+0x70cc>  // b.hs, b.nlast
  4096d0:	add	x19, x19, #0x1
  4096d4:	ldr	x0, [sp, #104]
  4096d8:	str	x1, [x0, x19, lsl #3]
  4096dc:	mov	x0, x21
  4096e0:	bl	40ca00 <ferror@plt+0xa3d0>
  4096e4:	cbz	x0, 40971c <ferror@plt+0x70ec>
  4096e8:	cmp	x19, x23
  4096ec:	b.ne	4096a8 <ferror@plt+0x7078>  // b.any
  4096f0:	mov	x2, x23
  4096f4:	mov	x21, x0
  4096f8:	b	409640 <ferror@plt+0x7010>
  4096fc:	adrp	x3, 41a000 <ferror@plt+0x179d0>
  409700:	add	x3, x3, #0x770
  409704:	mov	w2, #0x700                 	// #1792
  409708:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40970c:	add	x1, x1, #0x540
  409710:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  409714:	add	x0, x0, #0x3d8
  409718:	bl	402570 <__assert_fail@plt>
  40971c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409720:	add	x1, x1, #0x3a0
  409724:	mov	w0, #0x3                   	// #3
  409728:	bl	409dec <ferror@plt+0x77bc>
  40972c:	cbz	x21, 4097dc <ferror@plt+0x71ac>
  409730:	mov	w25, #0xfffffff4            	// #-12
  409734:	ldr	x19, [x21, #16]
  409738:	mov	x0, x21
  40973c:	bl	40cb34 <ferror@plt+0xa504>
  409740:	mov	x21, x0
  409744:	mov	x0, x19
  409748:	bl	4023e0 <free@plt>
  40974c:	cbnz	x21, 409734 <ferror@plt+0x7104>
  409750:	tbnz	w25, #31, 4097dc <ferror@plt+0x71ac>
  409754:	ldr	x0, [sp, #112]
  409758:	cbz	x0, 4097c0 <ferror@plt+0x7190>
  40975c:	ldr	x0, [sp, #112]
  409760:	ldr	x19, [x0, #16]
  409764:	bl	40cb34 <ferror@plt+0xa504>
  409768:	str	x0, [sp, #112]
  40976c:	mov	x0, #0x10                  	// #16
  409770:	bl	4021a0 <malloc@plt>
  409774:	str	x0, [sp, #144]
  409778:	cbz	x0, 409b54 <ferror@plt+0x7524>
  40977c:	str	xzr, [x0]
  409780:	str	x19, [x0, #8]
  409784:	mov	x1, x0
  409788:	mov	x0, #0x0                   	// #0
  40978c:	bl	40ca00 <ferror@plt+0xa3d0>
  409790:	mov	x21, x0
  409794:	cbz	x0, 409490 <ferror@plt+0x6e60>
  409798:	ldr	x0, [sp, #120]
  40979c:	ldr	x1, [sp, #144]
  4097a0:	str	x1, [x0]
  4097a4:	mov	x2, #0x1                   	// #1
  4097a8:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  4097ac:	add	x0, x0, #0x580
  4097b0:	str	x0, [sp, #168]
  4097b4:	b	409644 <ferror@plt+0x7014>
  4097b8:	mov	x2, x19
  4097bc:	b	409640 <ferror@plt+0x7010>
  4097c0:	ldr	x0, [sp, #136]
  4097c4:	bl	40ae5c <ferror@plt+0x882c>
  4097c8:	mov	w2, w0
  4097cc:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4097d0:	add	x1, x1, #0x3e8
  4097d4:	mov	w0, #0x3                   	// #3
  4097d8:	bl	409dec <ferror@plt+0x77bc>
  4097dc:	ldr	x0, [sp, #136]
  4097e0:	bl	40a644 <ferror@plt+0x8014>
  4097e4:	ldr	x0, [sp, #112]
  4097e8:	cbz	x0, 4097fc <ferror@plt+0x71cc>
  4097ec:	ldr	x0, [sp, #112]
  4097f0:	bl	40cb34 <ferror@plt+0xa504>
  4097f4:	str	x0, [sp, #112]
  4097f8:	cbnz	x0, 4097ec <ferror@plt+0x71bc>
  4097fc:	ldr	x0, [sp, #120]
  409800:	bl	4023e0 <free@plt>
  409804:	mov	x0, x20
  409808:	bl	4023e0 <free@plt>
  40980c:	b	408ddc <ferror@plt+0x67ac>
  409810:	add	x23, x23, #0x8
  409814:	cmp	x21, x23
  409818:	b.ls	40983c <ferror@plt+0x720c>  // b.plast
  40981c:	ldr	x0, [x23]
  409820:	ldr	x1, [x0, #56]
  409824:	cmp	x1, #0x1
  409828:	b.ls	409810 <ferror@plt+0x71e0>  // b.plast
  40982c:	mov	x1, x22
  409830:	add	x0, x0, #0x30
  409834:	bl	40a5ac <ferror@plt+0x7f7c>
  409838:	b	409810 <ferror@plt+0x71e0>
  40983c:	mov	w2, w24
  409840:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409844:	add	x1, x1, #0x410
  409848:	mov	w0, #0x7                   	// #7
  40984c:	bl	409dec <ferror@plt+0x77bc>
  409850:	mov	x0, x20
  409854:	bl	4023e0 <free@plt>
  409858:	ldr	x21, [sp, #10568]
  40985c:	add	x21, x21, #0x8
  409860:	mov	x1, #0x0                   	// #0
  409864:	add	x0, sp, #0xc8
  409868:	bl	402200 <gettimeofday@plt>
  40986c:	ldr	x0, [sp, #112]
  409870:	cbz	x0, 409890 <ferror@plt+0x7260>
  409874:	adrp	x20, 41a000 <ferror@plt+0x179d0>
  409878:	add	x20, x20, #0xa28
  40987c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  409880:	str	x20, [x0, #1008]
  409884:	adrp	x22, 41a000 <ferror@plt+0x179d0>
  409888:	add	x22, x22, #0x448
  40988c:	b	409998 <ferror@plt+0x7368>
  409890:	mov	w1, #0x0                   	// #0
  409894:	mov	x0, x21
  409898:	bl	4021b0 <open@plt>
  40989c:	mov	w19, w0
  4098a0:	tbz	w0, #31, 409874 <ferror@plt+0x7244>
  4098a4:	bl	402580 <__errno_location@plt>
  4098a8:	ldr	w19, [x0]
  4098ac:	neg	w20, w19
  4098b0:	mov	x2, x21
  4098b4:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4098b8:	add	x1, x1, #0x320
  4098bc:	mov	w0, #0x2                   	// #2
  4098c0:	bl	409dec <ferror@plt+0x77bc>
  4098c4:	b	409b04 <ferror@plt+0x74d4>
  4098c8:	ldr	x20, [x20]
  4098cc:	bl	402170 <getpid@plt>
  4098d0:	ldr	x6, [sp, #200]
  4098d4:	ldr	x5, [sp, #208]
  4098d8:	mov	w4, w0
  4098dc:	mov	x3, x20
  4098e0:	mov	x2, x22
  4098e4:	mov	x1, #0xff                  	// #255
  4098e8:	add	x0, sp, #0x148
  4098ec:	bl	402150 <snprintf@plt>
  4098f0:	mov	w3, #0x1a4                 	// #420
  4098f4:	mov	w2, #0xc1                  	// #193
  4098f8:	add	x1, sp, #0x148
  4098fc:	mov	w0, w19
  409900:	bl	402550 <openat@plt>
  409904:	mov	w20, w0
  409908:	tbnz	w0, #31, 4099d8 <ferror@plt+0x73a8>
  40990c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409910:	add	x1, x1, #0x478
  409914:	bl	4021f0 <fdopen@plt>
  409918:	mov	x24, x0
  40991c:	cbz	x0, 4099fc <ferror@plt+0x73cc>
  409920:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  409924:	ldr	x0, [x0, #1008]
  409928:	ldr	x2, [x0, #8]
  40992c:	mov	x1, x24
  409930:	add	x0, sp, #0x2, lsl #12
  409934:	add	x0, x0, #0x948
  409938:	blr	x2
  40993c:	mov	w23, w0
  409940:	mov	x0, x24
  409944:	bl	402630 <ferror@plt>
  409948:	mov	w20, w0
  40994c:	mov	x0, x24
  409950:	bl	402160 <fclose@plt>
  409954:	orr	w20, w20, w0
  409958:	tbnz	w23, #31, 409a24 <ferror@plt+0x73f4>
  40995c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  409960:	ldr	x23, [x0, #1008]
  409964:	ldr	x3, [x23]
  409968:	mov	w2, w19
  40996c:	add	x1, sp, #0x148
  409970:	mov	w0, w19
  409974:	bl	4023f0 <renameat@plt>
  409978:	cbnz	w0, 409a90 <ferror@plt+0x7460>
  40997c:	cbnz	w20, 409ac0 <ferror@plt+0x7490>
  409980:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  409984:	ldr	x0, [x1, #1008]
  409988:	add	x20, x0, #0x10
  40998c:	str	x20, [x1, #1008]
  409990:	ldr	x0, [x0, #16]
  409994:	cbz	x0, 409aec <ferror@plt+0x74bc>
  409998:	add	x0, sp, #0x200
  40999c:	stp	xzr, xzr, [x0, #-184]
  4099a0:	mov	x2, #0xef                  	// #239
  4099a4:	mov	w1, #0x0                   	// #0
  4099a8:	add	x0, sp, #0x158
  4099ac:	bl	4021e0 <memset@plt>
  4099b0:	ldr	x0, [sp, #112]
  4099b4:	cbz	x0, 4098c8 <ferror@plt+0x7298>
  4099b8:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  4099bc:	ldr	x0, [x0, #1008]
  4099c0:	ldr	x2, [x0, #8]
  4099c4:	ldr	x1, [sp, #112]
  4099c8:	add	x0, sp, #0x2, lsl #12
  4099cc:	add	x0, x0, #0x948
  4099d0:	blr	x2
  4099d4:	b	409980 <ferror@plt+0x7350>
  4099d8:	mov	w5, #0x1a4                 	// #420
  4099dc:	mov	w4, #0xc1                  	// #193
  4099e0:	add	x3, sp, #0x148
  4099e4:	mov	x2, x21
  4099e8:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4099ec:	add	x1, x1, #0x458
  4099f0:	mov	w0, #0x3                   	// #3
  4099f4:	bl	409dec <ferror@plt+0x77bc>
  4099f8:	b	409980 <ferror@plt+0x7350>
  4099fc:	add	x4, sp, #0x148
  409a00:	mov	x3, x21
  409a04:	mov	w2, w20
  409a08:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409a0c:	add	x1, x1, #0x480
  409a10:	mov	w0, #0x3                   	// #3
  409a14:	bl	409dec <ferror@plt+0x77bc>
  409a18:	mov	w0, w20
  409a1c:	bl	402280 <close@plt>
  409a20:	b	409980 <ferror@plt+0x7350>
  409a24:	mov	w2, #0x0                   	// #0
  409a28:	add	x1, sp, #0x148
  409a2c:	mov	w0, w19
  409a30:	bl	4020f0 <unlinkat@plt>
  409a34:	cbnz	w0, 409a74 <ferror@plt+0x7444>
  409a38:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  409a3c:	ldr	x0, [x0, #1008]
  409a40:	ldr	x20, [x0]
  409a44:	neg	w0, w23
  409a48:	bl	402270 <strerror@plt>
  409a4c:	mov	x3, x0
  409a50:	mov	x2, x20
  409a54:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409a58:	add	x1, x1, #0x4b0
  409a5c:	mov	w0, #0x3                   	// #3
  409a60:	bl	409dec <ferror@plt+0x77bc>
  409a64:	bl	402580 <__errno_location@plt>
  409a68:	ldr	w20, [x0]
  409a6c:	neg	w20, w20
  409a70:	b	409af0 <ferror@plt+0x74c0>
  409a74:	add	x3, sp, #0x148
  409a78:	mov	x2, x21
  409a7c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409a80:	add	x1, x1, #0x498
  409a84:	mov	w0, #0x3                   	// #3
  409a88:	bl	409dec <ferror@plt+0x77bc>
  409a8c:	b	409a38 <ferror@plt+0x7408>
  409a90:	bl	402580 <__errno_location@plt>
  409a94:	ldr	w20, [x0]
  409a98:	neg	w20, w20
  409a9c:	ldr	x5, [x23]
  409aa0:	mov	x4, x21
  409aa4:	add	x3, sp, #0x148
  409aa8:	mov	x2, x21
  409aac:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409ab0:	add	x1, x1, #0x4d0
  409ab4:	mov	w0, #0x2                   	// #2
  409ab8:	bl	409dec <ferror@plt+0x77bc>
  409abc:	b	409af0 <ferror@plt+0x74c0>
  409ac0:	ldr	x20, [x23]
  409ac4:	mov	w0, #0x1c                  	// #28
  409ac8:	bl	402270 <strerror@plt>
  409acc:	mov	x3, x0
  409ad0:	mov	x2, x20
  409ad4:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409ad8:	add	x1, x1, #0x4f0
  409adc:	mov	w0, #0x3                   	// #3
  409ae0:	bl	409dec <ferror@plt+0x77bc>
  409ae4:	mov	w20, #0xffffffe4            	// #-28
  409ae8:	b	409af0 <ferror@plt+0x74c0>
  409aec:	mov	w20, #0x0                   	// #0
  409af0:	tbnz	w19, #31, 409b04 <ferror@plt+0x74d4>
  409af4:	mov	w0, w19
  409af8:	bl	402280 <close@plt>
  409afc:	b	409b04 <ferror@plt+0x74d4>
  409b00:	mov	w20, #0x0                   	// #0
  409b04:	add	x0, sp, #0x2, lsl #12
  409b08:	add	x0, x0, #0x948
  409b0c:	bl	405ecc <ferror@plt+0x389c>
  409b10:	add	x0, sp, #0x2, lsl #12
  409b14:	add	x0, x0, #0x990
  409b18:	bl	40556c <ferror@plt+0x2f3c>
  409b1c:	lsr	w20, w20, #31
  409b20:	b	4080cc <ferror@plt+0x5a9c>
  409b24:	mov	w20, #0x0                   	// #0
  409b28:	b	409b04 <ferror@plt+0x74d4>
  409b2c:	mov	w25, #0x0                   	// #0
  409b30:	cbnz	x21, 409734 <ferror@plt+0x7104>
  409b34:	b	409754 <ferror@plt+0x7124>
  409b38:	cbnz	x21, 409734 <ferror@plt+0x7104>
  409b3c:	b	409750 <ferror@plt+0x7120>
  409b40:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409b44:	add	x1, x1, #0x3a0
  409b48:	mov	w0, #0x3                   	// #3
  409b4c:	bl	409dec <ferror@plt+0x77bc>
  409b50:	b	40972c <ferror@plt+0x70fc>
  409b54:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409b58:	add	x1, x1, #0x3a0
  409b5c:	mov	w0, #0x3                   	// #3
  409b60:	bl	409dec <ferror@plt+0x77bc>
  409b64:	b	4097dc <ferror@plt+0x71ac>
  409b68:	adrp	x3, 41a000 <ferror@plt+0x179d0>
  409b6c:	add	x3, x3, #0xb40
  409b70:	mov	w2, #0x0                   	// #0
  409b74:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409b78:	add	x1, x1, #0xe8
  409b7c:	ldr	x0, [sp, #10568]
  409b80:	add	x0, x0, #0x8
  409b84:	bl	4063d8 <ferror@plt+0x3da8>
  409b88:	mov	x21, x0
  409b8c:	cbz	x0, 408ee4 <ferror@plt+0x68b4>
  409b90:	mov	w20, #0x0                   	// #0
  409b94:	mov	w22, #0x1000                	// #4096
  409b98:	add	x23, sp, #0x147
  409b9c:	mov	x2, x21
  409ba0:	mov	w1, w22
  409ba4:	add	x0, sp, #0x148
  409ba8:	bl	4025f0 <fgets@plt>
  409bac:	cbz	x0, 408e3c <ferror@plt+0x680c>
  409bb0:	add	x0, sp, #0x148
  409bb4:	bl	402020 <strlen@plt>
  409bb8:	add	w20, w20, #0x1
  409bbc:	cbz	x0, 409b9c <ferror@plt+0x756c>
  409bc0:	ldrb	w0, [x23, x0]
  409bc4:	cmp	w0, #0xa
  409bc8:	b.eq	409b9c <ferror@plt+0x756c>  // b.none
  409bcc:	mov	w4, w20
  409bd0:	adrp	x3, 41a000 <ferror@plt+0x179d0>
  409bd4:	add	x3, x3, #0xe8
  409bd8:	ldr	x2, [sp, #10568]
  409bdc:	add	x2, x2, #0x8
  409be0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409be4:	add	x1, x1, #0xf8
  409be8:	mov	w0, #0x3                   	// #3
  409bec:	bl	409dec <ferror@plt+0x77bc>
  409bf0:	b	408edc <ferror@plt+0x68ac>
  409bf4:	neg	w0, w0
  409bf8:	bl	402270 <strerror@plt>
  409bfc:	mov	x2, x0
  409c00:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409c04:	add	x1, x1, #0x550
  409c08:	mov	w0, #0x2                   	// #2
  409c0c:	bl	409dec <ferror@plt+0x77bc>
  409c10:	b	408ddc <ferror@plt+0x67ac>
  409c14:	cmp	w24, w6
  409c18:	b.hi	4093d4 <ferror@plt+0x6da4>  // b.pmore
  409c1c:	add	x21, x23, x7, lsl #3
  409c20:	cmp	x23, x21
  409c24:	b.cs	40983c <ferror@plt+0x720c>  // b.hs, b.nlast
  409c28:	adrp	x22, 405000 <ferror@plt+0x29d0>
  409c2c:	add	x22, x22, #0x398
  409c30:	b	40981c <ferror@plt+0x71ec>
  409c34:	cmp	w1, #0x5
  409c38:	b.eq	409cbc <ferror@plt+0x768c>  // b.none
  409c3c:	stp	x29, x30, [sp, #-32]!
  409c40:	mov	x29, sp
  409c44:	str	x19, [sp, #16]
  409c48:	mov	x19, x0
  409c4c:	b.gt	409c98 <ferror@plt+0x7668>
  409c50:	cmp	w1, #0x3
  409c54:	b.eq	409cc8 <ferror@plt+0x7698>  // b.none
  409c58:	adrp	x2, 41a000 <ferror@plt+0x179d0>
  409c5c:	add	x0, x2, #0xaf0
  409c60:	cmp	w1, #0x4
  409c64:	b.eq	409cb0 <ferror@plt+0x7680>  // b.none
  409c68:	adrp	x2, 41a000 <ferror@plt+0x179d0>
  409c6c:	add	x0, x2, #0xaf8
  409c70:	cmp	w1, #0x2
  409c74:	b.eq	409cb0 <ferror@plt+0x7680>  // b.none
  409c78:	mov	w3, w1
  409c7c:	adrp	x2, 41a000 <ferror@plt+0x179d0>
  409c80:	add	x2, x2, #0xb10
  409c84:	mov	x1, #0x20                  	// #32
  409c88:	mov	x0, x19
  409c8c:	bl	402150 <snprintf@plt>
  409c90:	mov	x0, x19
  409c94:	b	409cb0 <ferror@plt+0x7680>
  409c98:	cmp	w1, #0x6
  409c9c:	b.eq	409cd4 <ferror@plt+0x76a4>  // b.none
  409ca0:	cmp	w1, #0x7
  409ca4:	b.ne	409c78 <ferror@plt+0x7648>  // b.any
  409ca8:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  409cac:	add	x0, x0, #0xb08
  409cb0:	ldr	x19, [sp, #16]
  409cb4:	ldp	x29, x30, [sp], #32
  409cb8:	ret
  409cbc:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  409cc0:	add	x0, x0, #0xae0
  409cc4:	ret
  409cc8:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  409ccc:	add	x0, x0, #0xae8
  409cd0:	b	409cb0 <ferror@plt+0x7680>
  409cd4:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  409cd8:	add	x0, x0, #0xb00
  409cdc:	b	409cb0 <ferror@plt+0x7680>
  409ce0:	stp	x29, x30, [sp, #-128]!
  409ce4:	mov	x29, sp
  409ce8:	stp	x19, x20, [sp, #16]
  409cec:	stp	x21, x22, [sp, #32]
  409cf0:	mov	w21, w1
  409cf4:	mov	x20, x5
  409cf8:	mov	x19, x6
  409cfc:	add	x0, sp, #0x60
  409d00:	bl	409c34 <ferror@plt+0x7604>
  409d04:	mov	x22, x0
  409d08:	ldp	x2, x3, [x19]
  409d0c:	stp	x2, x3, [sp, #48]
  409d10:	ldp	x2, x3, [x19, #16]
  409d14:	stp	x2, x3, [sp, #64]
  409d18:	add	x2, sp, #0x30
  409d1c:	mov	x1, x20
  409d20:	add	x0, sp, #0x58
  409d24:	bl	402400 <vasprintf@plt>
  409d28:	tbnz	w0, #31, 409d58 <ferror@plt+0x7728>
  409d2c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  409d30:	ldrb	w0, [x0, #1016]
  409d34:	cbz	w0, 409d68 <ferror@plt+0x7738>
  409d38:	ldr	x3, [sp, #88]
  409d3c:	mov	x2, x22
  409d40:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409d44:	add	x1, x1, #0xb20
  409d48:	mov	w0, w21
  409d4c:	bl	402040 <syslog@plt>
  409d50:	ldr	x0, [sp, #88]
  409d54:	bl	4023e0 <free@plt>
  409d58:	ldp	x19, x20, [sp, #16]
  409d5c:	ldp	x21, x22, [sp, #32]
  409d60:	ldp	x29, x30, [sp], #128
  409d64:	ret
  409d68:	ldr	x4, [sp, #88]
  409d6c:	mov	x3, x22
  409d70:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  409d74:	ldr	x2, [x0, #936]
  409d78:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409d7c:	add	x1, x1, #0xb28
  409d80:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  409d84:	ldr	x0, [x0, #904]
  409d88:	bl	4025e0 <fprintf@plt>
  409d8c:	b	409d50 <ferror@plt+0x7720>
  409d90:	and	w0, w0, #0xff
  409d94:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  409d98:	strb	w0, [x1, #1016]
  409d9c:	cbnz	w0, 409da4 <ferror@plt+0x7774>
  409da0:	ret
  409da4:	stp	x29, x30, [sp, #-16]!
  409da8:	mov	x29, sp
  409dac:	mov	w2, #0x18                  	// #24
  409db0:	mov	w1, #0x2                   	// #2
  409db4:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  409db8:	ldr	x0, [x0, #936]
  409dbc:	bl	402300 <openlog@plt>
  409dc0:	ldp	x29, x30, [sp], #16
  409dc4:	ret
  409dc8:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  409dcc:	ldrb	w0, [x0, #1016]
  409dd0:	cbnz	w0, 409dd8 <ferror@plt+0x77a8>
  409dd4:	ret
  409dd8:	stp	x29, x30, [sp, #-16]!
  409ddc:	mov	x29, sp
  409de0:	bl	4020e0 <closelog@plt>
  409de4:	ldp	x29, x30, [sp], #16
  409de8:	ret
  409dec:	stp	x29, x30, [sp, #-320]!
  409df0:	mov	x29, sp
  409df4:	str	x19, [sp, #16]
  409df8:	mov	w19, w0
  409dfc:	str	x2, [sp, #272]
  409e00:	str	x3, [sp, #280]
  409e04:	str	x4, [sp, #288]
  409e08:	str	x5, [sp, #296]
  409e0c:	str	x6, [sp, #304]
  409e10:	str	x7, [sp, #312]
  409e14:	str	q0, [sp, #144]
  409e18:	str	q1, [sp, #160]
  409e1c:	str	q2, [sp, #176]
  409e20:	str	q3, [sp, #192]
  409e24:	str	q4, [sp, #208]
  409e28:	str	q5, [sp, #224]
  409e2c:	str	q6, [sp, #240]
  409e30:	str	q7, [sp, #256]
  409e34:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  409e38:	ldr	w0, [x0, #868]
  409e3c:	cmp	w0, w19
  409e40:	b.ge	409e50 <ferror@plt+0x7820>  // b.tcont
  409e44:	ldr	x19, [sp, #16]
  409e48:	ldp	x29, x30, [sp], #320
  409e4c:	ret
  409e50:	add	x0, sp, #0x140
  409e54:	str	x0, [sp, #72]
  409e58:	str	x0, [sp, #80]
  409e5c:	add	x0, sp, #0x110
  409e60:	str	x0, [sp, #88]
  409e64:	mov	w0, #0xffffffd0            	// #-48
  409e68:	str	w0, [sp, #96]
  409e6c:	mov	w0, #0xffffff80            	// #-128
  409e70:	str	w0, [sp, #100]
  409e74:	ldp	x2, x3, [sp, #72]
  409e78:	stp	x2, x3, [sp, #32]
  409e7c:	ldp	x2, x3, [sp, #88]
  409e80:	stp	x2, x3, [sp, #48]
  409e84:	add	x2, sp, #0x20
  409e88:	add	x0, sp, #0x68
  409e8c:	bl	402400 <vasprintf@plt>
  409e90:	tbnz	w0, #31, 409ee4 <ferror@plt+0x78b4>
  409e94:	ldr	x0, [sp, #104]
  409e98:	cbz	x0, 409e44 <ferror@plt+0x7814>
  409e9c:	mov	w1, w19
  409ea0:	add	x0, sp, #0x70
  409ea4:	bl	409c34 <ferror@plt+0x7604>
  409ea8:	adrp	x1, 431000 <ferror@plt+0x2e9d0>
  409eac:	ldrb	w1, [x1, #1016]
  409eb0:	cbz	w1, 409eec <ferror@plt+0x78bc>
  409eb4:	ldr	x3, [sp, #104]
  409eb8:	mov	x2, x0
  409ebc:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409ec0:	add	x1, x1, #0xb20
  409ec4:	mov	w0, w19
  409ec8:	bl	402040 <syslog@plt>
  409ecc:	ldr	x0, [sp, #104]
  409ed0:	bl	4023e0 <free@plt>
  409ed4:	cmp	w19, #0x2
  409ed8:	b.gt	409e44 <ferror@plt+0x7814>
  409edc:	mov	w0, #0x1                   	// #1
  409ee0:	bl	402050 <exit@plt>
  409ee4:	str	xzr, [sp, #104]
  409ee8:	b	409e94 <ferror@plt+0x7864>
  409eec:	ldr	x4, [sp, #104]
  409ef0:	mov	x3, x0
  409ef4:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  409ef8:	ldr	x2, [x0, #936]
  409efc:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409f00:	add	x1, x1, #0xb28
  409f04:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  409f08:	ldr	x0, [x0, #904]
  409f0c:	bl	4025e0 <fprintf@plt>
  409f10:	b	409ecc <ferror@plt+0x789c>
  409f14:	stp	x29, x30, [sp, #-32]!
  409f18:	mov	x29, sp
  409f1c:	str	x19, [sp, #16]
  409f20:	mov	x19, x0
  409f24:	adrp	x2, 431000 <ferror@plt+0x2e9d0>
  409f28:	str	w1, [x2, #868]
  409f2c:	bl	40bcac <ferror@plt+0x967c>
  409f30:	mov	x2, #0x0                   	// #0
  409f34:	adrp	x1, 409000 <ferror@plt+0x69d0>
  409f38:	add	x1, x1, #0xce0
  409f3c:	mov	x0, x19
  409f40:	bl	40baac <ferror@plt+0x947c>
  409f44:	ldr	x19, [sp, #16]
  409f48:	ldp	x29, x30, [sp], #32
  409f4c:	ret
  409f50:	stp	x29, x30, [sp, #-16]!
  409f54:	mov	x29, sp
  409f58:	mov	w6, w5
  409f5c:	mov	w5, w4
  409f60:	and	w4, w3, #0xff
  409f64:	mov	x3, x2
  409f68:	mov	x2, x1
  409f6c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  409f70:	add	x1, x1, #0x408
  409f74:	bl	4025e0 <fprintf@plt>
  409f78:	lsr	w0, w0, #31
  409f7c:	ldp	x29, x30, [sp], #16
  409f80:	ret
  409f84:	stp	x29, x30, [sp, #-16]!
  409f88:	mov	x29, sp
  409f8c:	and	w3, w3, #0xff
  409f90:	adrp	x7, 41a000 <ferror@plt+0x179d0>
  409f94:	add	x7, x7, #0xb48
  409f98:	adrp	x8, 41a000 <ferror@plt+0x179d0>
  409f9c:	add	x8, x8, #0xb38
  409fa0:	cmp	w3, #0x63
  409fa4:	mov	w6, w5
  409fa8:	mov	w5, w4
  409fac:	csel	x4, x8, x7, eq  // eq = none
  409fb0:	mov	x3, x2
  409fb4:	mov	x2, x1
  409fb8:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  409fbc:	add	x1, x1, #0xb50
  409fc0:	bl	4025e0 <fprintf@plt>
  409fc4:	lsr	w0, w0, #31
  409fc8:	ldp	x29, x30, [sp], #16
  409fcc:	ret
  409fd0:	stp	x29, x30, [sp, #-64]!
  409fd4:	mov	x29, sp
  409fd8:	stp	x19, x20, [sp, #16]
  409fdc:	stp	x21, x22, [sp, #32]
  409fe0:	str	x23, [sp, #48]
  409fe4:	mov	x22, x0
  409fe8:	mov	x19, x2
  409fec:	and	w23, w3, #0xff
  409ff0:	mov	w21, w4
  409ff4:	mov	w20, w5
  409ff8:	mov	w1, #0x2f                  	// #47
  409ffc:	mov	x0, x2
  40a000:	bl	4022a0 <strrchr@plt>
  40a004:	cbz	x0, 40a02c <ferror@plt+0x79fc>
  40a008:	mov	x3, x19
  40a00c:	sub	w2, w0, w19
  40a010:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40a014:	add	x1, x1, #0xba0
  40a018:	mov	x0, x22
  40a01c:	bl	4025e0 <fprintf@plt>
  40a020:	mov	w1, w0
  40a024:	mov	w0, #0x1                   	// #1
  40a028:	tbnz	w1, #31, 40a050 <ferror@plt+0x7a20>
  40a02c:	mov	w5, w20
  40a030:	mov	w4, w21
  40a034:	mov	x3, x19
  40a038:	mov	w2, w23
  40a03c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40a040:	add	x1, x1, #0xbb8
  40a044:	mov	x0, x22
  40a048:	bl	4025e0 <fprintf@plt>
  40a04c:	lsr	w0, w0, #31
  40a050:	ldp	x19, x20, [sp, #16]
  40a054:	ldp	x21, x22, [sp, #32]
  40a058:	ldr	x23, [sp, #48]
  40a05c:	ldp	x29, x30, [sp], #64
  40a060:	ret
  40a064:	stp	x29, x30, [sp, #-48]!
  40a068:	mov	x29, sp
  40a06c:	stp	x19, x20, [sp, #16]
  40a070:	str	x21, [sp, #32]
  40a074:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  40a078:	ldr	x1, [x0, #936]
  40a07c:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  40a080:	add	x0, x0, #0xbd8
  40a084:	bl	402560 <printf@plt>
  40a088:	mov	x19, #0x0                   	// #0
  40a08c:	adrp	x20, 41b000 <ferror@plt+0x189d0>
  40a090:	add	x20, x20, #0xb8
  40a094:	adrp	x21, 41a000 <ferror@plt+0x179d0>
  40a098:	add	x21, x21, #0xcf8
  40a09c:	b	40a0ac <ferror@plt+0x7a7c>
  40a0a0:	add	x19, x19, #0x1
  40a0a4:	cmp	x19, #0x3
  40a0a8:	b.eq	40a0c8 <ferror@plt+0x7a98>  // b.none
  40a0ac:	ldr	x0, [x20, x19, lsl #3]
  40a0b0:	ldr	x2, [x0, #16]
  40a0b4:	cbz	x2, 40a0a0 <ferror@plt+0x7a70>
  40a0b8:	ldr	x1, [x0]
  40a0bc:	mov	x0, x21
  40a0c0:	bl	402560 <printf@plt>
  40a0c4:	b	40a0a0 <ferror@plt+0x7a70>
  40a0c8:	ldp	x19, x20, [sp, #16]
  40a0cc:	ldr	x21, [sp, #32]
  40a0d0:	ldp	x29, x30, [sp], #48
  40a0d4:	ret
  40a0d8:	mov	x12, #0x4210                	// #16912
  40a0dc:	sub	sp, sp, x12
  40a0e0:	stp	x29, x30, [sp]
  40a0e4:	mov	x29, sp
  40a0e8:	stp	x19, x20, [sp, #16]
  40a0ec:	stp	x21, x22, [sp, #32]
  40a0f0:	stp	x23, x24, [sp, #48]
  40a0f4:	stp	x25, x26, [sp, #64]
  40a0f8:	mov	w23, w0
  40a0fc:	mov	x22, x1
  40a100:	adrp	x19, 41b000 <ferror@plt+0x189d0>
  40a104:	add	x19, x19, #0x88
  40a108:	adrp	x26, 41a000 <ferror@plt+0x179d0>
  40a10c:	add	x26, x26, #0xd08
  40a110:	adrp	x21, 41a000 <ferror@plt+0x179d0>
  40a114:	add	x21, x21, #0xfd0
  40a118:	adrp	x20, 41b000 <ferror@plt+0x189d0>
  40a11c:	add	x20, x20, #0x50
  40a120:	adrp	x25, 41b000 <ferror@plt+0x189d0>
  40a124:	add	x25, x25, #0xb8
  40a128:	str	wzr, [sp, #4232]
  40a12c:	add	x4, sp, #0x1, lsl #12
  40a130:	add	x4, x4, #0x88
  40a134:	mov	x3, x21
  40a138:	mov	x2, x20
  40a13c:	mov	x1, x22
  40a140:	mov	w0, w23
  40a144:	bl	402350 <getopt_long@plt>
  40a148:	cmn	w0, #0x1
  40a14c:	b.eq	40a224 <ferror@plt+0x7bf4>  // b.none
  40a150:	cmp	w0, #0x68
  40a154:	b.eq	40a1f4 <ferror@plt+0x7bc4>  // b.none
  40a158:	b.gt	40a1b8 <ferror@plt+0x7b88>
  40a15c:	cmp	w0, #0x3f
  40a160:	b.eq	40a2bc <ferror@plt+0x7c8c>  // b.none
  40a164:	cmp	w0, #0x66
  40a168:	b.ne	40a200 <ferror@plt+0x7bd0>  // b.any
  40a16c:	stp	x27, x28, [sp, #80]
  40a170:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  40a174:	ldr	x0, [x0, #912]
  40a178:	str	x0, [sp, #104]
  40a17c:	mov	x24, #0x0                   	// #0
  40a180:	mov	w28, #0x0                   	// #0
  40a184:	ldr	x27, [x25, x24, lsl #3]
  40a188:	ldr	x1, [sp, #104]
  40a18c:	ldr	x0, [x27]
  40a190:	bl	402370 <strcmp@plt>
  40a194:	cmp	w0, #0x0
  40a198:	csel	x19, x19, x27, ne  // ne = any
  40a19c:	csinc	w28, w28, wzr, ne  // ne = any
  40a1a0:	add	x24, x24, #0x1
  40a1a4:	cmp	x24, #0x3
  40a1a8:	b.ne	40a184 <ferror@plt+0x7b54>  // b.any
  40a1ac:	cbz	w28, 40a1cc <ferror@plt+0x7b9c>
  40a1b0:	ldp	x27, x28, [sp, #80]
  40a1b4:	b	40a128 <ferror@plt+0x7af8>
  40a1b8:	cmp	w0, #0x6f
  40a1bc:	b.ne	40a200 <ferror@plt+0x7bd0>  // b.any
  40a1c0:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  40a1c4:	ldr	x26, [x0, #912]
  40a1c8:	b	40a128 <ferror@plt+0x7af8>
  40a1cc:	ldr	x2, [sp, #104]
  40a1d0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40a1d4:	add	x1, x1, #0xd18
  40a1d8:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  40a1dc:	ldr	x0, [x0, #904]
  40a1e0:	bl	4025e0 <fprintf@plt>
  40a1e4:	bl	40a064 <ferror@plt+0x7a34>
  40a1e8:	mov	w20, #0x1                   	// #1
  40a1ec:	ldp	x27, x28, [sp, #80]
  40a1f0:	b	40a2c0 <ferror@plt+0x7c90>
  40a1f4:	bl	40a064 <ferror@plt+0x7a34>
  40a1f8:	mov	w20, #0x0                   	// #0
  40a1fc:	b	40a2c0 <ferror@plt+0x7c90>
  40a200:	mov	w2, w0
  40a204:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40a208:	add	x1, x1, #0xd30
  40a20c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  40a210:	ldr	x0, [x0, #904]
  40a214:	bl	4025e0 <fprintf@plt>
  40a218:	bl	40a064 <ferror@plt+0x7a34>
  40a21c:	mov	w20, #0x1                   	// #1
  40a220:	b	40a2c0 <ferror@plt+0x7c90>
  40a224:	add	x0, sp, #0x4, lsl #12
  40a228:	add	x0, x0, #0x88
  40a22c:	bl	402590 <uname@plt>
  40a230:	tbnz	w0, #31, 40a2e4 <ferror@plt+0x7cb4>
  40a234:	add	x3, sp, #0x4, lsl #12
  40a238:	add	x3, x3, #0x10a
  40a23c:	adrp	x2, 41a000 <ferror@plt+0x179d0>
  40a240:	add	x2, x2, #0xd70
  40a244:	mov	x1, #0x1000                	// #4096
  40a248:	add	x0, sp, #0x3, lsl #12
  40a24c:	add	x0, x0, #0x88
  40a250:	bl	402150 <snprintf@plt>
  40a254:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40a258:	add	x1, x1, #0xd90
  40a25c:	add	x0, sp, #0x3, lsl #12
  40a260:	add	x0, x0, #0x88
  40a264:	bl	402190 <fopen@plt>
  40a268:	mov	x22, x0
  40a26c:	cbz	x0, 40a308 <ferror@plt+0x7cd8>
  40a270:	mov	w1, #0x1ed                 	// #493
  40a274:	mov	x0, x26
  40a278:	bl	40b810 <ferror@plt+0x91e0>
  40a27c:	tbnz	w0, #31, 40a360 <ferror@plt+0x7d30>
  40a280:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40a284:	add	x1, x1, #0xe50
  40a288:	mov	x0, x26
  40a28c:	bl	402190 <fopen@plt>
  40a290:	mov	x21, x0
  40a294:	mov	w20, #0x0                   	// #0
  40a298:	cbnz	x0, 40a3b8 <ferror@plt+0x7d88>
  40a29c:	mov	x2, x26
  40a2a0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40a2a4:	add	x1, x1, #0xe58
  40a2a8:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  40a2ac:	ldr	x0, [x0, #904]
  40a2b0:	bl	4025e0 <fprintf@plt>
  40a2b4:	mov	w20, #0x1                   	// #1
  40a2b8:	b	40a380 <ferror@plt+0x7d50>
  40a2bc:	mov	w20, #0x1                   	// #1
  40a2c0:	mov	w0, w20
  40a2c4:	ldp	x19, x20, [sp, #16]
  40a2c8:	ldp	x21, x22, [sp, #32]
  40a2cc:	ldp	x23, x24, [sp, #48]
  40a2d0:	ldp	x25, x26, [sp, #64]
  40a2d4:	ldp	x29, x30, [sp]
  40a2d8:	mov	x12, #0x4210                	// #16912
  40a2dc:	add	sp, sp, x12
  40a2e0:	ret
  40a2e4:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  40a2e8:	ldr	x3, [x0, #904]
  40a2ec:	mov	x2, #0x15                  	// #21
  40a2f0:	mov	x1, #0x1                   	// #1
  40a2f4:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  40a2f8:	add	x0, x0, #0xd58
  40a2fc:	bl	402440 <fwrite@plt>
  40a300:	mov	w20, #0x1                   	// #1
  40a304:	b	40a2c0 <ferror@plt+0x7c90>
  40a308:	bl	402580 <__errno_location@plt>
  40a30c:	ldr	w0, [x0]
  40a310:	cmp	w0, #0x2
  40a314:	b.eq	40a33c <ferror@plt+0x7d0c>  // b.none
  40a318:	add	x2, sp, #0x4, lsl #12
  40a31c:	add	x2, x2, #0x10a
  40a320:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40a324:	add	x1, x1, #0xdd8
  40a328:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  40a32c:	ldr	x0, [x0, #904]
  40a330:	bl	4025e0 <fprintf@plt>
  40a334:	mov	w20, #0x1                   	// #1
  40a338:	b	40a2c0 <ferror@plt+0x7c90>
  40a33c:	add	x2, sp, #0x4, lsl #12
  40a340:	add	x2, x2, #0x10a
  40a344:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40a348:	add	x1, x1, #0xd98
  40a34c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  40a350:	ldr	x0, [x0, #904]
  40a354:	bl	4025e0 <fprintf@plt>
  40a358:	mov	w20, #0x0                   	// #0
  40a35c:	b	40a2c0 <ferror@plt+0x7c90>
  40a360:	mov	x2, x26
  40a364:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40a368:	add	x1, x1, #0xe18
  40a36c:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  40a370:	ldr	x0, [x0, #904]
  40a374:	bl	4025e0 <fprintf@plt>
  40a378:	mov	w20, #0x1                   	// #1
  40a37c:	mov	x21, #0x0                   	// #0
  40a380:	mov	x0, x22
  40a384:	bl	402160 <fclose@plt>
  40a388:	cbz	x21, 40a2c0 <ferror@plt+0x7c90>
  40a38c:	mov	x0, x21
  40a390:	bl	402160 <fclose@plt>
  40a394:	b	40a2c0 <ferror@plt+0x7c90>
  40a398:	add	x2, sp, #0x2, lsl #12
  40a39c:	add	x2, x2, #0x88
  40a3a0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40a3a4:	add	x1, x1, #0xe90
  40a3a8:	adrp	x0, 431000 <ferror@plt+0x2e9d0>
  40a3ac:	ldr	x0, [x0, #904]
  40a3b0:	bl	4025e0 <fprintf@plt>
  40a3b4:	mov	w20, #0x1                   	// #1
  40a3b8:	mov	x2, x22
  40a3bc:	mov	w1, #0x1000                	// #4096
  40a3c0:	add	x0, sp, #0x2, lsl #12
  40a3c4:	add	x0, x0, #0x88
  40a3c8:	bl	4025f0 <fgets@plt>
  40a3cc:	cbz	x0, 40a380 <ferror@plt+0x7d50>
  40a3d0:	add	x0, sp, #0x2, lsl #12
  40a3d4:	add	x0, x0, #0x10
  40a3d8:	ldrb	w0, [x0, #120]
  40a3dc:	cmp	w0, #0x23
  40a3e0:	b.eq	40a3b8 <ferror@plt+0x7d88>  // b.none
  40a3e4:	add	x6, sp, #0x84
  40a3e8:	add	x5, sp, #0x80
  40a3ec:	add	x4, sp, #0x7f
  40a3f0:	add	x3, sp, #0x1, lsl #12
  40a3f4:	add	x3, x3, #0x88
  40a3f8:	add	x2, sp, #0x88
  40a3fc:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40a400:	add	x1, x1, #0xe80
  40a404:	add	x0, sp, #0x2, lsl #12
  40a408:	add	x0, x0, #0x88
  40a40c:	bl	4024f0 <__isoc99_sscanf@plt>
  40a410:	cmp	w0, #0x5
  40a414:	b.ne	40a398 <ferror@plt+0x7d68>  // b.any
  40a418:	ldrb	w3, [sp, #127]
  40a41c:	sub	w0, w3, #0x62
  40a420:	and	w0, w0, #0xff
  40a424:	cmp	w0, #0x1
  40a428:	b.hi	40a398 <ferror@plt+0x7d68>  // b.pmore
  40a42c:	ldr	x6, [x19, #8]
  40a430:	ldr	w5, [sp, #132]
  40a434:	ldr	w4, [sp, #128]
  40a438:	add	x2, sp, #0x1, lsl #12
  40a43c:	add	x2, x2, #0x88
  40a440:	add	x1, sp, #0x88
  40a444:	mov	x0, x21
  40a448:	blr	x6
  40a44c:	b	40a3b8 <ferror@plt+0x7d88>
  40a450:	stp	x29, x30, [sp, #-32]!
  40a454:	mov	x29, sp
  40a458:	stp	x19, x20, [sp, #16]
  40a45c:	mov	x19, x0
  40a460:	mov	x20, x1
  40a464:	lsl	x1, x1, #3
  40a468:	ldr	x0, [x0]
  40a46c:	bl	402230 <realloc@plt>
  40a470:	cbz	x0, 40a48c <ferror@plt+0x7e5c>
  40a474:	str	x0, [x19]
  40a478:	str	x20, [x19, #16]
  40a47c:	mov	w0, #0x0                   	// #0
  40a480:	ldp	x19, x20, [sp, #16]
  40a484:	ldp	x29, x30, [sp], #32
  40a488:	ret
  40a48c:	mov	w0, #0xfffffff4            	// #-12
  40a490:	b	40a480 <ferror@plt+0x7e50>
  40a494:	cbz	x1, 40a4ac <ferror@plt+0x7e7c>
  40a498:	str	xzr, [x0]
  40a49c:	str	xzr, [x0, #8]
  40a4a0:	str	xzr, [x0, #16]
  40a4a4:	str	x1, [x0, #24]
  40a4a8:	ret
  40a4ac:	stp	x29, x30, [sp, #-16]!
  40a4b0:	mov	x29, sp
  40a4b4:	adrp	x3, 41b000 <ferror@plt+0x189d0>
  40a4b8:	add	x3, x3, #0xf0
  40a4bc:	mov	w2, #0x2a                  	// #42
  40a4c0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40a4c4:	add	x1, x1, #0xd0
  40a4c8:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40a4cc:	add	x0, x0, #0xe0
  40a4d0:	bl	402570 <__assert_fail@plt>
  40a4d4:	stp	x29, x30, [sp, #-32]!
  40a4d8:	mov	x29, sp
  40a4dc:	stp	x19, x20, [sp, #16]
  40a4e0:	mov	x19, x0
  40a4e4:	mov	x20, x1
  40a4e8:	ldr	x1, [x0, #16]
  40a4ec:	ldr	x0, [x0, #8]
  40a4f0:	add	x0, x0, #0x1
  40a4f4:	cmp	x0, x1
  40a4f8:	b.cs	40a520 <ferror@plt+0x7ef0>  // b.hs, b.nlast
  40a4fc:	ldr	x0, [x19, #8]
  40a500:	ldr	x1, [x19]
  40a504:	str	x20, [x1, x0, lsl #3]
  40a508:	ldr	x1, [x19, #8]
  40a50c:	add	x1, x1, #0x1
  40a510:	str	x1, [x19, #8]
  40a514:	ldp	x19, x20, [sp, #16]
  40a518:	ldp	x29, x30, [sp], #32
  40a51c:	ret
  40a520:	ldr	x0, [x19, #24]
  40a524:	add	x1, x1, x0
  40a528:	mov	x0, x19
  40a52c:	bl	40a450 <ferror@plt+0x7e20>
  40a530:	tbz	w0, #31, 40a4fc <ferror@plt+0x7ecc>
  40a534:	b	40a514 <ferror@plt+0x7ee4>
  40a538:	ldr	x2, [x0]
  40a53c:	ldr	x4, [x0, #8]
  40a540:	add	x4, x2, x4, lsl #3
  40a544:	cmp	x2, x4
  40a548:	b.cs	40a564 <ferror@plt+0x7f34>  // b.hs, b.nlast
  40a54c:	ldr	x3, [x2]
  40a550:	cmp	x3, x1
  40a554:	b.eq	40a578 <ferror@plt+0x7f48>  // b.none
  40a558:	add	x2, x2, #0x8
  40a55c:	cmp	x4, x2
  40a560:	b.hi	40a54c <ferror@plt+0x7f1c>  // b.pmore
  40a564:	stp	x29, x30, [sp, #-16]!
  40a568:	mov	x29, sp
  40a56c:	bl	40a4d4 <ferror@plt+0x7ea4>
  40a570:	ldp	x29, x30, [sp], #16
  40a574:	ret
  40a578:	mov	w0, #0xffffffef            	// #-17
  40a57c:	ret
  40a580:	stp	x29, x30, [sp, #-32]!
  40a584:	mov	x29, sp
  40a588:	str	x19, [sp, #16]
  40a58c:	mov	x19, x0
  40a590:	ldr	x0, [x0]
  40a594:	bl	4023e0 <free@plt>
  40a598:	str	xzr, [x19, #8]
  40a59c:	str	xzr, [x19, #16]
  40a5a0:	ldr	x19, [sp, #16]
  40a5a4:	ldp	x29, x30, [sp], #32
  40a5a8:	ret
  40a5ac:	stp	x29, x30, [sp, #-16]!
  40a5b0:	mov	x29, sp
  40a5b4:	mov	x3, x1
  40a5b8:	mov	x2, #0x8                   	// #8
  40a5bc:	ldr	x1, [x0, #8]
  40a5c0:	ldr	x0, [x0]
  40a5c4:	bl	402110 <qsort@plt>
  40a5c8:	ldp	x29, x30, [sp], #16
  40a5cc:	ret
  40a5d0:	stp	x29, x30, [sp, #-32]!
  40a5d4:	mov	x29, sp
  40a5d8:	stp	x19, x20, [sp, #16]
  40a5dc:	mov	x20, x1
  40a5e0:	sub	w0, w0, #0x1
  40a5e4:	clz	w0, w0
  40a5e8:	neg	w0, w0
  40a5ec:	mov	w19, #0x1                   	// #1
  40a5f0:	lsl	w19, w19, w0
  40a5f4:	ubfiz	x1, x19, #4, #32
  40a5f8:	add	x1, x1, #0x18
  40a5fc:	mov	x0, #0x1                   	// #1
  40a600:	bl	402210 <calloc@plt>
  40a604:	cbz	x0, 40a620 <ferror@plt+0x7ff0>
  40a608:	str	w19, [x0, #8]
  40a60c:	str	x20, [x0, #16]
  40a610:	cmp	w19, #0x1f
  40a614:	b.hi	40a62c <ferror@plt+0x7ffc>  // b.pmore
  40a618:	mov	w1, #0x4                   	// #4
  40a61c:	str	w1, [x0, #4]
  40a620:	ldp	x19, x20, [sp, #16]
  40a624:	ldp	x29, x30, [sp], #32
  40a628:	ret
  40a62c:	lsr	w1, w19, #5
  40a630:	cmp	w19, #0x820
  40a634:	mov	w2, #0x40                  	// #64
  40a638:	csel	w1, w1, w2, cc  // cc = lo, ul, last
  40a63c:	str	w1, [x0, #4]
  40a640:	b	40a620 <ferror@plt+0x7ff0>
  40a644:	cbz	x0, 40a6d8 <ferror@plt+0x80a8>
  40a648:	stp	x29, x30, [sp, #-64]!
  40a64c:	mov	x29, sp
  40a650:	stp	x19, x20, [sp, #16]
  40a654:	stp	x21, x22, [sp, #32]
  40a658:	str	x23, [sp, #48]
  40a65c:	mov	x20, x0
  40a660:	add	x22, x0, #0x18
  40a664:	ldr	w23, [x0, #8]
  40a668:	add	x23, x22, x23, lsl #4
  40a66c:	cmp	x22, x23
  40a670:	b.cc	40a6a0 <ferror@plt+0x8070>  // b.lo, b.ul, b.last
  40a674:	mov	x0, x20
  40a678:	bl	4023e0 <free@plt>
  40a67c:	ldp	x19, x20, [sp, #16]
  40a680:	ldp	x21, x22, [sp, #32]
  40a684:	ldr	x23, [sp, #48]
  40a688:	ldp	x29, x30, [sp], #64
  40a68c:	ret
  40a690:	ldr	x0, [x22], #16
  40a694:	bl	4023e0 <free@plt>
  40a698:	cmp	x23, x22
  40a69c:	b.ls	40a674 <ferror@plt+0x8044>  // b.plast
  40a6a0:	ldr	x0, [x20, #16]
  40a6a4:	cbz	x0, 40a690 <ferror@plt+0x8060>
  40a6a8:	ldr	x19, [x22]
  40a6ac:	ldr	w21, [x22, #8]
  40a6b0:	add	x21, x19, x21, lsl #4
  40a6b4:	cmp	x19, x21
  40a6b8:	b.cs	40a690 <ferror@plt+0x8060>  // b.hs, b.nlast
  40a6bc:	ldr	x1, [x20, #16]
  40a6c0:	ldr	x0, [x19, #8]
  40a6c4:	blr	x1
  40a6c8:	add	x19, x19, #0x10
  40a6cc:	cmp	x21, x19
  40a6d0:	b.hi	40a6bc <ferror@plt+0x808c>  // b.pmore
  40a6d4:	b	40a690 <ferror@plt+0x8060>
  40a6d8:	ret
  40a6dc:	stp	x29, x30, [sp, #-80]!
  40a6e0:	mov	x29, sp
  40a6e4:	stp	x19, x20, [sp, #16]
  40a6e8:	stp	x21, x22, [sp, #32]
  40a6ec:	stp	x23, x24, [sp, #48]
  40a6f0:	str	x25, [sp, #64]
  40a6f4:	mov	x20, x0
  40a6f8:	mov	x19, x1
  40a6fc:	mov	x21, x2
  40a700:	mov	x0, x1
  40a704:	bl	402020 <strlen@plt>
  40a708:	mov	w3, w0
  40a70c:	and	w5, w0, #0x3
  40a710:	cmp	w0, #0x3
  40a714:	b.ls	40a7ec <ferror@plt+0x81bc>  // b.plast
  40a718:	lsr	w1, w0, #2
  40a71c:	sub	w4, w1, #0x1
  40a720:	add	x4, x4, #0x1
  40a724:	add	x4, x19, x4, lsl #2
  40a728:	mov	x0, x19
  40a72c:	ldrh	w1, [x0]
  40a730:	add	w1, w1, w3
  40a734:	ldrh	w3, [x0, #2]
  40a738:	lsl	w2, w1, #16
  40a73c:	eor	w3, w2, w3, lsl #11
  40a740:	eor	w3, w1, w3
  40a744:	add	x0, x0, #0x4
  40a748:	add	w3, w3, w3, lsr #11
  40a74c:	cmp	x0, x4
  40a750:	b.ne	40a72c <ferror@plt+0x80fc>  // b.any
  40a754:	cmp	w5, #0x2
  40a758:	b.eq	40a814 <ferror@plt+0x81e4>  // b.none
  40a75c:	cmp	w5, #0x3
  40a760:	b.eq	40a7f4 <ferror@plt+0x81c4>  // b.none
  40a764:	cmp	w5, #0x1
  40a768:	b.eq	40a828 <ferror@plt+0x81f8>  // b.none
  40a76c:	eor	w3, w3, w3, lsl #3
  40a770:	add	w3, w3, w3, lsr #5
  40a774:	eor	w3, w3, w3, lsl #4
  40a778:	add	w3, w3, w3, lsr #17
  40a77c:	eor	w3, w3, w3, lsl #25
  40a780:	add	x23, x20, #0x18
  40a784:	ldr	w22, [x20, #8]
  40a788:	sub	w22, w22, #0x1
  40a78c:	add	w3, w3, w3, lsr #6
  40a790:	and	w3, w22, w3
  40a794:	lsl	x22, x3, #4
  40a798:	add	x25, x23, x22
  40a79c:	ldr	w1, [x25, #12]
  40a7a0:	ldr	w0, [x25, #8]
  40a7a4:	add	w0, w0, #0x1
  40a7a8:	cmp	w0, w1
  40a7ac:	b.cs	40a83c <ferror@plt+0x820c>  // b.hs, b.nlast
  40a7b0:	ldr	x23, [x23, x22]
  40a7b4:	ldr	w24, [x25, #8]
  40a7b8:	add	x24, x23, x24, lsl #4
  40a7bc:	cmp	x23, x24
  40a7c0:	b.cs	40a8a0 <ferror@plt+0x8270>  // b.hs, b.nlast
  40a7c4:	ldr	x1, [x23]
  40a7c8:	mov	x0, x19
  40a7cc:	bl	402370 <strcmp@plt>
  40a7d0:	mov	w22, w0
  40a7d4:	cbz	w0, 40a874 <ferror@plt+0x8244>
  40a7d8:	tbnz	w0, #31, 40a890 <ferror@plt+0x8260>
  40a7dc:	add	x23, x23, #0x10
  40a7e0:	cmp	x24, x23
  40a7e4:	b.hi	40a7c4 <ferror@plt+0x8194>  // b.pmore
  40a7e8:	b	40a8a0 <ferror@plt+0x8270>
  40a7ec:	mov	x4, x19
  40a7f0:	b	40a754 <ferror@plt+0x8124>
  40a7f4:	ldrh	w0, [x4]
  40a7f8:	add	w0, w0, w3
  40a7fc:	ldrb	w3, [x4, #2]
  40a800:	lsl	w1, w0, #16
  40a804:	eor	w3, w1, w3, lsl #18
  40a808:	eor	w3, w3, w0
  40a80c:	add	w3, w3, w3, lsr #11
  40a810:	b	40a76c <ferror@plt+0x813c>
  40a814:	ldrh	w0, [x4]
  40a818:	add	w3, w0, w3
  40a81c:	eor	w3, w3, w3, lsl #11
  40a820:	add	w3, w3, w3, lsr #17
  40a824:	b	40a76c <ferror@plt+0x813c>
  40a828:	ldrb	w0, [x4]
  40a82c:	add	w3, w0, w3
  40a830:	eor	w3, w3, w3, lsl #10
  40a834:	add	w3, w3, w3, lsr #1
  40a838:	b	40a76c <ferror@plt+0x813c>
  40a83c:	ldr	w0, [x20, #4]
  40a840:	add	w24, w1, w0
  40a844:	add	w1, w1, w0
  40a848:	lsl	x1, x1, #4
  40a84c:	ldr	x0, [x23, x22]
  40a850:	bl	402230 <realloc@plt>
  40a854:	cbz	x0, 40a864 <ferror@plt+0x8234>
  40a858:	str	x0, [x23, x22]
  40a85c:	str	w24, [x25, #12]
  40a860:	b	40a7b0 <ferror@plt+0x8180>
  40a864:	bl	402580 <__errno_location@plt>
  40a868:	ldr	w22, [x0]
  40a86c:	neg	w22, w22
  40a870:	b	40a8c4 <ferror@plt+0x8294>
  40a874:	ldr	x1, [x20, #16]
  40a878:	cbz	x1, 40a884 <ferror@plt+0x8254>
  40a87c:	ldr	x0, [x23, #8]
  40a880:	blr	x1
  40a884:	str	x19, [x23]
  40a888:	str	x21, [x23, #8]
  40a88c:	b	40a8c4 <ferror@plt+0x8294>
  40a890:	sub	x2, x24, x23
  40a894:	mov	x1, x23
  40a898:	add	x0, x23, #0x10
  40a89c:	bl	401ff0 <memmove@plt>
  40a8a0:	str	x19, [x23]
  40a8a4:	str	x21, [x23, #8]
  40a8a8:	ldr	w0, [x25, #8]
  40a8ac:	add	w0, w0, #0x1
  40a8b0:	str	w0, [x25, #8]
  40a8b4:	ldr	w0, [x20]
  40a8b8:	add	w0, w0, #0x1
  40a8bc:	str	w0, [x20]
  40a8c0:	mov	w22, #0x0                   	// #0
  40a8c4:	mov	w0, w22
  40a8c8:	ldp	x19, x20, [sp, #16]
  40a8cc:	ldp	x21, x22, [sp, #32]
  40a8d0:	ldp	x23, x24, [sp, #48]
  40a8d4:	ldr	x25, [sp, #64]
  40a8d8:	ldp	x29, x30, [sp], #80
  40a8dc:	ret
  40a8e0:	stp	x29, x30, [sp, #-80]!
  40a8e4:	mov	x29, sp
  40a8e8:	stp	x19, x20, [sp, #16]
  40a8ec:	stp	x21, x22, [sp, #32]
  40a8f0:	stp	x23, x24, [sp, #48]
  40a8f4:	mov	x20, x0
  40a8f8:	mov	x19, x1
  40a8fc:	mov	x21, x2
  40a900:	mov	x0, x1
  40a904:	bl	402020 <strlen@plt>
  40a908:	mov	w3, w0
  40a90c:	and	w5, w0, #0x3
  40a910:	cmp	w0, #0x3
  40a914:	b.ls	40a9e8 <ferror@plt+0x83b8>  // b.plast
  40a918:	lsr	w1, w0, #2
  40a91c:	sub	w4, w1, #0x1
  40a920:	add	x4, x4, #0x1
  40a924:	add	x4, x19, x4, lsl #2
  40a928:	mov	x0, x19
  40a92c:	ldrh	w1, [x0]
  40a930:	add	w1, w1, w3
  40a934:	ldrh	w3, [x0, #2]
  40a938:	lsl	w2, w1, #16
  40a93c:	eor	w3, w2, w3, lsl #11
  40a940:	eor	w3, w1, w3
  40a944:	add	x0, x0, #0x4
  40a948:	add	w3, w3, w3, lsr #11
  40a94c:	cmp	x0, x4
  40a950:	b.ne	40a92c <ferror@plt+0x82fc>  // b.any
  40a954:	cmp	w5, #0x2
  40a958:	b.eq	40aa10 <ferror@plt+0x83e0>  // b.none
  40a95c:	cmp	w5, #0x3
  40a960:	b.eq	40a9f0 <ferror@plt+0x83c0>  // b.none
  40a964:	cmp	w5, #0x1
  40a968:	b.eq	40aa24 <ferror@plt+0x83f4>  // b.none
  40a96c:	eor	w3, w3, w3, lsl #3
  40a970:	add	w3, w3, w3, lsr #5
  40a974:	eor	w3, w3, w3, lsl #4
  40a978:	add	w3, w3, w3, lsr #17
  40a97c:	eor	w3, w3, w3, lsl #25
  40a980:	add	x23, x20, #0x18
  40a984:	ldr	w22, [x20, #8]
  40a988:	sub	w22, w22, #0x1
  40a98c:	add	w3, w3, w3, lsr #6
  40a990:	and	w3, w22, w3
  40a994:	lsl	x22, x3, #4
  40a998:	add	x24, x23, x22
  40a99c:	ldr	w1, [x24, #12]
  40a9a0:	ldr	w0, [x24, #8]
  40a9a4:	add	w0, w0, #0x1
  40a9a8:	cmp	w0, w1
  40a9ac:	b.cs	40aa38 <ferror@plt+0x8408>  // b.hs, b.nlast
  40a9b0:	ldr	x22, [x23, x22]
  40a9b4:	ldr	w23, [x24, #8]
  40a9b8:	add	x23, x22, x23, lsl #4
  40a9bc:	cmp	x22, x23
  40a9c0:	b.cs	40aa8c <ferror@plt+0x845c>  // b.hs, b.nlast
  40a9c4:	ldr	x1, [x22]
  40a9c8:	mov	x0, x19
  40a9cc:	bl	402370 <strcmp@plt>
  40a9d0:	cbz	w0, 40aac4 <ferror@plt+0x8494>
  40a9d4:	tbnz	w0, #31, 40aa7c <ferror@plt+0x844c>
  40a9d8:	add	x22, x22, #0x10
  40a9dc:	cmp	x23, x22
  40a9e0:	b.hi	40a9c4 <ferror@plt+0x8394>  // b.pmore
  40a9e4:	b	40aa8c <ferror@plt+0x845c>
  40a9e8:	mov	x4, x19
  40a9ec:	b	40a954 <ferror@plt+0x8324>
  40a9f0:	ldrh	w0, [x4]
  40a9f4:	add	w0, w0, w3
  40a9f8:	ldrb	w3, [x4, #2]
  40a9fc:	lsl	w1, w0, #16
  40aa00:	eor	w3, w1, w3, lsl #18
  40aa04:	eor	w3, w3, w0
  40aa08:	add	w3, w3, w3, lsr #11
  40aa0c:	b	40a96c <ferror@plt+0x833c>
  40aa10:	ldrh	w0, [x4]
  40aa14:	add	w3, w0, w3
  40aa18:	eor	w3, w3, w3, lsl #11
  40aa1c:	add	w3, w3, w3, lsr #17
  40aa20:	b	40a96c <ferror@plt+0x833c>
  40aa24:	ldrb	w0, [x4]
  40aa28:	add	w3, w0, w3
  40aa2c:	eor	w3, w3, w3, lsl #10
  40aa30:	add	w3, w3, w3, lsr #1
  40aa34:	b	40a96c <ferror@plt+0x833c>
  40aa38:	str	x25, [sp, #64]
  40aa3c:	ldr	w0, [x20, #4]
  40aa40:	add	w25, w1, w0
  40aa44:	add	w1, w1, w0
  40aa48:	lsl	x1, x1, #4
  40aa4c:	ldr	x0, [x23, x22]
  40aa50:	bl	402230 <realloc@plt>
  40aa54:	cbz	x0, 40aa68 <ferror@plt+0x8438>
  40aa58:	str	x0, [x23, x22]
  40aa5c:	str	w25, [x24, #12]
  40aa60:	ldr	x25, [sp, #64]
  40aa64:	b	40a9b0 <ferror@plt+0x8380>
  40aa68:	bl	402580 <__errno_location@plt>
  40aa6c:	ldr	w0, [x0]
  40aa70:	neg	w0, w0
  40aa74:	ldr	x25, [sp, #64]
  40aa78:	b	40aab0 <ferror@plt+0x8480>
  40aa7c:	sub	x2, x23, x22
  40aa80:	mov	x1, x22
  40aa84:	add	x0, x22, #0x10
  40aa88:	bl	401ff0 <memmove@plt>
  40aa8c:	str	x19, [x22]
  40aa90:	str	x21, [x22, #8]
  40aa94:	ldr	w0, [x24, #8]
  40aa98:	add	w0, w0, #0x1
  40aa9c:	str	w0, [x24, #8]
  40aaa0:	ldr	w0, [x20]
  40aaa4:	add	w0, w0, #0x1
  40aaa8:	str	w0, [x20]
  40aaac:	mov	w0, #0x0                   	// #0
  40aab0:	ldp	x19, x20, [sp, #16]
  40aab4:	ldp	x21, x22, [sp, #32]
  40aab8:	ldp	x23, x24, [sp, #48]
  40aabc:	ldp	x29, x30, [sp], #80
  40aac0:	ret
  40aac4:	mov	w0, #0xffffffef            	// #-17
  40aac8:	b	40aab0 <ferror@plt+0x8480>
  40aacc:	stp	x29, x30, [sp, #-64]!
  40aad0:	mov	x29, sp
  40aad4:	stp	x19, x20, [sp, #16]
  40aad8:	stp	x21, x22, [sp, #32]
  40aadc:	stp	x23, x24, [sp, #48]
  40aae0:	mov	x20, x0
  40aae4:	mov	x19, x1
  40aae8:	mov	x0, x1
  40aaec:	bl	402020 <strlen@plt>
  40aaf0:	mov	w2, w0
  40aaf4:	and	w5, w0, #0x3
  40aaf8:	cmp	w0, #0x3
  40aafc:	b.ls	40ab94 <ferror@plt+0x8564>  // b.plast
  40ab00:	lsr	w1, w0, #2
  40ab04:	sub	w4, w1, #0x1
  40ab08:	add	x4, x4, #0x1
  40ab0c:	add	x4, x19, x4, lsl #2
  40ab10:	mov	x0, x19
  40ab14:	ldrh	w1, [x0]
  40ab18:	add	w1, w1, w2
  40ab1c:	ldrh	w2, [x0, #2]
  40ab20:	lsl	w3, w1, #16
  40ab24:	eor	w2, w3, w2, lsl #11
  40ab28:	eor	w2, w1, w2
  40ab2c:	add	x0, x0, #0x4
  40ab30:	add	w2, w2, w2, lsr #11
  40ab34:	cmp	x0, x4
  40ab38:	b.ne	40ab14 <ferror@plt+0x84e4>  // b.any
  40ab3c:	cmp	w5, #0x2
  40ab40:	b.eq	40abbc <ferror@plt+0x858c>  // b.none
  40ab44:	cmp	w5, #0x3
  40ab48:	b.eq	40ab9c <ferror@plt+0x856c>  // b.none
  40ab4c:	cmp	w5, #0x1
  40ab50:	b.eq	40abd0 <ferror@plt+0x85a0>  // b.none
  40ab54:	eor	w2, w2, w2, lsl #3
  40ab58:	add	w2, w2, w2, lsr #5
  40ab5c:	eor	w2, w2, w2, lsl #4
  40ab60:	add	w2, w2, w2, lsr #17
  40ab64:	eor	w2, w2, w2, lsl #25
  40ab68:	add	x1, x20, #0x18
  40ab6c:	ldr	w0, [x20, #8]
  40ab70:	sub	w0, w0, #0x1
  40ab74:	add	w2, w2, w2, lsr #6
  40ab78:	and	w2, w0, w2
  40ab7c:	lsl	x2, x2, #4
  40ab80:	add	x0, x1, x2
  40ab84:	ldr	x23, [x1, x2]
  40ab88:	ldr	w22, [x0, #8]
  40ab8c:	mov	x21, #0x0                   	// #0
  40ab90:	b	40abe8 <ferror@plt+0x85b8>
  40ab94:	mov	x4, x19
  40ab98:	b	40ab3c <ferror@plt+0x850c>
  40ab9c:	ldrh	w0, [x4]
  40aba0:	add	w0, w0, w2
  40aba4:	ldrb	w2, [x4, #2]
  40aba8:	lsl	w1, w0, #16
  40abac:	eor	w2, w1, w2, lsl #18
  40abb0:	eor	w2, w2, w0
  40abb4:	add	w2, w2, w2, lsr #11
  40abb8:	b	40ab54 <ferror@plt+0x8524>
  40abbc:	ldrh	w0, [x4]
  40abc0:	add	w2, w0, w2
  40abc4:	eor	w2, w2, w2, lsl #11
  40abc8:	add	w2, w2, w2, lsr #17
  40abcc:	b	40ab54 <ferror@plt+0x8524>
  40abd0:	ldrb	w0, [x4]
  40abd4:	add	w2, w0, w2
  40abd8:	eor	w2, w2, w2, lsl #10
  40abdc:	add	w2, w2, w2, lsr #1
  40abe0:	b	40ab54 <ferror@plt+0x8524>
  40abe4:	mov	x22, x20
  40abe8:	cmp	x22, x21
  40abec:	b.ls	40ac20 <ferror@plt+0x85f0>  // b.plast
  40abf0:	add	x20, x22, x21
  40abf4:	lsr	x20, x20, #1
  40abf8:	lsl	x0, x20, #4
  40abfc:	add	x24, x23, x0
  40ac00:	ldr	x1, [x23, x0]
  40ac04:	mov	x0, x19
  40ac08:	bl	402370 <strcmp@plt>
  40ac0c:	tbnz	w0, #31, 40abe4 <ferror@plt+0x85b4>
  40ac10:	cmp	w0, #0x0
  40ac14:	b.le	40ac28 <ferror@plt+0x85f8>
  40ac18:	add	x21, x20, #0x1
  40ac1c:	b	40abe8 <ferror@plt+0x85b8>
  40ac20:	mov	x0, #0x0                   	// #0
  40ac24:	b	40ac2c <ferror@plt+0x85fc>
  40ac28:	ldr	x0, [x24, #8]
  40ac2c:	ldp	x19, x20, [sp, #16]
  40ac30:	ldp	x21, x22, [sp, #32]
  40ac34:	ldp	x23, x24, [sp, #48]
  40ac38:	ldp	x29, x30, [sp], #64
  40ac3c:	ret
  40ac40:	stp	x29, x30, [sp, #-96]!
  40ac44:	mov	x29, sp
  40ac48:	stp	x19, x20, [sp, #16]
  40ac4c:	stp	x21, x22, [sp, #32]
  40ac50:	stp	x23, x24, [sp, #48]
  40ac54:	stp	x25, x26, [sp, #64]
  40ac58:	stp	x27, x28, [sp, #80]
  40ac5c:	mov	x20, x0
  40ac60:	mov	x19, x1
  40ac64:	mov	x0, x1
  40ac68:	bl	402020 <strlen@plt>
  40ac6c:	mov	w2, w0
  40ac70:	and	w5, w0, #0x3
  40ac74:	cmp	w0, #0x3
  40ac78:	b.ls	40ad10 <ferror@plt+0x86e0>  // b.plast
  40ac7c:	lsr	w1, w0, #2
  40ac80:	sub	w4, w1, #0x1
  40ac84:	add	x4, x4, #0x1
  40ac88:	add	x4, x19, x4, lsl #2
  40ac8c:	mov	x0, x19
  40ac90:	ldrh	w1, [x0]
  40ac94:	add	w1, w1, w2
  40ac98:	ldrh	w2, [x0, #2]
  40ac9c:	lsl	w3, w1, #16
  40aca0:	eor	w2, w3, w2, lsl #11
  40aca4:	eor	w2, w1, w2
  40aca8:	add	x0, x0, #0x4
  40acac:	add	w2, w2, w2, lsr #11
  40acb0:	cmp	x0, x4
  40acb4:	b.ne	40ac90 <ferror@plt+0x8660>  // b.any
  40acb8:	cmp	w5, #0x2
  40acbc:	b.eq	40ad38 <ferror@plt+0x8708>  // b.none
  40acc0:	cmp	w5, #0x3
  40acc4:	b.eq	40ad18 <ferror@plt+0x86e8>  // b.none
  40acc8:	cmp	w5, #0x1
  40accc:	b.eq	40ad4c <ferror@plt+0x871c>  // b.none
  40acd0:	eor	w2, w2, w2, lsl #3
  40acd4:	add	w2, w2, w2, lsr #5
  40acd8:	eor	w2, w2, w2, lsl #4
  40acdc:	add	w2, w2, w2, lsr #17
  40ace0:	eor	w2, w2, w2, lsl #25
  40ace4:	add	x26, x20, #0x18
  40ace8:	ldr	w27, [x20, #8]
  40acec:	sub	w27, w27, #0x1
  40acf0:	add	w2, w2, w2, lsr #6
  40acf4:	and	w2, w27, w2
  40acf8:	lsl	x27, x2, #4
  40acfc:	add	x28, x26, x27
  40ad00:	ldr	x24, [x26, x27]
  40ad04:	ldr	w23, [x28, #8]
  40ad08:	mov	x22, #0x0                   	// #0
  40ad0c:	b	40ad64 <ferror@plt+0x8734>
  40ad10:	mov	x4, x19
  40ad14:	b	40acb8 <ferror@plt+0x8688>
  40ad18:	ldrh	w0, [x4]
  40ad1c:	add	w0, w0, w2
  40ad20:	ldrb	w2, [x4, #2]
  40ad24:	lsl	w1, w0, #16
  40ad28:	eor	w2, w1, w2, lsl #18
  40ad2c:	eor	w2, w2, w0
  40ad30:	add	w2, w2, w2, lsr #11
  40ad34:	b	40acd0 <ferror@plt+0x86a0>
  40ad38:	ldrh	w0, [x4]
  40ad3c:	add	w2, w0, w2
  40ad40:	eor	w2, w2, w2, lsl #11
  40ad44:	add	w2, w2, w2, lsr #17
  40ad48:	b	40acd0 <ferror@plt+0x86a0>
  40ad4c:	ldrb	w0, [x4]
  40ad50:	add	w2, w0, w2
  40ad54:	eor	w2, w2, w2, lsl #10
  40ad58:	add	w2, w2, w2, lsr #1
  40ad5c:	b	40acd0 <ferror@plt+0x86a0>
  40ad60:	mov	x23, x21
  40ad64:	cmp	x23, x22
  40ad68:	b.ls	40ad9c <ferror@plt+0x876c>  // b.plast
  40ad6c:	add	x21, x23, x22
  40ad70:	lsr	x21, x21, #1
  40ad74:	lsl	x0, x21, #4
  40ad78:	add	x25, x24, x0
  40ad7c:	ldr	x1, [x24, x0]
  40ad80:	mov	x0, x19
  40ad84:	bl	402370 <strcmp@plt>
  40ad88:	tbnz	w0, #31, 40ad60 <ferror@plt+0x8730>
  40ad8c:	cmp	w0, #0x0
  40ad90:	b.le	40add8 <ferror@plt+0x87a8>
  40ad94:	add	x22, x21, #0x1
  40ad98:	b	40ad64 <ferror@plt+0x8734>
  40ad9c:	mov	w0, #0xfffffffe            	// #-2
  40ada0:	b	40ae40 <ferror@plt+0x8810>
  40ada4:	mul	w1, w2, w19
  40ada8:	lsl	x1, x1, #4
  40adac:	ldr	x0, [x26, x27]
  40adb0:	bl	402230 <realloc@plt>
  40adb4:	cbz	x0, 40add0 <ferror@plt+0x87a0>
  40adb8:	str	x0, [x26, x27]
  40adbc:	ldr	w0, [x20, #4]
  40adc0:	mul	w19, w0, w19
  40adc4:	str	w19, [x28, #12]
  40adc8:	mov	w0, #0x0                   	// #0
  40adcc:	b	40ae40 <ferror@plt+0x8810>
  40add0:	mov	w0, #0x0                   	// #0
  40add4:	b	40ae40 <ferror@plt+0x8810>
  40add8:	ldr	x1, [x20, #16]
  40addc:	cbz	x1, 40ade8 <ferror@plt+0x87b8>
  40ade0:	ldr	x0, [x25, #8]
  40ade4:	blr	x1
  40ade8:	ldr	w2, [x28, #8]
  40adec:	ldr	x0, [x26, x27]
  40adf0:	add	x2, x0, x2, lsl #4
  40adf4:	sub	x2, x2, x25
  40adf8:	add	x1, x25, #0x10
  40adfc:	mov	x0, x25
  40ae00:	bl	401ff0 <memmove@plt>
  40ae04:	ldr	w0, [x28, #8]
  40ae08:	sub	w0, w0, #0x1
  40ae0c:	str	w0, [x28, #8]
  40ae10:	ldr	w0, [x20]
  40ae14:	sub	w0, w0, #0x1
  40ae18:	str	w0, [x20]
  40ae1c:	ldr	w2, [x20, #4]
  40ae20:	ldr	w19, [x28, #8]
  40ae24:	udiv	w19, w19, w2
  40ae28:	add	w19, w19, #0x1
  40ae2c:	ldr	w1, [x28, #12]
  40ae30:	udiv	w1, w1, w2
  40ae34:	mov	w0, #0x0                   	// #0
  40ae38:	cmp	w19, w1
  40ae3c:	b.cc	40ada4 <ferror@plt+0x8774>  // b.lo, b.ul, b.last
  40ae40:	ldp	x19, x20, [sp, #16]
  40ae44:	ldp	x21, x22, [sp, #32]
  40ae48:	ldp	x23, x24, [sp, #48]
  40ae4c:	ldp	x25, x26, [sp, #64]
  40ae50:	ldp	x27, x28, [sp, #80]
  40ae54:	ldp	x29, x30, [sp], #96
  40ae58:	ret
  40ae5c:	ldr	w0, [x0]
  40ae60:	ret
  40ae64:	str	x0, [x1]
  40ae68:	str	wzr, [x1, #8]
  40ae6c:	mov	w0, #0xffffffff            	// #-1
  40ae70:	str	w0, [x1, #12]
  40ae74:	ret
  40ae78:	ldr	x7, [x0]
  40ae7c:	add	x8, x7, #0x18
  40ae80:	ldr	w3, [x0, #8]
  40ae84:	ubfiz	x4, x3, #4, #32
  40ae88:	add	x4, x8, x4
  40ae8c:	ldr	w5, [x0, #12]
  40ae90:	add	w5, w5, #0x1
  40ae94:	str	w5, [x0, #12]
  40ae98:	ldr	w6, [x4, #8]
  40ae9c:	cmp	w5, w6
  40aea0:	b.cc	40aef0 <ferror@plt+0x88c0>  // b.lo, b.ul, b.last
  40aea4:	str	wzr, [x0, #12]
  40aea8:	add	w3, w3, #0x1
  40aeac:	str	w3, [x0, #8]
  40aeb0:	ldr	w5, [x7, #8]
  40aeb4:	cmp	w3, w5
  40aeb8:	b.cs	40aee0 <ferror@plt+0x88b0>  // b.hs, b.nlast
  40aebc:	ubfiz	x4, x3, #4, #32
  40aec0:	add	x4, x8, x4
  40aec4:	ldr	w6, [x4, #8]
  40aec8:	cbnz	w6, 40aee8 <ferror@plt+0x88b8>
  40aecc:	add	w3, w3, #0x1
  40aed0:	str	w3, [x0, #8]
  40aed4:	ldr	w5, [x7, #8]
  40aed8:	cmp	w3, w5
  40aedc:	b.cc	40aebc <ferror@plt+0x888c>  // b.lo, b.ul, b.last
  40aee0:	mov	w0, #0x0                   	// #0
  40aee4:	b	40af20 <ferror@plt+0x88f0>
  40aee8:	cmp	w3, w5
  40aeec:	b.cs	40af24 <ferror@plt+0x88f4>  // b.hs, b.nlast
  40aef0:	ldr	w3, [x0, #12]
  40aef4:	lsl	x3, x3, #4
  40aef8:	ldr	x4, [x4]
  40aefc:	add	x0, x4, x3
  40af00:	cbz	x2, 40af0c <ferror@plt+0x88dc>
  40af04:	ldr	x0, [x0, #8]
  40af08:	str	x0, [x2]
  40af0c:	mov	w0, #0x1                   	// #1
  40af10:	cbz	x1, 40af20 <ferror@plt+0x88f0>
  40af14:	ldr	x0, [x4, x3]
  40af18:	str	x0, [x1]
  40af1c:	mov	w0, #0x1                   	// #1
  40af20:	ret
  40af24:	mov	w0, #0x0                   	// #0
  40af28:	b	40af20 <ferror@plt+0x88f0>
  40af2c:	stp	x29, x30, [sp, #-48]!
  40af30:	mov	x29, sp
  40af34:	stp	x21, x22, [sp, #32]
  40af38:	ldr	x22, [x0, #8]
  40af3c:	cmp	x22, x1
  40af40:	b.cs	40afac <ferror@plt+0x897c>  // b.hs, b.nlast
  40af44:	stp	x19, x20, [sp, #16]
  40af48:	mov	x19, x0
  40af4c:	mov	x20, x1
  40af50:	ldrb	w0, [x0, #16]
  40af54:	cbz	w0, 40af8c <ferror@plt+0x895c>
  40af58:	ldr	x0, [x19]
  40af5c:	bl	402230 <realloc@plt>
  40af60:	mov	x21, x0
  40af64:	cbz	x0, 40afb4 <ferror@plt+0x8984>
  40af68:	str	x20, [x19, #8]
  40af6c:	str	x21, [x19]
  40af70:	mov	w0, #0x1                   	// #1
  40af74:	strb	w0, [x19, #16]
  40af78:	mov	w0, #0x0                   	// #0
  40af7c:	ldp	x19, x20, [sp, #16]
  40af80:	ldp	x21, x22, [sp, #32]
  40af84:	ldp	x29, x30, [sp], #48
  40af88:	ret
  40af8c:	mov	x0, x1
  40af90:	bl	4021a0 <malloc@plt>
  40af94:	mov	x21, x0
  40af98:	cbz	x0, 40afc0 <ferror@plt+0x8990>
  40af9c:	mov	x2, x22
  40afa0:	ldr	x1, [x19]
  40afa4:	bl	401fe0 <memcpy@plt>
  40afa8:	b	40af68 <ferror@plt+0x8938>
  40afac:	mov	w0, #0x0                   	// #0
  40afb0:	b	40af80 <ferror@plt+0x8950>
  40afb4:	mov	w0, #0xfffffff4            	// #-12
  40afb8:	ldp	x19, x20, [sp, #16]
  40afbc:	b	40af80 <ferror@plt+0x8950>
  40afc0:	mov	w0, #0xfffffff4            	// #-12
  40afc4:	ldp	x19, x20, [sp, #16]
  40afc8:	b	40af80 <ferror@plt+0x8950>
  40afcc:	ldrb	w1, [x0, #16]
  40afd0:	cbnz	w1, 40afd8 <ferror@plt+0x89a8>
  40afd4:	ret
  40afd8:	stp	x29, x30, [sp, #-16]!
  40afdc:	mov	x29, sp
  40afe0:	ldr	x0, [x0]
  40afe4:	bl	4023e0 <free@plt>
  40afe8:	ldp	x29, x30, [sp], #16
  40afec:	ret
  40aff0:	stp	x29, x30, [sp, #-32]!
  40aff4:	mov	x29, sp
  40aff8:	stp	x19, x20, [sp, #16]
  40affc:	mov	x20, x0
  40b000:	mov	x19, x1
  40b004:	mov	x0, x1
  40b008:	bl	4021a0 <malloc@plt>
  40b00c:	cbz	x0, 40b01c <ferror@plt+0x89ec>
  40b010:	mov	x2, x19
  40b014:	mov	x1, x20
  40b018:	bl	401fe0 <memcpy@plt>
  40b01c:	ldp	x19, x20, [sp, #16]
  40b020:	ldp	x29, x30, [sp], #32
  40b024:	ret
  40b028:	and	w1, w1, #0xff
  40b02c:	and	w2, w2, #0xff
  40b030:	ldrb	w3, [x0]
  40b034:	cbz	w3, 40b058 <ferror@plt+0x8a28>
  40b038:	mov	x4, x0
  40b03c:	b	40b048 <ferror@plt+0x8a18>
  40b040:	ldrb	w3, [x4, #1]!
  40b044:	cbz	w3, 40b058 <ferror@plt+0x8a28>
  40b048:	cmp	w1, w3
  40b04c:	b.ne	40b040 <ferror@plt+0x8a10>  // b.any
  40b050:	strb	w2, [x4]
  40b054:	b	40b040 <ferror@plt+0x8a10>
  40b058:	ret
  40b05c:	mov	x4, #0x0                   	// #0
  40b060:	mov	w5, #0x5f                  	// #95
  40b064:	b	40b0b0 <ferror@plt+0x8a80>
  40b068:	cmp	w3, #0x5d
  40b06c:	b.ne	40b0a0 <ferror@plt+0x8a70>  // b.any
  40b070:	mov	w0, #0xffffffea            	// #-22
  40b074:	ret
  40b078:	strb	w3, [x1, x4]
  40b07c:	add	x4, x4, #0x1
  40b080:	ldrb	w3, [x0, x4]
  40b084:	cmp	w3, #0x5d
  40b088:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  40b08c:	b.ne	40b078 <ferror@plt+0x8a48>  // b.any
  40b090:	cmp	w3, #0x5d
  40b094:	b.ne	40b0e8 <ferror@plt+0x8ab8>  // b.any
  40b098:	strb	w3, [x1, x4]
  40b09c:	b	40b0a4 <ferror@plt+0x8a74>
  40b0a0:	strb	w3, [x1, x4]
  40b0a4:	add	x4, x4, #0x1
  40b0a8:	cmp	x4, #0xffe
  40b0ac:	b.hi	40b0d4 <ferror@plt+0x8aa4>  // b.pmore
  40b0b0:	ldrb	w3, [x0, x4]
  40b0b4:	cmp	w3, #0x5b
  40b0b8:	b.eq	40b078 <ferror@plt+0x8a48>  // b.none
  40b0bc:	b.hi	40b068 <ferror@plt+0x8a38>  // b.pmore
  40b0c0:	cbz	w3, 40b0d4 <ferror@plt+0x8aa4>
  40b0c4:	cmp	w3, #0x2d
  40b0c8:	b.ne	40b0a0 <ferror@plt+0x8a70>  // b.any
  40b0cc:	strb	w5, [x1, x4]
  40b0d0:	b	40b0a4 <ferror@plt+0x8a74>
  40b0d4:	strb	wzr, [x1, x4]
  40b0d8:	mov	w0, #0x0                   	// #0
  40b0dc:	cbz	x2, 40b074 <ferror@plt+0x8a44>
  40b0e0:	str	x4, [x2]
  40b0e4:	b	40b074 <ferror@plt+0x8a44>
  40b0e8:	mov	w0, #0xffffffea            	// #-22
  40b0ec:	b	40b074 <ferror@plt+0x8a44>
  40b0f0:	cbz	x0, 40b174 <ferror@plt+0x8b44>
  40b0f4:	stp	x29, x30, [sp, #-48]!
  40b0f8:	mov	x29, sp
  40b0fc:	stp	x19, x20, [sp, #16]
  40b100:	mov	x20, x0
  40b104:	ldrb	w2, [x0]
  40b108:	cbz	w2, 40b17c <ferror@plt+0x8b4c>
  40b10c:	stp	x21, x22, [sp, #32]
  40b110:	mov	w19, #0x0                   	// #0
  40b114:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40b118:	add	x21, x1, #0x100
  40b11c:	mov	w22, #0x5f                  	// #95
  40b120:	b	40b148 <ferror@plt+0x8b18>
  40b124:	mov	x1, x21
  40b128:	bl	402530 <strcspn@plt>
  40b12c:	add	w19, w19, w0
  40b130:	ldrb	w0, [x20, w19, uxtw]
  40b134:	cbz	w0, 40b198 <ferror@plt+0x8b68>
  40b138:	add	w19, w19, #0x1
  40b13c:	add	x0, x20, w19, uxtw
  40b140:	ldrb	w2, [x20, w19, uxtw]
  40b144:	cbz	w2, 40b168 <ferror@plt+0x8b38>
  40b148:	cmp	w2, #0x5b
  40b14c:	b.eq	40b124 <ferror@plt+0x8af4>  // b.none
  40b150:	cmp	w2, #0x5d
  40b154:	b.eq	40b184 <ferror@plt+0x8b54>  // b.none
  40b158:	cmp	w2, #0x2d
  40b15c:	b.ne	40b138 <ferror@plt+0x8b08>  // b.any
  40b160:	strb	w22, [x0]
  40b164:	b	40b138 <ferror@plt+0x8b08>
  40b168:	mov	w0, #0x0                   	// #0
  40b16c:	ldp	x21, x22, [sp, #32]
  40b170:	b	40b18c <ferror@plt+0x8b5c>
  40b174:	mov	w0, #0xffffffea            	// #-22
  40b178:	ret
  40b17c:	mov	w0, #0x0                   	// #0
  40b180:	b	40b18c <ferror@plt+0x8b5c>
  40b184:	mov	w0, #0xffffffea            	// #-22
  40b188:	ldp	x21, x22, [sp, #32]
  40b18c:	ldp	x19, x20, [sp, #16]
  40b190:	ldp	x29, x30, [sp], #48
  40b194:	ret
  40b198:	mov	w0, #0xffffffea            	// #-22
  40b19c:	ldp	x21, x22, [sp, #32]
  40b1a0:	b	40b18c <ferror@plt+0x8b5c>
  40b1a4:	mov	x5, x0
  40b1a8:	mov	x0, x1
  40b1ac:	mov	x3, #0x0                   	// #0
  40b1b0:	mov	w1, #0x5f                  	// #95
  40b1b4:	b	40b1c8 <ferror@plt+0x8b98>
  40b1b8:	strb	w1, [x0, x3]
  40b1bc:	add	x3, x3, #0x1
  40b1c0:	cmp	x3, #0xfff
  40b1c4:	b.eq	40b1e8 <ferror@plt+0x8bb8>  // b.none
  40b1c8:	ldrb	w4, [x5, x3]
  40b1cc:	cmp	w4, #0x2d
  40b1d0:	b.eq	40b1b8 <ferror@plt+0x8b88>  // b.none
  40b1d4:	cmp	w4, #0x2e
  40b1d8:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  40b1dc:	b.eq	40b1e8 <ferror@plt+0x8bb8>  // b.none
  40b1e0:	strb	w4, [x0, x3]
  40b1e4:	b	40b1bc <ferror@plt+0x8b8c>
  40b1e8:	strb	wzr, [x0, x3]
  40b1ec:	cbz	x2, 40b1f4 <ferror@plt+0x8bc4>
  40b1f0:	str	x3, [x2]
  40b1f4:	ret
  40b1f8:	stp	x29, x30, [sp, #-32]!
  40b1fc:	mov	x29, sp
  40b200:	stp	x19, x20, [sp, #16]
  40b204:	mov	x19, x1
  40b208:	mov	x20, x2
  40b20c:	bl	402380 <basename@plt>
  40b210:	cbz	x0, 40b228 <ferror@plt+0x8bf8>
  40b214:	ldrb	w1, [x0]
  40b218:	cbz	w1, 40b234 <ferror@plt+0x8c04>
  40b21c:	mov	x2, x20
  40b220:	mov	x1, x19
  40b224:	bl	40b1a4 <ferror@plt+0x8b74>
  40b228:	ldp	x19, x20, [sp, #16]
  40b22c:	ldp	x29, x30, [sp], #32
  40b230:	ret
  40b234:	mov	x0, #0x0                   	// #0
  40b238:	b	40b228 <ferror@plt+0x8bf8>
  40b23c:	stp	x29, x30, [sp, #-48]!
  40b240:	mov	x29, sp
  40b244:	stp	x19, x20, [sp, #16]
  40b248:	str	x21, [sp, #32]
  40b24c:	mov	x21, x0
  40b250:	mov	x20, x1
  40b254:	adrp	x19, 430000 <ferror@plt+0x2d9d0>
  40b258:	add	x19, x19, #0xc68
  40b25c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40b260:	add	x1, x2, #0x108
  40b264:	b	40b270 <ferror@plt+0x8c40>
  40b268:	ldr	x1, [x19, #16]!
  40b26c:	cbz	x1, 40b294 <ferror@plt+0x8c64>
  40b270:	ldr	x2, [x19, #8]
  40b274:	cmp	x2, x20
  40b278:	b.cs	40b268 <ferror@plt+0x8c38>  // b.hs, b.nlast
  40b27c:	sub	x2, x20, x2
  40b280:	add	x0, x21, x2
  40b284:	bl	402370 <strcmp@plt>
  40b288:	cbnz	w0, 40b268 <ferror@plt+0x8c38>
  40b28c:	mov	w0, #0x1                   	// #1
  40b290:	b	40b298 <ferror@plt+0x8c68>
  40b294:	mov	w0, #0x0                   	// #0
  40b298:	ldp	x19, x20, [sp, #16]
  40b29c:	ldr	x21, [sp, #32]
  40b2a0:	ldp	x29, x30, [sp], #48
  40b2a4:	ret
  40b2a8:	stp	x29, x30, [sp, #-48]!
  40b2ac:	mov	x29, sp
  40b2b0:	stp	x19, x20, [sp, #16]
  40b2b4:	stp	x21, x22, [sp, #32]
  40b2b8:	mov	w22, w0
  40b2bc:	mov	x21, x1
  40b2c0:	sub	x19, x2, #0x1
  40b2c4:	mov	x20, #0x0                   	// #0
  40b2c8:	b	40b2fc <ferror@plt+0x8ccc>
  40b2cc:	bl	402580 <__errno_location@plt>
  40b2d0:	ldr	w0, [x0]
  40b2d4:	cmp	w0, #0xb
  40b2d8:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  40b2dc:	b.eq	40b2f8 <ferror@plt+0x8cc8>  // b.none
  40b2e0:	neg	w0, w0
  40b2e4:	sxtw	x0, w0
  40b2e8:	ldp	x19, x20, [sp, #16]
  40b2ec:	ldp	x21, x22, [sp, #32]
  40b2f0:	ldp	x29, x30, [sp], #48
  40b2f4:	ret
  40b2f8:	cbz	x19, 40b324 <ferror@plt+0x8cf4>
  40b2fc:	mov	x2, x19
  40b300:	add	x1, x21, x20
  40b304:	mov	w0, w22
  40b308:	bl	4024c0 <read@plt>
  40b30c:	cbz	x0, 40b324 <ferror@plt+0x8cf4>
  40b310:	cmp	x0, #0x0
  40b314:	b.le	40b2cc <ferror@plt+0x8c9c>
  40b318:	sub	x19, x19, x0
  40b31c:	add	x20, x20, x0
  40b320:	b	40b2f8 <ferror@plt+0x8cc8>
  40b324:	strb	wzr, [x21, x20]
  40b328:	mov	x0, x20
  40b32c:	b	40b2e8 <ferror@plt+0x8cb8>
  40b330:	stp	x29, x30, [sp, #-48]!
  40b334:	mov	x29, sp
  40b338:	stp	x19, x20, [sp, #16]
  40b33c:	stp	x21, x22, [sp, #32]
  40b340:	mov	w22, w0
  40b344:	mov	x21, x1
  40b348:	mov	x19, x2
  40b34c:	mov	x20, #0x0                   	// #0
  40b350:	b	40b384 <ferror@plt+0x8d54>
  40b354:	bl	402580 <__errno_location@plt>
  40b358:	ldr	w0, [x0]
  40b35c:	cmp	w0, #0xb
  40b360:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  40b364:	b.eq	40b380 <ferror@plt+0x8d50>  // b.none
  40b368:	neg	w0, w0
  40b36c:	sxtw	x0, w0
  40b370:	ldp	x19, x20, [sp, #16]
  40b374:	ldp	x21, x22, [sp, #32]
  40b378:	ldp	x29, x30, [sp], #48
  40b37c:	ret
  40b380:	cbz	x19, 40b3ac <ferror@plt+0x8d7c>
  40b384:	mov	x2, x19
  40b388:	add	x1, x21, x20
  40b38c:	mov	w0, w22
  40b390:	bl	4022d0 <write@plt>
  40b394:	cbz	x0, 40b3ac <ferror@plt+0x8d7c>
  40b398:	cmp	x0, #0x0
  40b39c:	b.le	40b354 <ferror@plt+0x8d24>
  40b3a0:	sub	x19, x19, x0
  40b3a4:	add	x20, x20, x0
  40b3a8:	b	40b380 <ferror@plt+0x8d50>
  40b3ac:	mov	x0, x20
  40b3b0:	b	40b370 <ferror@plt+0x8d40>
  40b3b4:	stp	x29, x30, [sp, #-96]!
  40b3b8:	mov	x29, sp
  40b3bc:	stp	x19, x20, [sp, #16]
  40b3c0:	mov	x19, x1
  40b3c4:	mov	w20, w2
  40b3c8:	str	xzr, [x1]
  40b3cc:	mov	x2, #0x20                  	// #32
  40b3d0:	add	x1, sp, #0x40
  40b3d4:	bl	40b2a8 <ferror@plt+0x8c78>
  40b3d8:	tbnz	w0, #31, 40b42c <ferror@plt+0x8dfc>
  40b3dc:	stp	x21, x22, [sp, #32]
  40b3e0:	bl	402580 <__errno_location@plt>
  40b3e4:	str	wzr, [x0]
  40b3e8:	add	x0, sp, #0x40
  40b3ec:	mov	w2, w20
  40b3f0:	add	x1, sp, #0x38
  40b3f4:	mov	x20, x0
  40b3f8:	bl	4023b0 <strtol@plt>
  40b3fc:	mov	x21, x0
  40b400:	ldr	x22, [sp, #56]
  40b404:	cmp	x22, x20
  40b408:	b.eq	40b438 <ferror@plt+0x8e08>  // b.none
  40b40c:	bl	402390 <__ctype_b_loc@plt>
  40b410:	ldrb	w1, [x22]
  40b414:	ldr	x0, [x0]
  40b418:	ldrh	w0, [x0, x1, lsl #1]
  40b41c:	tbz	w0, #13, 40b444 <ferror@plt+0x8e14>
  40b420:	str	x21, [x19]
  40b424:	mov	w0, #0x0                   	// #0
  40b428:	ldp	x21, x22, [sp, #32]
  40b42c:	ldp	x19, x20, [sp, #16]
  40b430:	ldp	x29, x30, [sp], #96
  40b434:	ret
  40b438:	mov	w0, #0xffffffea            	// #-22
  40b43c:	ldp	x21, x22, [sp, #32]
  40b440:	b	40b42c <ferror@plt+0x8dfc>
  40b444:	mov	w0, #0xffffffea            	// #-22
  40b448:	ldp	x21, x22, [sp, #32]
  40b44c:	b	40b42c <ferror@plt+0x8dfc>
  40b450:	stp	x29, x30, [sp, #-80]!
  40b454:	mov	x29, sp
  40b458:	stp	x19, x20, [sp, #16]
  40b45c:	stp	x21, x22, [sp, #32]
  40b460:	mov	x19, x0
  40b464:	mov	x21, x1
  40b468:	mov	x0, #0x100                 	// #256
  40b46c:	bl	4021a0 <malloc@plt>
  40b470:	mov	x20, x0
  40b474:	cbz	x0, 40b59c <ferror@plt+0x8f6c>
  40b478:	stp	x23, x24, [sp, #48]
  40b47c:	str	x25, [sp, #64]
  40b480:	mov	w23, #0x0                   	// #0
  40b484:	mov	w22, #0x0                   	// #0
  40b488:	mov	w24, #0x100                 	// #256
  40b48c:	ldr	x2, [x19, #8]
  40b490:	ldr	x0, [x19, #16]
  40b494:	cmp	x2, x0
  40b498:	b.cs	40b4d8 <ferror@plt+0x8ea8>  // b.hs, b.nlast
  40b49c:	add	x0, x2, #0x1
  40b4a0:	str	x0, [x19, #8]
  40b4a4:	ldrb	w2, [x2]
  40b4a8:	cmp	w2, #0xa
  40b4ac:	b.eq	40b4ec <ferror@plt+0x8ebc>  // b.none
  40b4b0:	cmp	w2, #0x5c
  40b4b4:	b.eq	40b52c <ferror@plt+0x8efc>  // b.none
  40b4b8:	cmn	w2, #0x1
  40b4bc:	b.eq	40b4e8 <ferror@plt+0x8eb8>  // b.none
  40b4c0:	add	w25, w22, #0x1
  40b4c4:	strb	w2, [x20, w22, sxtw]
  40b4c8:	cmp	w24, w25
  40b4cc:	b.eq	40b56c <ferror@plt+0x8f3c>  // b.none
  40b4d0:	mov	w22, w25
  40b4d4:	b	40b48c <ferror@plt+0x8e5c>
  40b4d8:	mov	x0, x19
  40b4dc:	bl	402600 <__uflow@plt>
  40b4e0:	mov	w2, w0
  40b4e4:	b	40b4a8 <ferror@plt+0x8e78>
  40b4e8:	cbz	w22, 40b5a4 <ferror@plt+0x8f74>
  40b4ec:	strb	wzr, [x20, w22, sxtw]
  40b4f0:	cbz	x21, 40b5b8 <ferror@plt+0x8f88>
  40b4f4:	add	w23, w23, #0x1
  40b4f8:	ldr	w0, [x21]
  40b4fc:	add	w23, w0, w23
  40b500:	str	w23, [x21]
  40b504:	mov	x21, #0x0                   	// #0
  40b508:	ldp	x23, x24, [sp, #48]
  40b50c:	ldr	x25, [sp, #64]
  40b510:	mov	x0, x21
  40b514:	bl	4023e0 <free@plt>
  40b518:	mov	x0, x20
  40b51c:	ldp	x19, x20, [sp, #16]
  40b520:	ldp	x21, x22, [sp, #32]
  40b524:	ldp	x29, x30, [sp], #80
  40b528:	ret
  40b52c:	ldr	x0, [x19, #8]
  40b530:	ldr	x1, [x19, #16]
  40b534:	cmp	x0, x1
  40b538:	b.cs	40b55c <ferror@plt+0x8f2c>  // b.hs, b.nlast
  40b53c:	add	x1, x0, #0x1
  40b540:	str	x1, [x19, #8]
  40b544:	ldrb	w2, [x0]
  40b548:	cmp	w2, #0xa
  40b54c:	b.ne	40b4c0 <ferror@plt+0x8e90>  // b.any
  40b550:	add	w23, w23, #0x1
  40b554:	mov	w25, w22
  40b558:	b	40b4d0 <ferror@plt+0x8ea0>
  40b55c:	mov	x0, x19
  40b560:	bl	402600 <__uflow@plt>
  40b564:	mov	w2, w0
  40b568:	b	40b548 <ferror@plt+0x8f18>
  40b56c:	lsl	w24, w24, #1
  40b570:	sxtw	x1, w24
  40b574:	mov	x0, x20
  40b578:	bl	402230 <realloc@plt>
  40b57c:	cbz	x0, 40b588 <ferror@plt+0x8f58>
  40b580:	mov	x20, x0
  40b584:	b	40b4d0 <ferror@plt+0x8ea0>
  40b588:	mov	x21, x20
  40b58c:	mov	x20, x0
  40b590:	ldp	x23, x24, [sp, #48]
  40b594:	ldr	x25, [sp, #64]
  40b598:	b	40b510 <ferror@plt+0x8ee0>
  40b59c:	mov	x21, x0
  40b5a0:	b	40b510 <ferror@plt+0x8ee0>
  40b5a4:	mov	x21, x20
  40b5a8:	mov	x20, #0x0                   	// #0
  40b5ac:	ldp	x23, x24, [sp, #48]
  40b5b0:	ldr	x25, [sp, #64]
  40b5b4:	b	40b510 <ferror@plt+0x8ee0>
  40b5b8:	ldp	x23, x24, [sp, #48]
  40b5bc:	ldr	x25, [sp, #64]
  40b5c0:	b	40b510 <ferror@plt+0x8ee0>
  40b5c4:	stp	x29, x30, [sp, #-64]!
  40b5c8:	mov	x29, sp
  40b5cc:	stp	x19, x20, [sp, #16]
  40b5d0:	stp	x21, x22, [sp, #32]
  40b5d4:	mov	x21, x0
  40b5d8:	ldrb	w0, [x0]
  40b5dc:	cmp	w0, #0x2f
  40b5e0:	b.eq	40b664 <ferror@plt+0x9034>  // b.none
  40b5e4:	bl	4024b0 <get_current_dir_name@plt>
  40b5e8:	mov	x19, x0
  40b5ec:	cbz	x0, 40b678 <ferror@plt+0x9048>
  40b5f0:	str	x23, [sp, #48]
  40b5f4:	mov	x0, x21
  40b5f8:	bl	402020 <strlen@plt>
  40b5fc:	mov	x23, x0
  40b600:	mov	x0, x19
  40b604:	bl	402020 <strlen@plt>
  40b608:	mov	x22, x0
  40b60c:	add	x1, x23, x0
  40b610:	add	x1, x1, #0x2
  40b614:	mov	x0, x19
  40b618:	bl	402230 <realloc@plt>
  40b61c:	mov	x20, x0
  40b620:	cbz	x0, 40b680 <ferror@plt+0x9050>
  40b624:	mov	w0, #0x2f                  	// #47
  40b628:	strb	w0, [x20, x22]
  40b62c:	add	x22, x22, #0x1
  40b630:	add	x2, x23, #0x1
  40b634:	mov	x1, x21
  40b638:	add	x0, x20, x22
  40b63c:	bl	401fe0 <memcpy@plt>
  40b640:	mov	x19, #0x0                   	// #0
  40b644:	ldr	x23, [sp, #48]
  40b648:	mov	x0, x19
  40b64c:	bl	4023e0 <free@plt>
  40b650:	mov	x0, x20
  40b654:	ldp	x19, x20, [sp, #16]
  40b658:	ldp	x21, x22, [sp, #32]
  40b65c:	ldp	x29, x30, [sp], #64
  40b660:	ret
  40b664:	mov	x0, x21
  40b668:	bl	402250 <strdup@plt>
  40b66c:	mov	x20, x0
  40b670:	mov	x19, #0x0                   	// #0
  40b674:	b	40b648 <ferror@plt+0x9018>
  40b678:	mov	x20, x0
  40b67c:	b	40b648 <ferror@plt+0x9018>
  40b680:	ldr	x23, [sp, #48]
  40b684:	b	40b648 <ferror@plt+0x9018>
  40b688:	stp	x29, x30, [sp, #-192]!
  40b68c:	mov	x29, sp
  40b690:	stp	x19, x20, [sp, #16]
  40b694:	stp	x21, x22, [sp, #32]
  40b698:	str	x23, [sp, #48]
  40b69c:	mov	x19, x0
  40b6a0:	mov	w23, w2
  40b6a4:	sxtw	x22, w1
  40b6a8:	mov	x1, x22
  40b6ac:	bl	402070 <strnlen@plt>
  40b6b0:	mov	x2, x0
  40b6b4:	add	x0, x0, #0x10
  40b6b8:	and	x0, x0, #0xfffffffffffffff0
  40b6bc:	sub	sp, sp, x0
  40b6c0:	mov	x0, sp
  40b6c4:	strb	wzr, [x0, x2]
  40b6c8:	mov	x1, x19
  40b6cc:	bl	401fe0 <memcpy@plt>
  40b6d0:	mov	x20, x0
  40b6d4:	add	x22, x0, x22
  40b6d8:	mov	x19, x22
  40b6dc:	add	x21, x29, #0x40
  40b6e0:	mov	x2, x21
  40b6e4:	mov	x1, x20
  40b6e8:	mov	w0, #0x0                   	// #0
  40b6ec:	bl	4025b0 <__xstat@plt>
  40b6f0:	tbz	w0, #31, 40b758 <ferror@plt+0x9128>
  40b6f4:	bl	402580 <__errno_location@plt>
  40b6f8:	ldr	w0, [x0]
  40b6fc:	neg	w0, w0
  40b700:	cmp	w0, #0x0
  40b704:	b.gt	40b76c <ferror@plt+0x913c>
  40b708:	cbz	w0, 40b808 <ferror@plt+0x91d8>
  40b70c:	cmp	x19, x20
  40b710:	b.eq	40b78c <ferror@plt+0x915c>  // b.none
  40b714:	strb	wzr, [x19]
  40b718:	b.ls	40b6e0 <ferror@plt+0x90b0>  // b.plast
  40b71c:	sub	x19, x19, #0x1
  40b720:	cmp	x20, x19
  40b724:	b.eq	40b6e0 <ferror@plt+0x90b0>  // b.none
  40b728:	ldrb	w0, [x19]
  40b72c:	cmp	w0, #0x2f
  40b730:	b.ne	40b71c <ferror@plt+0x90ec>  // b.any
  40b734:	cmp	x20, x19
  40b738:	b.cs	40b6e0 <ferror@plt+0x90b0>  // b.hs, b.nlast
  40b73c:	ldurb	w0, [x19, #-1]
  40b740:	cmp	w0, #0x2f
  40b744:	b.ne	40b6e0 <ferror@plt+0x90b0>  // b.any
  40b748:	sub	x19, x19, #0x1
  40b74c:	cmp	x20, x19
  40b750:	b.ne	40b73c <ferror@plt+0x910c>  // b.any
  40b754:	b	40b6e0 <ferror@plt+0x90b0>
  40b758:	ldr	w0, [x29, #80]
  40b75c:	and	w0, w0, #0xf000
  40b760:	cmp	w0, #0x4, lsl #12
  40b764:	cset	w0, eq  // eq = none
  40b768:	b	40b700 <ferror@plt+0x90d0>
  40b76c:	mov	x0, x19
  40b770:	bl	402020 <strlen@plt>
  40b774:	add	x21, x19, x0
  40b778:	cmp	x22, x21
  40b77c:	b.eq	40b800 <ferror@plt+0x91d0>  // b.none
  40b780:	mov	w1, #0x2f                  	// #47
  40b784:	strb	w1, [x19, x0]
  40b788:	b	40b790 <ferror@plt+0x9160>
  40b78c:	mov	x21, x20
  40b790:	mov	w19, #0x2f                  	// #47
  40b794:	mov	w0, #0x0                   	// #0
  40b798:	cmp	x21, x22
  40b79c:	b.cc	40b7bc <ferror@plt+0x918c>  // b.lo, b.ul, b.last
  40b7a0:	b	40b7e8 <ferror@plt+0x91b8>
  40b7a4:	mov	x0, x21
  40b7a8:	bl	402020 <strlen@plt>
  40b7ac:	add	x21, x21, x0
  40b7b0:	strb	w19, [x21]
  40b7b4:	cmp	x22, x21
  40b7b8:	b.ls	40b7e4 <ferror@plt+0x91b4>  // b.plast
  40b7bc:	mov	w1, w23
  40b7c0:	mov	x0, x20
  40b7c4:	bl	4025d0 <mkdir@plt>
  40b7c8:	tbz	w0, #31, 40b7a4 <ferror@plt+0x9174>
  40b7cc:	bl	402580 <__errno_location@plt>
  40b7d0:	ldr	w0, [x0]
  40b7d4:	cmp	w0, #0x11
  40b7d8:	b.eq	40b7a4 <ferror@plt+0x9174>  // b.none
  40b7dc:	neg	w0, w0
  40b7e0:	b	40b7e8 <ferror@plt+0x91b8>
  40b7e4:	mov	w0, #0x0                   	// #0
  40b7e8:	mov	sp, x29
  40b7ec:	ldp	x19, x20, [sp, #16]
  40b7f0:	ldp	x21, x22, [sp, #32]
  40b7f4:	ldr	x23, [sp, #48]
  40b7f8:	ldp	x29, x30, [sp], #192
  40b7fc:	ret
  40b800:	mov	w0, #0x0                   	// #0
  40b804:	b	40b7e8 <ferror@plt+0x91b8>
  40b808:	mov	w0, #0xffffffec            	// #-20
  40b80c:	b	40b7e8 <ferror@plt+0x91b8>
  40b810:	stp	x29, x30, [sp, #-32]!
  40b814:	mov	x29, sp
  40b818:	stp	x19, x20, [sp, #16]
  40b81c:	mov	x19, x0
  40b820:	mov	w20, w1
  40b824:	mov	w1, #0x2f                  	// #47
  40b828:	bl	4022a0 <strrchr@plt>
  40b82c:	cbz	x0, 40b84c <ferror@plt+0x921c>
  40b830:	mov	w2, w20
  40b834:	sub	w1, w0, w19
  40b838:	mov	x0, x19
  40b83c:	bl	40b688 <ferror@plt+0x9058>
  40b840:	ldp	x19, x20, [sp, #16]
  40b844:	ldp	x29, x30, [sp], #32
  40b848:	ret
  40b84c:	mov	w0, #0x0                   	// #0
  40b850:	b	40b840 <ferror@plt+0x9210>
  40b854:	ldr	x2, [x0]
  40b858:	ldr	x1, [x0, #8]
  40b85c:	lsr	x1, x1, #3
  40b860:	mov	x0, #0xf7cf                	// #63439
  40b864:	movk	x0, #0xe353, lsl #16
  40b868:	movk	x0, #0x9ba5, lsl #32
  40b86c:	movk	x0, #0x20c4, lsl #48
  40b870:	umulh	x1, x1, x0
  40b874:	lsr	x1, x1, #4
  40b878:	mov	x0, #0x4240                	// #16960
  40b87c:	movk	x0, #0xf, lsl #16
  40b880:	madd	x0, x2, x0, x1
  40b884:	ret
  40b888:	stp	x29, x30, [sp, #-16]!
  40b88c:	mov	x29, sp
  40b890:	add	x0, x0, #0x58
  40b894:	bl	40b854 <ferror@plt+0x9224>
  40b898:	ldp	x29, x30, [sp], #16
  40b89c:	ret
  40b8a0:	stp	x29, x30, [sp, #-80]!
  40b8a4:	mov	x29, sp
  40b8a8:	stp	x19, x20, [sp, #16]
  40b8ac:	str	x21, [sp, #32]
  40b8b0:	mov	x20, x0
  40b8b4:	mov	x2, x4
  40b8b8:	mov	x21, x5
  40b8bc:	mov	x19, x6
  40b8c0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40b8c4:	add	x1, x1, #0x120
  40b8c8:	bl	4025e0 <fprintf@plt>
  40b8cc:	ldp	x0, x1, [x19]
  40b8d0:	stp	x0, x1, [sp, #48]
  40b8d4:	ldp	x0, x1, [x19, #16]
  40b8d8:	stp	x0, x1, [sp, #64]
  40b8dc:	add	x2, sp, #0x30
  40b8e0:	mov	x1, x21
  40b8e4:	mov	x0, x20
  40b8e8:	bl	402540 <vfprintf@plt>
  40b8ec:	ldp	x19, x20, [sp, #16]
  40b8f0:	ldr	x21, [sp, #32]
  40b8f4:	ldp	x29, x30, [sp], #80
  40b8f8:	ret
  40b8fc:	stp	x29, x30, [sp, #-432]!
  40b900:	mov	x29, sp
  40b904:	str	x19, [sp, #16]
  40b908:	mov	x19, x0
  40b90c:	cbz	x0, 40b920 <ferror@plt+0x92f0>
  40b910:	bl	40b5c4 <ferror@plt+0x8f94>
  40b914:	ldr	x19, [sp, #16]
  40b918:	ldp	x29, x30, [sp], #432
  40b91c:	ret
  40b920:	add	x0, sp, #0x28
  40b924:	bl	402590 <uname@plt>
  40b928:	mov	w1, w0
  40b92c:	mov	x0, x19
  40b930:	tbnz	w1, #31, 40b914 <ferror@plt+0x92e4>
  40b934:	add	x3, sp, #0xaa
  40b938:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40b93c:	add	x2, x2, #0x130
  40b940:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40b944:	add	x1, x1, #0x140
  40b948:	add	x0, sp, #0x20
  40b94c:	bl	402120 <asprintf@plt>
  40b950:	cmp	w0, #0x0
  40b954:	ldr	x0, [sp, #32]
  40b958:	csel	x0, x0, x19, ge  // ge = tcont
  40b95c:	b	40b914 <ferror@plt+0x92e4>
  40b960:	mov	x12, #0x1020                	// #4128
  40b964:	sub	sp, sp, x12
  40b968:	stp	x29, x30, [sp]
  40b96c:	mov	x29, sp
  40b970:	stp	x19, x20, [sp, #16]
  40b974:	mov	x2, x0
  40b978:	mov	x19, x1
  40b97c:	ldr	x0, [x0, #80]
  40b980:	cbz	x0, 40b9a4 <ferror@plt+0x9374>
  40b984:	bl	40f874 <ferror@plt+0xd244>
  40b988:	mov	x19, x0
  40b98c:	mov	x0, x19
  40b990:	ldp	x19, x20, [sp, #16]
  40b994:	ldp	x29, x30, [sp]
  40b998:	mov	x12, #0x1020                	// #4128
  40b99c:	add	sp, sp, x12
  40b9a0:	ret
  40b9a4:	add	x20, sp, #0x20
  40b9a8:	adrp	x4, 419000 <ferror@plt+0x169d0>
  40b9ac:	add	x4, x4, #0x580
  40b9b0:	ldr	x3, [x2, #32]
  40b9b4:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40b9b8:	add	x2, x2, #0x148
  40b9bc:	mov	x1, #0x1000                	// #4096
  40b9c0:	mov	x0, x20
  40b9c4:	bl	402150 <snprintf@plt>
  40b9c8:	mov	x0, x20
  40b9cc:	bl	40f138 <ferror@plt+0xcb08>
  40b9d0:	mov	x20, x0
  40b9d4:	cbz	x0, 40b9f0 <ferror@plt+0x93c0>
  40b9d8:	mov	x1, x19
  40b9dc:	bl	40f28c <ferror@plt+0xcc5c>
  40b9e0:	mov	x19, x0
  40b9e4:	mov	x0, x20
  40b9e8:	bl	40f1f4 <ferror@plt+0xcbc4>
  40b9ec:	b	40b98c <ferror@plt+0x935c>
  40b9f0:	mov	x19, x0
  40b9f4:	b	40b98c <ferror@plt+0x935c>
  40b9f8:	stp	x29, x30, [sp, #-224]!
  40b9fc:	mov	x29, sp
  40ba00:	str	x6, [sp, #208]
  40ba04:	str	x7, [sp, #216]
  40ba08:	str	q0, [sp, #80]
  40ba0c:	str	q1, [sp, #96]
  40ba10:	str	q2, [sp, #112]
  40ba14:	str	q3, [sp, #128]
  40ba18:	str	q4, [sp, #144]
  40ba1c:	str	q5, [sp, #160]
  40ba20:	str	q6, [sp, #176]
  40ba24:	str	q7, [sp, #192]
  40ba28:	ldr	x6, [x0, #8]
  40ba2c:	cbz	x6, 40ba74 <ferror@plt+0x9444>
  40ba30:	add	x6, sp, #0xe0
  40ba34:	str	x6, [sp, #48]
  40ba38:	str	x6, [sp, #56]
  40ba3c:	add	x6, sp, #0xd0
  40ba40:	str	x6, [sp, #64]
  40ba44:	mov	w6, #0xfffffff0            	// #-16
  40ba48:	str	w6, [sp, #72]
  40ba4c:	mov	w6, #0xffffff80            	// #-128
  40ba50:	str	w6, [sp, #76]
  40ba54:	ldp	x6, x7, [sp, #48]
  40ba58:	stp	x6, x7, [sp, #16]
  40ba5c:	ldp	x6, x7, [sp, #64]
  40ba60:	stp	x6, x7, [sp, #32]
  40ba64:	ldr	x7, [x0, #8]
  40ba68:	add	x6, sp, #0x10
  40ba6c:	ldr	x0, [x0, #16]
  40ba70:	blr	x7
  40ba74:	ldp	x29, x30, [sp], #224
  40ba78:	ret
  40ba7c:	ldr	x0, [x0, #32]
  40ba80:	ret
  40ba84:	cbz	x0, 40ba94 <ferror@plt+0x9464>
  40ba88:	ldr	w1, [x0]
  40ba8c:	add	w1, w1, #0x1
  40ba90:	str	w1, [x0]
  40ba94:	ret
  40ba98:	cbz	x0, 40baa4 <ferror@plt+0x9474>
  40ba9c:	ldr	w0, [x0, #4]
  40baa0:	ret
  40baa4:	mov	w0, #0xffffffff            	// #-1
  40baa8:	b	40baa0 <ferror@plt+0x9470>
  40baac:	cbz	x0, 40bb14 <ferror@plt+0x94e4>
  40bab0:	stp	x29, x30, [sp, #-32]!
  40bab4:	mov	x29, sp
  40bab8:	stp	x19, x20, [sp, #16]
  40babc:	mov	x19, x0
  40bac0:	mov	x20, x1
  40bac4:	str	x1, [x0, #8]
  40bac8:	str	x2, [x0, #16]
  40bacc:	bl	40ba98 <ferror@plt+0x9468>
  40bad0:	cmp	w0, #0x5
  40bad4:	b.gt	40bae4 <ferror@plt+0x94b4>
  40bad8:	ldp	x19, x20, [sp, #16]
  40badc:	ldp	x29, x30, [sp], #32
  40bae0:	ret
  40bae4:	mov	x6, x20
  40bae8:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40baec:	add	x5, x5, #0x158
  40baf0:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40baf4:	add	x4, x4, #0x368
  40baf8:	mov	w3, #0x16c                 	// #364
  40bafc:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40bb00:	add	x2, x2, #0x180
  40bb04:	mov	w1, #0x6                   	// #6
  40bb08:	mov	x0, x19
  40bb0c:	bl	40b9f8 <ferror@plt+0x93c8>
  40bb10:	b	40bad8 <ferror@plt+0x94a8>
  40bb14:	ret
  40bb18:	mov	x12, #0x1070                	// #4208
  40bb1c:	sub	sp, sp, x12
  40bb20:	stp	x29, x30, [sp, #16]
  40bb24:	add	x29, sp, #0x10
  40bb28:	stp	x19, x20, [sp, #32]
  40bb2c:	stp	x21, x22, [sp, #48]
  40bb30:	stp	x23, x24, [sp, #64]
  40bb34:	stp	x25, x26, [sp, #80]
  40bb38:	str	x27, [sp, #96]
  40bb3c:	mov	x24, x0
  40bb40:	mov	x25, x2
  40bb44:	mov	x21, x3
  40bb48:	add	x0, x0, w1, uxtw #3
  40bb4c:	ldr	x0, [x0, #56]
  40bb50:	cbz	x0, 40bbdc <ferror@plt+0x95ac>
  40bb54:	mov	x1, x2
  40bb58:	bl	40f97c <ferror@plt+0xd34c>
  40bb5c:	mov	x27, x0
  40bb60:	cbz	x27, 40bca4 <ferror@plt+0x9674>
  40bb64:	mov	x20, x27
  40bb68:	mov	w22, #0x0                   	// #0
  40bb6c:	add	x26, sp, #0x70
  40bb70:	add	x23, x20, #0x10
  40bb74:	mov	x3, x26
  40bb78:	mov	x2, x23
  40bb7c:	mov	x1, x25
  40bb80:	mov	x0, x24
  40bb84:	bl	4100d0 <ferror@plt+0xdaa0>
  40bb88:	mov	w19, w0
  40bb8c:	tbnz	w0, #31, 40bc34 <ferror@plt+0x9604>
  40bb90:	ldr	x1, [sp, #112]
  40bb94:	ldr	x0, [x21]
  40bb98:	bl	40ca00 <ferror@plt+0xa3d0>
  40bb9c:	str	x0, [x21]
  40bba0:	add	w22, w22, #0x1
  40bba4:	ldr	x20, [x20]
  40bba8:	cbnz	x20, 40bb70 <ferror@plt+0x9540>
  40bbac:	mov	x0, x27
  40bbb0:	bl	40ee20 <ferror@plt+0xc7f0>
  40bbb4:	mov	w0, w22
  40bbb8:	ldp	x19, x20, [sp, #32]
  40bbbc:	ldp	x21, x22, [sp, #48]
  40bbc0:	ldp	x23, x24, [sp, #64]
  40bbc4:	ldp	x25, x26, [sp, #80]
  40bbc8:	ldr	x27, [sp, #96]
  40bbcc:	ldp	x29, x30, [sp, #16]
  40bbd0:	mov	x12, #0x1070                	// #4208
  40bbd4:	add	sp, sp, x12
  40bbd8:	ret
  40bbdc:	ubfiz	x1, x1, #4, #32
  40bbe0:	add	x19, sp, #0x70
  40bbe4:	adrp	x0, 430000 <ferror@plt+0x2d9d0>
  40bbe8:	add	x0, x0, #0xca8
  40bbec:	ldr	x4, [x0, x1]
  40bbf0:	ldr	x3, [x24, #32]
  40bbf4:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40bbf8:	add	x2, x2, #0x148
  40bbfc:	mov	x1, #0x1000                	// #4096
  40bc00:	mov	x0, x19
  40bc04:	bl	402150 <snprintf@plt>
  40bc08:	mov	x0, x19
  40bc0c:	bl	40f138 <ferror@plt+0xcb08>
  40bc10:	mov	x19, x0
  40bc14:	mov	w22, #0xffffffda            	// #-38
  40bc18:	cbz	x0, 40bbb4 <ferror@plt+0x9584>
  40bc1c:	mov	x1, x25
  40bc20:	bl	40f38c <ferror@plt+0xcd5c>
  40bc24:	mov	x27, x0
  40bc28:	mov	x0, x19
  40bc2c:	bl	40f1f4 <ferror@plt+0xcbc4>
  40bc30:	b	40bb60 <ferror@plt+0x9530>
  40bc34:	mov	x0, x24
  40bc38:	bl	40ba98 <ferror@plt+0x9468>
  40bc3c:	cmp	w0, #0x2
  40bc40:	b.gt	40bc64 <ferror@plt+0x9634>
  40bc44:	mov	w1, w22
  40bc48:	ldr	x0, [x21]
  40bc4c:	bl	40cc74 <ferror@plt+0xa644>
  40bc50:	str	x0, [x21]
  40bc54:	mov	x0, x27
  40bc58:	bl	40ee20 <ferror@plt+0xc7f0>
  40bc5c:	mov	w22, w19
  40bc60:	b	40bbb4 <ferror@plt+0x9584>
  40bc64:	neg	w0, w19
  40bc68:	bl	402270 <strerror@plt>
  40bc6c:	str	x0, [sp]
  40bc70:	mov	x7, x23
  40bc74:	mov	x6, x25
  40bc78:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40bc7c:	add	x5, x5, #0x198
  40bc80:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40bc84:	add	x4, x4, #0x378
  40bc88:	mov	w3, #0x1ca                 	// #458
  40bc8c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40bc90:	add	x2, x2, #0x180
  40bc94:	mov	w1, #0x3                   	// #3
  40bc98:	mov	x0, x24
  40bc9c:	bl	40b9f8 <ferror@plt+0x93c8>
  40bca0:	b	40bc44 <ferror@plt+0x9614>
  40bca4:	mov	w22, #0x0                   	// #0
  40bca8:	b	40bbac <ferror@plt+0x957c>
  40bcac:	cbz	x0, 40bcb4 <ferror@plt+0x9684>
  40bcb0:	str	w1, [x0, #4]
  40bcb4:	ret
  40bcb8:	stp	x29, x30, [sp, #-80]!
  40bcbc:	mov	x29, sp
  40bcc0:	stp	x19, x20, [sp, #16]
  40bcc4:	stp	x21, x22, [sp, #32]
  40bcc8:	mov	x20, x0
  40bccc:	mov	x21, x1
  40bcd0:	mov	x1, #0x78                  	// #120
  40bcd4:	mov	x0, #0x1                   	// #1
  40bcd8:	bl	402210 <calloc@plt>
  40bcdc:	mov	x19, x0
  40bce0:	cbz	x0, 40be10 <ferror@plt+0x97e0>
  40bce4:	mov	w0, #0x1                   	// #1
  40bce8:	str	w0, [x19]
  40bcec:	adrp	x1, 40b000 <ferror@plt+0x89d0>
  40bcf0:	add	x1, x1, #0x8a0
  40bcf4:	str	x1, [x19, #8]
  40bcf8:	adrp	x1, 430000 <ferror@plt+0x2d9d0>
  40bcfc:	ldr	x1, [x1, #4056]
  40bd00:	ldr	x0, [x1]
  40bd04:	str	x0, [x19, #16]
  40bd08:	mov	w0, #0x3                   	// #3
  40bd0c:	str	w0, [x19, #4]
  40bd10:	mov	x0, x20
  40bd14:	bl	40b8fc <ferror@plt+0x92cc>
  40bd18:	str	x0, [x19, #32]
  40bd1c:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40bd20:	add	x0, x0, #0x1d0
  40bd24:	bl	402080 <secure_getenv@plt>
  40bd28:	mov	x20, x0
  40bd2c:	cbz	x0, 40bdcc <ferror@plt+0x979c>
  40bd30:	str	x23, [sp, #48]
  40bd34:	mov	w2, #0xa                   	// #10
  40bd38:	add	x1, sp, #0x48
  40bd3c:	bl	4023b0 <strtol@plt>
  40bd40:	mov	w22, w0
  40bd44:	ldr	x0, [sp, #72]
  40bd48:	ldrb	w23, [x0]
  40bd4c:	cbz	w23, 40bdbc <ferror@plt+0x978c>
  40bd50:	bl	402390 <__ctype_b_loc@plt>
  40bd54:	and	x23, x23, #0xff
  40bd58:	ldr	x0, [x0]
  40bd5c:	ldrh	w0, [x0, x23, lsl #1]
  40bd60:	tbnz	w0, #13, 40bdbc <ferror@plt+0x978c>
  40bd64:	mov	x2, #0x3                   	// #3
  40bd68:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40bd6c:	add	x1, x1, #0x1e0
  40bd70:	mov	x0, x20
  40bd74:	bl	4021c0 <strncmp@plt>
  40bd78:	mov	w22, #0x3                   	// #3
  40bd7c:	cbz	w0, 40bdbc <ferror@plt+0x978c>
  40bd80:	mov	x2, #0x4                   	// #4
  40bd84:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40bd88:	add	x1, x1, #0x1e8
  40bd8c:	mov	x0, x20
  40bd90:	bl	4021c0 <strncmp@plt>
  40bd94:	mov	w22, #0x6                   	// #6
  40bd98:	cbz	w0, 40bdbc <ferror@plt+0x978c>
  40bd9c:	mov	x2, #0x5                   	// #5
  40bda0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40bda4:	add	x1, x1, #0x1f0
  40bda8:	mov	x0, x20
  40bdac:	bl	4021c0 <strncmp@plt>
  40bdb0:	cmp	w0, #0x0
  40bdb4:	mov	w22, #0x7                   	// #7
  40bdb8:	csel	w22, w22, wzr, eq  // eq = none
  40bdbc:	mov	w1, w22
  40bdc0:	mov	x0, x19
  40bdc4:	bl	40bcac <ferror@plt+0x967c>
  40bdc8:	ldr	x23, [sp, #48]
  40bdcc:	adrp	x2, 431000 <ferror@plt+0x2e9d0>
  40bdd0:	add	x2, x2, #0x368
  40bdd4:	cmp	x21, #0x0
  40bdd8:	csel	x2, x2, x21, eq  // eq = none
  40bddc:	add	x1, x19, #0x28
  40bde0:	mov	x0, x19
  40bde4:	bl	40d5cc <ferror@plt+0xaf9c>
  40bde8:	tbnz	w0, #31, 40be24 <ferror@plt+0x97f4>
  40bdec:	mov	x1, #0x0                   	// #0
  40bdf0:	mov	w0, #0x100                 	// #256
  40bdf4:	bl	40a5d0 <ferror@plt+0x7fa0>
  40bdf8:	str	x0, [x19, #48]
  40bdfc:	cbz	x0, 40be80 <ferror@plt+0x9850>
  40be00:	mov	x0, x19
  40be04:	bl	40ba98 <ferror@plt+0x9468>
  40be08:	cmp	w0, #0x5
  40be0c:	b.gt	40bebc <ferror@plt+0x988c>
  40be10:	mov	x0, x19
  40be14:	ldp	x19, x20, [sp, #16]
  40be18:	ldp	x21, x22, [sp, #32]
  40be1c:	ldp	x29, x30, [sp], #80
  40be20:	ret
  40be24:	mov	x0, x19
  40be28:	bl	40ba98 <ferror@plt+0x9468>
  40be2c:	cmp	w0, #0x2
  40be30:	b.gt	40be54 <ferror@plt+0x9824>
  40be34:	ldr	x0, [x19, #48]
  40be38:	bl	4023e0 <free@plt>
  40be3c:	ldr	x0, [x19, #32]
  40be40:	bl	4023e0 <free@plt>
  40be44:	mov	x0, x19
  40be48:	bl	4023e0 <free@plt>
  40be4c:	mov	x19, #0x0                   	// #0
  40be50:	b	40be10 <ferror@plt+0x97e0>
  40be54:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40be58:	add	x5, x5, #0x1f8
  40be5c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40be60:	add	x4, x4, #0x348
  40be64:	mov	w3, #0x114                 	// #276
  40be68:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40be6c:	add	x2, x2, #0x180
  40be70:	mov	w1, #0x3                   	// #3
  40be74:	mov	x0, x19
  40be78:	bl	40b9f8 <ferror@plt+0x93c8>
  40be7c:	b	40be34 <ferror@plt+0x9804>
  40be80:	mov	x0, x19
  40be84:	bl	40ba98 <ferror@plt+0x9468>
  40be88:	cmp	w0, #0x2
  40be8c:	b.le	40be34 <ferror@plt+0x9804>
  40be90:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40be94:	add	x5, x5, #0x218
  40be98:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40be9c:	add	x4, x4, #0x348
  40bea0:	mov	w3, #0x11a                 	// #282
  40bea4:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40bea8:	add	x2, x2, #0x180
  40beac:	mov	w1, #0x3                   	// #3
  40beb0:	mov	x0, x19
  40beb4:	bl	40b9f8 <ferror@plt+0x93c8>
  40beb8:	b	40be34 <ferror@plt+0x9804>
  40bebc:	mov	x6, x19
  40bec0:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40bec4:	add	x5, x5, #0x238
  40bec8:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40becc:	add	x4, x4, #0x348
  40bed0:	mov	w3, #0x11e                 	// #286
  40bed4:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40bed8:	add	x2, x2, #0x180
  40bedc:	mov	w1, #0x6                   	// #6
  40bee0:	mov	x0, x19
  40bee4:	bl	40b9f8 <ferror@plt+0x93c8>
  40bee8:	b	40be10 <ferror@plt+0x97e0>
  40beec:	stp	x29, x30, [sp, #-16]!
  40bef0:	mov	x29, sp
  40bef4:	ldr	x0, [x0, #48]
  40bef8:	bl	40aacc <ferror@plt+0x849c>
  40befc:	ldp	x29, x30, [sp], #16
  40bf00:	ret
  40bf04:	stp	x29, x30, [sp, #-16]!
  40bf08:	mov	x29, sp
  40bf0c:	mov	x3, x1
  40bf10:	mov	x1, x2
  40bf14:	mov	x2, x3
  40bf18:	ldr	x0, [x0, #48]
  40bf1c:	bl	40a6dc <ferror@plt+0x80ac>
  40bf20:	ldp	x29, x30, [sp], #16
  40bf24:	ret
  40bf28:	stp	x29, x30, [sp, #-16]!
  40bf2c:	mov	x29, sp
  40bf30:	mov	x1, x2
  40bf34:	ldr	x0, [x0, #48]
  40bf38:	bl	40ac40 <ferror@plt+0x8610>
  40bf3c:	ldp	x29, x30, [sp], #16
  40bf40:	ret
  40bf44:	stp	x29, x30, [sp, #-48]!
  40bf48:	mov	x29, sp
  40bf4c:	stp	x19, x20, [sp, #16]
  40bf50:	str	x21, [sp, #32]
  40bf54:	mov	x20, x0
  40bf58:	mov	x19, x1
  40bf5c:	mov	x21, x2
  40bf60:	mov	x2, #0x7                   	// #7
  40bf64:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40bf68:	add	x1, x1, #0x5b8
  40bf6c:	mov	x0, x19
  40bf70:	bl	4021c0 <strncmp@plt>
  40bf74:	cbz	w0, 40bf8c <ferror@plt+0x995c>
  40bf78:	mov	w0, #0x0                   	// #0
  40bf7c:	ldp	x19, x20, [sp, #16]
  40bf80:	ldr	x21, [sp, #32]
  40bf84:	ldp	x29, x30, [sp], #48
  40bf88:	ret
  40bf8c:	mov	x3, x21
  40bf90:	mov	x2, x19
  40bf94:	mov	w1, #0x2                   	// #2
  40bf98:	mov	x0, x20
  40bf9c:	bl	40bb18 <ferror@plt+0x94e8>
  40bfa0:	b	40bf7c <ferror@plt+0x994c>
  40bfa4:	stp	x29, x30, [sp, #-16]!
  40bfa8:	mov	x29, sp
  40bfac:	mov	x3, x2
  40bfb0:	mov	x2, x1
  40bfb4:	mov	w1, #0x1                   	// #1
  40bfb8:	bl	40bb18 <ferror@plt+0x94e8>
  40bfbc:	ldp	x29, x30, [sp], #16
  40bfc0:	ret
  40bfc4:	stp	x29, x30, [sp, #-80]!
  40bfc8:	mov	x29, sp
  40bfcc:	stp	x19, x20, [sp, #16]
  40bfd0:	stp	x21, x22, [sp, #32]
  40bfd4:	str	x23, [sp, #48]
  40bfd8:	mov	x22, x1
  40bfdc:	ldr	x1, [x2]
  40bfe0:	cbnz	x1, 40c060 <ferror@plt+0x9a30>
  40bfe4:	mov	x23, x0
  40bfe8:	mov	x21, x2
  40bfec:	mov	x1, x22
  40bff0:	bl	40b960 <ferror@plt+0x9330>
  40bff4:	mov	x19, x0
  40bff8:	mov	w20, #0x0                   	// #0
  40bffc:	cbz	x0, 40c040 <ferror@plt+0x9a10>
  40c000:	add	x2, sp, #0x48
  40c004:	mov	x1, x22
  40c008:	mov	x0, x23
  40c00c:	bl	410048 <ferror@plt+0xda18>
  40c010:	mov	w20, w0
  40c014:	tbnz	w0, #31, 40c080 <ferror@plt+0x9a50>
  40c018:	mov	w1, #0x1                   	// #1
  40c01c:	ldr	x0, [sp, #72]
  40c020:	bl	40fe44 <ferror@plt+0xd814>
  40c024:	ldr	x1, [sp, #72]
  40c028:	ldr	x0, [x21]
  40c02c:	bl	40ca00 <ferror@plt+0xa3d0>
  40c030:	str	x0, [x21]
  40c034:	cmp	x0, #0x0
  40c038:	mov	w0, #0xfffffff4            	// #-12
  40c03c:	csel	w20, w20, w0, ne  // ne = any
  40c040:	mov	x0, x19
  40c044:	bl	4023e0 <free@plt>
  40c048:	mov	w0, w20
  40c04c:	ldp	x19, x20, [sp, #16]
  40c050:	ldp	x21, x22, [sp, #32]
  40c054:	ldr	x23, [sp, #48]
  40c058:	ldp	x29, x30, [sp], #80
  40c05c:	ret
  40c060:	adrp	x3, 41b000 <ferror@plt+0x189d0>
  40c064:	add	x3, x3, #0x320
  40c068:	mov	w2, #0x213                 	// #531
  40c06c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40c070:	add	x1, x1, #0x180
  40c074:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40c078:	add	x0, x0, #0xad0
  40c07c:	bl	402570 <__assert_fail@plt>
  40c080:	mov	x0, x23
  40c084:	bl	40ba98 <ferror@plt+0x9468>
  40c088:	cmp	w0, #0x2
  40c08c:	b.le	40c040 <ferror@plt+0x9a10>
  40c090:	neg	w0, w20
  40c094:	bl	402270 <strerror@plt>
  40c098:	mov	x7, x0
  40c09c:	mov	x6, x22
  40c0a0:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40c0a4:	add	x5, x5, #0x248
  40c0a8:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40c0ac:	add	x4, x4, #0x3a0
  40c0b0:	mov	w3, #0x21b                 	// #539
  40c0b4:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40c0b8:	add	x2, x2, #0x180
  40c0bc:	mov	w1, #0x3                   	// #3
  40c0c0:	mov	x0, x23
  40c0c4:	bl	40b9f8 <ferror@plt+0x93c8>
  40c0c8:	b	40c040 <ferror@plt+0x9a10>
  40c0cc:	stp	x29, x30, [sp, #-32]!
  40c0d0:	mov	x29, sp
  40c0d4:	str	x19, [sp, #16]
  40c0d8:	bl	40b960 <ferror@plt+0x9330>
  40c0dc:	mov	x19, x0
  40c0e0:	bl	4023e0 <free@plt>
  40c0e4:	cmp	x19, #0x0
  40c0e8:	cset	w0, ne  // ne = any
  40c0ec:	ldr	x19, [sp, #16]
  40c0f0:	ldp	x29, x30, [sp], #32
  40c0f4:	ret
  40c0f8:	mov	x12, #0x1020                	// #4128
  40c0fc:	sub	sp, sp, x12
  40c100:	stp	x29, x30, [sp]
  40c104:	mov	x29, sp
  40c108:	stp	x19, x20, [sp, #16]
  40c10c:	mov	x2, x0
  40c110:	mov	x19, x1
  40c114:	ldr	x0, [x0, #56]
  40c118:	cbz	x0, 40c13c <ferror@plt+0x9b0c>
  40c11c:	bl	40f874 <ferror@plt+0xd244>
  40c120:	mov	x19, x0
  40c124:	mov	x0, x19
  40c128:	ldp	x19, x20, [sp, #16]
  40c12c:	ldp	x29, x30, [sp]
  40c130:	mov	x12, #0x1020                	// #4128
  40c134:	add	sp, sp, x12
  40c138:	ret
  40c13c:	add	x20, sp, #0x20
  40c140:	adrp	x4, 419000 <ferror@plt+0x169d0>
  40c144:	add	x4, x4, #0xce8
  40c148:	ldr	x3, [x2, #32]
  40c14c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40c150:	add	x2, x2, #0x148
  40c154:	mov	x1, #0x1000                	// #4096
  40c158:	mov	x0, x20
  40c15c:	bl	402150 <snprintf@plt>
  40c160:	mov	x0, x20
  40c164:	bl	40f138 <ferror@plt+0xcb08>
  40c168:	mov	x20, x0
  40c16c:	cbz	x0, 40c188 <ferror@plt+0x9b58>
  40c170:	mov	x1, x19
  40c174:	bl	40f28c <ferror@plt+0xcc5c>
  40c178:	mov	x19, x0
  40c17c:	mov	x0, x20
  40c180:	bl	40f1f4 <ferror@plt+0xcbc4>
  40c184:	b	40c124 <ferror@plt+0x9af4>
  40c188:	mov	x19, x0
  40c18c:	b	40c124 <ferror@plt+0x9af4>
  40c190:	stp	x29, x30, [sp, #-80]!
  40c194:	mov	x29, sp
  40c198:	stp	x19, x20, [sp, #16]
  40c19c:	stp	x21, x22, [sp, #32]
  40c1a0:	mov	x22, x0
  40c1a4:	mov	x19, x1
  40c1a8:	mov	x20, x2
  40c1ac:	mov	w1, #0x3a                  	// #58
  40c1b0:	mov	x0, x19
  40c1b4:	bl	402410 <strchr@plt>
  40c1b8:	mov	w21, #0x0                   	// #0
  40c1bc:	cbz	x0, 40c1d4 <ferror@plt+0x9ba4>
  40c1c0:	mov	w0, w21
  40c1c4:	ldp	x19, x20, [sp, #16]
  40c1c8:	ldp	x21, x22, [sp, #32]
  40c1cc:	ldp	x29, x30, [sp], #80
  40c1d0:	ret
  40c1d4:	str	x23, [sp, #48]
  40c1d8:	mov	x1, x19
  40c1dc:	mov	x0, x22
  40c1e0:	bl	40c0f8 <ferror@plt+0x9ac8>
  40c1e4:	mov	x23, x0
  40c1e8:	mov	w21, #0x0                   	// #0
  40c1ec:	cbz	x0, 40c224 <ferror@plt+0x9bf4>
  40c1f0:	add	x2, sp, #0x48
  40c1f4:	mov	x1, x19
  40c1f8:	mov	x0, x22
  40c1fc:	bl	410048 <ferror@plt+0xda18>
  40c200:	mov	w21, w0
  40c204:	tbnz	w0, #31, 40c234 <ferror@plt+0x9c04>
  40c208:	ldr	x1, [sp, #72]
  40c20c:	ldr	x0, [x20]
  40c210:	bl	40ca00 <ferror@plt+0xa3d0>
  40c214:	str	x0, [x20]
  40c218:	mov	x1, x23
  40c21c:	ldr	x0, [sp, #72]
  40c220:	bl	4103bc <ferror@plt+0xdd8c>
  40c224:	mov	x0, x23
  40c228:	bl	4023e0 <free@plt>
  40c22c:	ldr	x23, [sp, #48]
  40c230:	b	40c1c0 <ferror@plt+0x9b90>
  40c234:	mov	x0, x22
  40c238:	bl	40ba98 <ferror@plt+0x9468>
  40c23c:	cmp	w0, #0x2
  40c240:	b.le	40c224 <ferror@plt+0x9bf4>
  40c244:	neg	w0, w21
  40c248:	bl	402270 <strerror@plt>
  40c24c:	mov	x7, x0
  40c250:	mov	x6, x19
  40c254:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40c258:	add	x5, x5, #0x248
  40c25c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40c260:	add	x4, x4, #0x3c8
  40c264:	mov	w3, #0x267                 	// #615
  40c268:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40c26c:	add	x2, x2, #0x180
  40c270:	mov	w1, #0x3                   	// #3
  40c274:	mov	x0, x22
  40c278:	bl	40b9f8 <ferror@plt+0x93c8>
  40c27c:	b	40c224 <ferror@plt+0x9bf4>
  40c280:	sub	sp, sp, #0x80
  40c284:	stp	x29, x30, [sp, #16]
  40c288:	add	x29, sp, #0x10
  40c28c:	stp	x19, x20, [sp, #32]
  40c290:	stp	x21, x22, [sp, #48]
  40c294:	stp	x23, x24, [sp, #64]
  40c298:	ldr	x22, [x0, #40]
  40c29c:	ldr	x19, [x22, #8]
  40c2a0:	cbz	x19, 40c3b4 <ferror@plt+0x9d84>
  40c2a4:	stp	x25, x26, [sp, #80]
  40c2a8:	str	x27, [sp, #96]
  40c2ac:	mov	x25, x0
  40c2b0:	mov	x21, x1
  40c2b4:	mov	x23, x2
  40c2b8:	mov	w24, #0x0                   	// #0
  40c2bc:	add	x26, sp, #0x78
  40c2c0:	b	40c348 <ferror@plt+0x9d18>
  40c2c4:	mov	x0, x25
  40c2c8:	bl	40ba98 <ferror@plt+0x9468>
  40c2cc:	cmp	w0, #0x2
  40c2d0:	b.gt	40c2f4 <ferror@plt+0x9cc4>
  40c2d4:	mov	w1, w24
  40c2d8:	ldr	x0, [x23]
  40c2dc:	bl	40cc74 <ferror@plt+0xa644>
  40c2e0:	str	x0, [x23]
  40c2e4:	mov	w24, w20
  40c2e8:	ldp	x25, x26, [sp, #80]
  40c2ec:	ldr	x27, [sp, #96]
  40c2f0:	b	40c3c4 <ferror@plt+0x9d94>
  40c2f4:	neg	w0, w20
  40c2f8:	bl	402270 <strerror@plt>
  40c2fc:	str	x0, [sp]
  40c300:	mov	x7, x27
  40c304:	mov	x6, x21
  40c308:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40c30c:	add	x5, x5, #0x278
  40c310:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40c314:	add	x4, x4, #0x3f0
  40c318:	mov	w3, #0x287                 	// #647
  40c31c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40c320:	add	x2, x2, #0x180
  40c324:	mov	w1, #0x3                   	// #3
  40c328:	mov	x0, x25
  40c32c:	bl	40b9f8 <ferror@plt+0x93c8>
  40c330:	b	40c2d4 <ferror@plt+0x9ca4>
  40c334:	ldr	x19, [x19]
  40c338:	ldr	x0, [x22, #8]
  40c33c:	cmp	x19, x0
  40c340:	b.eq	40c3bc <ferror@plt+0x9d8c>  // b.none
  40c344:	cbz	x19, 40c3a8 <ferror@plt+0x9d78>
  40c348:	mov	x0, x19
  40c34c:	bl	40ccb8 <ferror@plt+0xa688>
  40c350:	mov	x20, x0
  40c354:	mov	x0, x19
  40c358:	bl	40ccc4 <ferror@plt+0xa694>
  40c35c:	mov	x27, x0
  40c360:	mov	w2, #0x0                   	// #0
  40c364:	mov	x1, x21
  40c368:	mov	x0, x20
  40c36c:	bl	402450 <fnmatch@plt>
  40c370:	cbnz	w0, 40c334 <ferror@plt+0x9d04>
  40c374:	mov	x3, x26
  40c378:	mov	x2, x27
  40c37c:	mov	x1, x20
  40c380:	mov	x0, x25
  40c384:	bl	4100d0 <ferror@plt+0xdaa0>
  40c388:	mov	w20, w0
  40c38c:	tbnz	w0, #31, 40c2c4 <ferror@plt+0x9c94>
  40c390:	ldr	x1, [sp, #120]
  40c394:	ldr	x0, [x23]
  40c398:	bl	40ca00 <ferror@plt+0xa3d0>
  40c39c:	str	x0, [x23]
  40c3a0:	add	w24, w24, #0x1
  40c3a4:	b	40c334 <ferror@plt+0x9d04>
  40c3a8:	ldp	x25, x26, [sp, #80]
  40c3ac:	ldr	x27, [sp, #96]
  40c3b0:	b	40c3c4 <ferror@plt+0x9d94>
  40c3b4:	mov	w24, #0x0                   	// #0
  40c3b8:	b	40c3c4 <ferror@plt+0x9d94>
  40c3bc:	ldp	x25, x26, [sp, #80]
  40c3c0:	ldr	x27, [sp, #96]
  40c3c4:	mov	w0, w24
  40c3c8:	ldp	x19, x20, [sp, #32]
  40c3cc:	ldp	x21, x22, [sp, #48]
  40c3d0:	ldp	x23, x24, [sp, #64]
  40c3d4:	ldp	x29, x30, [sp, #16]
  40c3d8:	add	sp, sp, #0x80
  40c3dc:	ret
  40c3e0:	stp	x29, x30, [sp, #-80]!
  40c3e4:	mov	x29, sp
  40c3e8:	stp	x19, x20, [sp, #16]
  40c3ec:	stp	x21, x22, [sp, #32]
  40c3f0:	stp	x23, x24, [sp, #48]
  40c3f4:	mov	x23, x0
  40c3f8:	mov	x21, x1
  40c3fc:	mov	x24, x2
  40c400:	ldr	x22, [x0, #40]
  40c404:	ldr	x19, [x22, #40]
  40c408:	cbz	x19, 40c434 <ferror@plt+0x9e04>
  40c40c:	mov	x0, x19
  40c410:	bl	40ccf4 <ferror@plt+0xa6c4>
  40c414:	mov	x20, x0
  40c418:	mov	x1, x21
  40c41c:	bl	402370 <strcmp@plt>
  40c420:	cbz	w0, 40c480 <ferror@plt+0x9e50>
  40c424:	ldr	x19, [x19]
  40c428:	ldr	x1, [x22, #40]
  40c42c:	cmp	x19, x1
  40c430:	b.ne	40c408 <ferror@plt+0x9dd8>  // b.any
  40c434:	ldr	x19, [x22, #32]
  40c438:	cbz	x19, 40c468 <ferror@plt+0x9e38>
  40c43c:	mov	x0, x19
  40c440:	bl	40ccf4 <ferror@plt+0xa6c4>
  40c444:	mov	x20, x0
  40c448:	mov	x1, x21
  40c44c:	bl	402370 <strcmp@plt>
  40c450:	cbz	w0, 40c558 <ferror@plt+0x9f28>
  40c454:	ldr	x19, [x19]
  40c458:	ldr	x0, [x22, #32]
  40c45c:	cmp	x19, x0
  40c460:	b.ne	40c438 <ferror@plt+0x9e08>  // b.any
  40c464:	mov	w19, #0x0                   	// #0
  40c468:	mov	w0, w19
  40c46c:	ldp	x19, x20, [sp, #16]
  40c470:	ldp	x21, x22, [sp, #32]
  40c474:	ldp	x23, x24, [sp, #48]
  40c478:	ldp	x29, x30, [sp], #80
  40c47c:	ret
  40c480:	mov	x0, x19
  40c484:	bl	40cce8 <ferror@plt+0xa6b8>
  40c488:	mov	x21, x0
  40c48c:	add	x2, sp, #0x48
  40c490:	mov	x1, x20
  40c494:	mov	x0, x23
  40c498:	bl	410048 <ferror@plt+0xda18>
  40c49c:	mov	w19, w0
  40c4a0:	tbnz	w0, #31, 40c4cc <ferror@plt+0x9e9c>
  40c4a4:	ldr	x1, [sp, #72]
  40c4a8:	ldr	x0, [x24]
  40c4ac:	bl	40ca00 <ferror@plt+0xa3d0>
  40c4b0:	cbz	x0, 40c518 <ferror@plt+0x9ee8>
  40c4b4:	str	x0, [x24]
  40c4b8:	mov	x1, x21
  40c4bc:	ldr	x0, [sp, #72]
  40c4c0:	bl	411264 <ferror@plt+0xec34>
  40c4c4:	mov	w19, #0x1                   	// #1
  40c4c8:	b	40c468 <ferror@plt+0x9e38>
  40c4cc:	mov	x0, x23
  40c4d0:	bl	40ba98 <ferror@plt+0x9468>
  40c4d4:	cmp	w0, #0x2
  40c4d8:	b.le	40c468 <ferror@plt+0x9e38>
  40c4dc:	neg	w0, w19
  40c4e0:	bl	402270 <strerror@plt>
  40c4e4:	mov	x7, x0
  40c4e8:	mov	x6, x20
  40c4ec:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40c4f0:	add	x5, x5, #0x248
  40c4f4:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40c4f8:	add	x4, x4, #0x410
  40c4fc:	mov	w3, #0x2a8                 	// #680
  40c500:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40c504:	add	x2, x2, #0x180
  40c508:	mov	w1, #0x3                   	// #3
  40c50c:	mov	x0, x23
  40c510:	bl	40b9f8 <ferror@plt+0x93c8>
  40c514:	b	40c468 <ferror@plt+0x9e38>
  40c518:	mov	x0, x23
  40c51c:	bl	40ba98 <ferror@plt+0x9468>
  40c520:	mov	w19, #0xfffffff4            	// #-12
  40c524:	cmp	w0, #0x2
  40c528:	b.le	40c468 <ferror@plt+0x9e38>
  40c52c:	adrp	x5, 417000 <ferror@plt+0x149d0>
  40c530:	add	x5, x5, #0x690
  40c534:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40c538:	add	x4, x4, #0x410
  40c53c:	mov	w3, #0x2af                 	// #687
  40c540:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40c544:	add	x2, x2, #0x180
  40c548:	mov	w1, #0x3                   	// #3
  40c54c:	mov	x0, x23
  40c550:	bl	40b9f8 <ferror@plt+0x93c8>
  40c554:	b	40c468 <ferror@plt+0x9e38>
  40c558:	mov	x0, x19
  40c55c:	bl	40cce8 <ferror@plt+0xa6b8>
  40c560:	mov	x21, x0
  40c564:	add	x2, sp, #0x48
  40c568:	mov	x1, x20
  40c56c:	mov	x0, x23
  40c570:	bl	410048 <ferror@plt+0xda18>
  40c574:	mov	w19, w0
  40c578:	tbnz	w0, #31, 40c5a4 <ferror@plt+0x9f74>
  40c57c:	ldr	x1, [sp, #72]
  40c580:	ldr	x0, [x24]
  40c584:	bl	40ca00 <ferror@plt+0xa3d0>
  40c588:	cbz	x0, 40c5f0 <ferror@plt+0x9fc0>
  40c58c:	str	x0, [x24]
  40c590:	mov	x1, x21
  40c594:	ldr	x0, [sp, #72]
  40c598:	bl	4116ec <ferror@plt+0xf0bc>
  40c59c:	mov	w19, #0x1                   	// #1
  40c5a0:	b	40c468 <ferror@plt+0x9e38>
  40c5a4:	mov	x0, x23
  40c5a8:	bl	40ba98 <ferror@plt+0x9468>
  40c5ac:	cmp	w0, #0x2
  40c5b0:	b.le	40c468 <ferror@plt+0x9e38>
  40c5b4:	neg	w0, w19
  40c5b8:	bl	402270 <strerror@plt>
  40c5bc:	mov	x7, x0
  40c5c0:	mov	x6, x20
  40c5c4:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40c5c8:	add	x5, x5, #0x248
  40c5cc:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40c5d0:	add	x4, x4, #0x410
  40c5d4:	mov	w3, #0x2cc                 	// #716
  40c5d8:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40c5dc:	add	x2, x2, #0x180
  40c5e0:	mov	w1, #0x3                   	// #3
  40c5e4:	mov	x0, x23
  40c5e8:	bl	40b9f8 <ferror@plt+0x93c8>
  40c5ec:	b	40c468 <ferror@plt+0x9e38>
  40c5f0:	mov	x0, x23
  40c5f4:	bl	40ba98 <ferror@plt+0x9468>
  40c5f8:	mov	w19, #0xfffffff4            	// #-12
  40c5fc:	cmp	w0, #0x2
  40c600:	b.le	40c468 <ferror@plt+0x9e38>
  40c604:	adrp	x5, 417000 <ferror@plt+0x149d0>
  40c608:	add	x5, x5, #0x690
  40c60c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40c610:	add	x4, x4, #0x410
  40c614:	mov	w3, #0x2d3                 	// #723
  40c618:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40c61c:	add	x2, x2, #0x180
  40c620:	mov	w1, #0x3                   	// #3
  40c624:	mov	x0, x23
  40c628:	bl	40b9f8 <ferror@plt+0x93c8>
  40c62c:	b	40c468 <ferror@plt+0x9e38>
  40c630:	stp	x29, x30, [sp, #-80]!
  40c634:	mov	x29, sp
  40c638:	stp	x19, x20, [sp, #16]
  40c63c:	str	x21, [sp, #32]
  40c640:	and	w21, w1, #0xff
  40c644:	add	x1, sp, #0x40
  40c648:	ldr	x0, [x0, #48]
  40c64c:	bl	40ae64 <ferror@plt+0x8834>
  40c650:	add	x20, sp, #0x38
  40c654:	add	x19, sp, #0x40
  40c658:	mov	x2, x20
  40c65c:	mov	x1, #0x0                   	// #0
  40c660:	mov	x0, x19
  40c664:	bl	40ae78 <ferror@plt+0x8848>
  40c668:	and	w0, w0, #0xff
  40c66c:	cbz	w0, 40c680 <ferror@plt+0xa050>
  40c670:	mov	w1, w21
  40c674:	ldr	x0, [sp, #56]
  40c678:	bl	40fe34 <ferror@plt+0xd804>
  40c67c:	b	40c658 <ferror@plt+0xa028>
  40c680:	ldp	x19, x20, [sp, #16]
  40c684:	ldr	x21, [sp, #32]
  40c688:	ldp	x29, x30, [sp], #80
  40c68c:	ret
  40c690:	stp	x29, x30, [sp, #-80]!
  40c694:	mov	x29, sp
  40c698:	stp	x19, x20, [sp, #16]
  40c69c:	str	x21, [sp, #32]
  40c6a0:	and	w21, w1, #0xff
  40c6a4:	add	x1, sp, #0x40
  40c6a8:	ldr	x0, [x0, #48]
  40c6ac:	bl	40ae64 <ferror@plt+0x8834>
  40c6b0:	add	x20, sp, #0x38
  40c6b4:	add	x19, sp, #0x40
  40c6b8:	mov	x2, x20
  40c6bc:	mov	x1, #0x0                   	// #0
  40c6c0:	mov	x0, x19
  40c6c4:	bl	40ae78 <ferror@plt+0x8848>
  40c6c8:	and	w0, w0, #0xff
  40c6cc:	cbz	w0, 40c6e0 <ferror@plt+0xa0b0>
  40c6d0:	mov	w1, w21
  40c6d4:	ldr	x0, [sp, #56]
  40c6d8:	bl	40fe58 <ferror@plt+0xd828>
  40c6dc:	b	40c6b8 <ferror@plt+0xa088>
  40c6e0:	ldp	x19, x20, [sp, #16]
  40c6e4:	ldr	x21, [sp, #32]
  40c6e8:	ldp	x29, x30, [sp], #80
  40c6ec:	ret
  40c6f0:	cbz	x0, 40c73c <ferror@plt+0xa10c>
  40c6f4:	stp	x29, x30, [sp, #-32]!
  40c6f8:	mov	x29, sp
  40c6fc:	stp	x19, x20, [sp, #16]
  40c700:	add	x19, x0, #0x38
  40c704:	add	x20, x0, #0x58
  40c708:	b	40c724 <ferror@plt+0xa0f4>
  40c70c:	bl	40f7dc <ferror@plt+0xd1ac>
  40c710:	str	xzr, [x19]
  40c714:	str	xzr, [x19, #32]
  40c718:	add	x19, x19, #0x8
  40c71c:	cmp	x19, x20
  40c720:	b.eq	40c730 <ferror@plt+0xa100>  // b.none
  40c724:	ldr	x0, [x19]
  40c728:	cbnz	x0, 40c70c <ferror@plt+0xa0dc>
  40c72c:	b	40c718 <ferror@plt+0xa0e8>
  40c730:	ldp	x19, x20, [sp, #16]
  40c734:	ldp	x29, x30, [sp], #32
  40c738:	ret
  40c73c:	ret
  40c740:	stp	x29, x30, [sp, #-32]!
  40c744:	mov	x29, sp
  40c748:	str	x19, [sp, #16]
  40c74c:	mov	x19, x0
  40c750:	cbz	x0, 40c768 <ferror@plt+0xa138>
  40c754:	ldr	w0, [x0]
  40c758:	sub	w0, w0, #0x1
  40c75c:	str	w0, [x19]
  40c760:	cmp	w0, #0x0
  40c764:	b.le	40c778 <ferror@plt+0xa148>
  40c768:	mov	x0, x19
  40c76c:	ldr	x19, [sp, #16]
  40c770:	ldp	x29, x30, [sp], #32
  40c774:	ret
  40c778:	mov	x0, x19
  40c77c:	bl	40ba98 <ferror@plt+0x9468>
  40c780:	cmp	w0, #0x5
  40c784:	b.gt	40c7bc <ferror@plt+0xa18c>
  40c788:	mov	x0, x19
  40c78c:	bl	40c6f0 <ferror@plt+0xa0c0>
  40c790:	ldr	x0, [x19, #48]
  40c794:	bl	40a644 <ferror@plt+0x8014>
  40c798:	ldr	x0, [x19, #32]
  40c79c:	bl	4023e0 <free@plt>
  40c7a0:	ldr	x0, [x19, #40]
  40c7a4:	cbz	x0, 40c7ac <ferror@plt+0xa17c>
  40c7a8:	bl	40d4b0 <ferror@plt+0xae80>
  40c7ac:	mov	x0, x19
  40c7b0:	bl	4023e0 <free@plt>
  40c7b4:	mov	x19, #0x0                   	// #0
  40c7b8:	b	40c768 <ferror@plt+0xa138>
  40c7bc:	mov	x6, x19
  40c7c0:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40c7c4:	add	x5, x5, #0x2b0
  40c7c8:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40c7cc:	add	x4, x4, #0x358
  40c7d0:	mov	w3, #0x14b                 	// #331
  40c7d4:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40c7d8:	add	x2, x2, #0x180
  40c7dc:	mov	w1, #0x6                   	// #6
  40c7e0:	mov	x0, x19
  40c7e4:	bl	40b9f8 <ferror@plt+0x93c8>
  40c7e8:	b	40c788 <ferror@plt+0xa158>
  40c7ec:	cbz	x0, 40c8f4 <ferror@plt+0xa2c4>
  40c7f0:	mov	x12, #0x1050                	// #4176
  40c7f4:	sub	sp, sp, x12
  40c7f8:	stp	x29, x30, [sp]
  40c7fc:	mov	x29, sp
  40c800:	stp	x19, x20, [sp, #16]
  40c804:	stp	x21, x22, [sp, #32]
  40c808:	stp	x23, x24, [sp, #48]
  40c80c:	str	x25, [sp, #64]
  40c810:	mov	x21, x0
  40c814:	adrp	x20, 430000 <ferror@plt+0x2d9d0>
  40c818:	add	x20, x20, #0xca8
  40c81c:	add	x19, x0, #0x58
  40c820:	add	x23, x0, #0x78
  40c824:	adrp	x22, 41b000 <ferror@plt+0x189d0>
  40c828:	add	x22, x22, #0x148
  40c82c:	add	x24, sp, #0x50
  40c830:	adrp	x25, 41b000 <ferror@plt+0x189d0>
  40c834:	add	x25, x25, #0x2c8
  40c838:	b	40c87c <ferror@plt+0xa24c>
  40c83c:	ldr	x4, [x20]
  40c840:	ldr	x3, [x21, #32]
  40c844:	mov	x2, x22
  40c848:	mov	x1, #0x1000                	// #4096
  40c84c:	mov	x0, x24
  40c850:	bl	402150 <snprintf@plt>
  40c854:	mov	x2, x19
  40c858:	mov	x1, x24
  40c85c:	mov	x0, x21
  40c860:	bl	40f5b0 <ferror@plt+0xcf80>
  40c864:	stur	x0, [x19, #-32]
  40c868:	cbz	x0, 40c8c0 <ferror@plt+0xa290>
  40c86c:	add	x20, x20, #0x10
  40c870:	add	x19, x19, #0x8
  40c874:	cmp	x19, x23
  40c878:	b.eq	40c8d0 <ferror@plt+0xa2a0>  // b.none
  40c87c:	ldur	x0, [x19, #-32]
  40c880:	cbz	x0, 40c83c <ferror@plt+0xa20c>
  40c884:	mov	x0, x21
  40c888:	bl	40ba98 <ferror@plt+0x9468>
  40c88c:	cmp	w0, #0x5
  40c890:	b.le	40c86c <ferror@plt+0xa23c>
  40c894:	ldr	x6, [x20]
  40c898:	mov	x5, x25
  40c89c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40c8a0:	add	x4, x4, #0x430
  40c8a4:	mov	w3, #0x34d                 	// #845
  40c8a8:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40c8ac:	add	x2, x2, #0x180
  40c8b0:	mov	w1, #0x6                   	// #6
  40c8b4:	mov	x0, x21
  40c8b8:	bl	40b9f8 <ferror@plt+0x93c8>
  40c8bc:	b	40c86c <ferror@plt+0xa23c>
  40c8c0:	mov	x0, x21
  40c8c4:	bl	40c6f0 <ferror@plt+0xa0c0>
  40c8c8:	mov	w0, #0xfffffff4            	// #-12
  40c8cc:	b	40c8d4 <ferror@plt+0xa2a4>
  40c8d0:	mov	w0, #0x0                   	// #0
  40c8d4:	ldp	x19, x20, [sp, #16]
  40c8d8:	ldp	x21, x22, [sp, #32]
  40c8dc:	ldp	x23, x24, [sp, #48]
  40c8e0:	ldr	x25, [sp, #64]
  40c8e4:	ldp	x29, x30, [sp]
  40c8e8:	mov	x12, #0x1050                	// #4176
  40c8ec:	add	sp, sp, x12
  40c8f0:	ret
  40c8f4:	mov	w0, #0xfffffffe            	// #-2
  40c8f8:	ret
  40c8fc:	cbz	x0, 40c9e8 <ferror@plt+0xa3b8>
  40c900:	mov	x12, #0x1030                	// #4144
  40c904:	sub	sp, sp, x12
  40c908:	stp	x29, x30, [sp]
  40c90c:	mov	x29, sp
  40c910:	stp	x19, x20, [sp, #16]
  40c914:	mov	x3, x0
  40c918:	mov	w19, w1
  40c91c:	mov	w20, w2
  40c920:	cmp	w1, #0x3
  40c924:	b.hi	40c9f0 <ferror@plt+0xa3c0>  // b.pmore
  40c928:	add	x0, x0, w19, uxtw #3
  40c92c:	ldr	x0, [x0, #56]
  40c930:	cbz	x0, 40c968 <ferror@plt+0xa338>
  40c934:	ubfiz	x19, x19, #4, #32
  40c938:	adrp	x3, 430000 <ferror@plt+0x2d9d0>
  40c93c:	add	x3, x3, #0xca8
  40c940:	add	x19, x3, x19
  40c944:	ldr	x2, [x19, #8]
  40c948:	mov	w1, w20
  40c94c:	bl	40f80c <ferror@plt+0xd1dc>
  40c950:	mov	w0, #0x0                   	// #0
  40c954:	ldp	x19, x20, [sp, #16]
  40c958:	ldp	x29, x30, [sp]
  40c95c:	mov	x12, #0x1030                	// #4144
  40c960:	add	sp, sp, x12
  40c964:	ret
  40c968:	str	x21, [sp, #32]
  40c96c:	ubfiz	x0, x19, #4, #32
  40c970:	add	x21, sp, #0x30
  40c974:	adrp	x1, 430000 <ferror@plt+0x2d9d0>
  40c978:	add	x1, x1, #0xca8
  40c97c:	ldr	x4, [x1, x0]
  40c980:	ldr	x3, [x3, #32]
  40c984:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40c988:	add	x2, x2, #0x148
  40c98c:	mov	x1, #0x1000                	// #4096
  40c990:	mov	x0, x21
  40c994:	bl	402150 <snprintf@plt>
  40c998:	mov	x0, x21
  40c99c:	bl	40f138 <ferror@plt+0xcb08>
  40c9a0:	mov	x21, x0
  40c9a4:	cbz	x0, 40c9dc <ferror@plt+0xa3ac>
  40c9a8:	ubfiz	x19, x19, #4, #32
  40c9ac:	adrp	x0, 430000 <ferror@plt+0x2d9d0>
  40c9b0:	add	x0, x0, #0xca8
  40c9b4:	add	x19, x0, x19
  40c9b8:	ldr	x2, [x19, #8]
  40c9bc:	mov	w1, w20
  40c9c0:	mov	x0, x21
  40c9c4:	bl	40f220 <ferror@plt+0xcbf0>
  40c9c8:	mov	x0, x21
  40c9cc:	bl	40f1f4 <ferror@plt+0xcbc4>
  40c9d0:	mov	w0, #0x0                   	// #0
  40c9d4:	ldr	x21, [sp, #32]
  40c9d8:	b	40c954 <ferror@plt+0xa324>
  40c9dc:	mov	w0, #0xffffffda            	// #-38
  40c9e0:	ldr	x21, [sp, #32]
  40c9e4:	b	40c954 <ferror@plt+0xa324>
  40c9e8:	mov	w0, #0xffffffda            	// #-38
  40c9ec:	ret
  40c9f0:	mov	w0, #0xfffffffe            	// #-2
  40c9f4:	b	40c954 <ferror@plt+0xa324>
  40c9f8:	ldr	x0, [x0, #40]
  40c9fc:	ret
  40ca00:	stp	x29, x30, [sp, #-32]!
  40ca04:	mov	x29, sp
  40ca08:	stp	x19, x20, [sp, #16]
  40ca0c:	mov	x19, x0
  40ca10:	mov	x20, x1
  40ca14:	mov	x0, #0x18                  	// #24
  40ca18:	bl	4021a0 <malloc@plt>
  40ca1c:	cbz	x0, 40ca40 <ferror@plt+0xa410>
  40ca20:	str	x20, [x0, #16]
  40ca24:	cbz	x19, 40ca4c <ferror@plt+0xa41c>
  40ca28:	ldr	x1, [x19, #8]
  40ca2c:	str	x1, [x0, #8]
  40ca30:	str	x0, [x1]
  40ca34:	str	x0, [x19, #8]
  40ca38:	str	x19, [x0]
  40ca3c:	mov	x0, x19
  40ca40:	ldp	x19, x20, [sp, #16]
  40ca44:	ldp	x29, x30, [sp], #32
  40ca48:	ret
  40ca4c:	str	x0, [x0]
  40ca50:	str	x0, [x0, #8]
  40ca54:	b	40ca40 <ferror@plt+0xa410>
  40ca58:	stp	x29, x30, [sp, #-32]!
  40ca5c:	mov	x29, sp
  40ca60:	stp	x19, x20, [sp, #16]
  40ca64:	mov	x20, x1
  40ca68:	cbz	x0, 40caa0 <ferror@plt+0xa470>
  40ca6c:	mov	x19, x0
  40ca70:	mov	x0, #0x18                  	// #24
  40ca74:	bl	4021a0 <malloc@plt>
  40ca78:	cbz	x0, 40ca94 <ferror@plt+0xa464>
  40ca7c:	str	x20, [x0, #16]
  40ca80:	str	x19, [x0]
  40ca84:	ldr	x1, [x19, #8]
  40ca88:	str	x1, [x0, #8]
  40ca8c:	str	x0, [x1]
  40ca90:	str	x0, [x19, #8]
  40ca94:	ldp	x19, x20, [sp, #16]
  40ca98:	ldp	x29, x30, [sp], #32
  40ca9c:	ret
  40caa0:	mov	x0, #0x0                   	// #0
  40caa4:	bl	40ca00 <ferror@plt+0xa3d0>
  40caa8:	b	40ca94 <ferror@plt+0xa464>
  40caac:	cbz	x0, 40cad8 <ferror@plt+0xa4a8>
  40cab0:	cbz	x1, 40cad4 <ferror@plt+0xa4a4>
  40cab4:	ldr	x2, [x0, #8]
  40cab8:	str	x1, [x2]
  40cabc:	ldr	x2, [x1, #8]
  40cac0:	str	x0, [x2]
  40cac4:	ldr	x2, [x0, #8]
  40cac8:	ldr	x3, [x1, #8]
  40cacc:	str	x3, [x0, #8]
  40cad0:	str	x2, [x1, #8]
  40cad4:	ret
  40cad8:	mov	x0, x1
  40cadc:	b	40cad4 <ferror@plt+0xa4a4>
  40cae0:	stp	x29, x30, [sp, #-32]!
  40cae4:	mov	x29, sp
  40cae8:	stp	x19, x20, [sp, #16]
  40caec:	mov	x19, x0
  40caf0:	mov	x20, x1
  40caf4:	mov	x0, #0x18                  	// #24
  40caf8:	bl	4021a0 <malloc@plt>
  40cafc:	cbz	x0, 40cb1c <ferror@plt+0xa4ec>
  40cb00:	str	x20, [x0, #16]
  40cb04:	cbz	x19, 40cb28 <ferror@plt+0xa4f8>
  40cb08:	ldr	x1, [x19, #8]
  40cb0c:	str	x1, [x0, #8]
  40cb10:	str	x0, [x1]
  40cb14:	str	x0, [x19, #8]
  40cb18:	str	x19, [x0]
  40cb1c:	ldp	x19, x20, [sp, #16]
  40cb20:	ldp	x29, x30, [sp], #32
  40cb24:	ret
  40cb28:	str	x0, [x0]
  40cb2c:	str	x0, [x0, #8]
  40cb30:	b	40cb1c <ferror@plt+0xa4ec>
  40cb34:	cbz	x0, 40cb90 <ferror@plt+0xa560>
  40cb38:	stp	x29, x30, [sp, #-32]!
  40cb3c:	mov	x29, sp
  40cb40:	str	x19, [sp, #16]
  40cb44:	ldr	x2, [x0, #8]
  40cb48:	cmp	x0, x2
  40cb4c:	b.eq	40cb80 <ferror@plt+0xa550>  // b.none
  40cb50:	ldr	x1, [x0]
  40cb54:	cmp	x0, x1
  40cb58:	b.eq	40cb88 <ferror@plt+0xa558>  // b.none
  40cb5c:	str	x1, [x2]
  40cb60:	ldr	x2, [x0, #8]
  40cb64:	str	x2, [x1, #8]
  40cb68:	ldr	x19, [x0]
  40cb6c:	bl	4023e0 <free@plt>
  40cb70:	mov	x0, x19
  40cb74:	ldr	x19, [sp, #16]
  40cb78:	ldp	x29, x30, [sp], #32
  40cb7c:	ret
  40cb80:	mov	x19, #0x0                   	// #0
  40cb84:	b	40cb6c <ferror@plt+0xa53c>
  40cb88:	mov	x19, #0x0                   	// #0
  40cb8c:	b	40cb6c <ferror@plt+0xa53c>
  40cb90:	ret
  40cb94:	cmp	x0, #0x0
  40cb98:	ccmp	x0, x1, #0x4, ne  // ne = any
  40cb9c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40cba0:	mov	x0, #0x0                   	// #0
  40cba4:	b.eq	40cbac <ferror@plt+0xa57c>  // b.none
  40cba8:	ldr	x0, [x1, #8]
  40cbac:	ret
  40cbb0:	mov	x2, x0
  40cbb4:	cmp	x0, #0x0
  40cbb8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40cbbc:	b.eq	40cbd0 <ferror@plt+0xa5a0>  // b.none
  40cbc0:	ldr	x0, [x1]
  40cbc4:	cmp	x0, x2
  40cbc8:	csel	x0, x0, xzr, ne  // ne = any
  40cbcc:	ret
  40cbd0:	mov	x0, #0x0                   	// #0
  40cbd4:	b	40cbcc <ferror@plt+0xa59c>
  40cbd8:	stp	x29, x30, [sp, #-32]!
  40cbdc:	mov	x29, sp
  40cbe0:	stp	x19, x20, [sp, #16]
  40cbe4:	mov	x19, x0
  40cbe8:	cbz	x0, 40cc10 <ferror@plt+0xa5e0>
  40cbec:	mov	x20, x1
  40cbf0:	mov	x1, x0
  40cbf4:	ldr	x2, [x1, #16]
  40cbf8:	cmp	x2, x20
  40cbfc:	b.eq	40cc28 <ferror@plt+0xa5f8>  // b.none
  40cc00:	mov	x0, x19
  40cc04:	bl	40cbb0 <ferror@plt+0xa580>
  40cc08:	mov	x1, x0
  40cc0c:	cbnz	x0, 40cbf4 <ferror@plt+0xa5c4>
  40cc10:	mov	x0, x19
  40cc14:	b	40cc5c <ferror@plt+0xa62c>
  40cc18:	mov	x19, #0x0                   	// #0
  40cc1c:	b	40cc50 <ferror@plt+0xa620>
  40cc20:	mov	x19, #0x0                   	// #0
  40cc24:	b	40cc50 <ferror@plt+0xa620>
  40cc28:	ldr	x2, [x1, #8]
  40cc2c:	cmp	x1, x2
  40cc30:	b.eq	40cc20 <ferror@plt+0xa5f0>  // b.none
  40cc34:	ldr	x0, [x1]
  40cc38:	cmp	x1, x0
  40cc3c:	b.eq	40cc18 <ferror@plt+0xa5e8>  // b.none
  40cc40:	str	x0, [x2]
  40cc44:	ldr	x2, [x1, #8]
  40cc48:	str	x2, [x0, #8]
  40cc4c:	ldr	x19, [x1]
  40cc50:	mov	x0, x1
  40cc54:	bl	4023e0 <free@plt>
  40cc58:	mov	x0, x19
  40cc5c:	ldp	x19, x20, [sp, #16]
  40cc60:	ldp	x29, x30, [sp], #32
  40cc64:	ret
  40cc68:	cbz	x0, 40cc70 <ferror@plt+0xa640>
  40cc6c:	ldr	x0, [x0, #8]
  40cc70:	ret
  40cc74:	cbz	w1, 40ccac <ferror@plt+0xa67c>
  40cc78:	stp	x29, x30, [sp, #-32]!
  40cc7c:	mov	x29, sp
  40cc80:	stp	x19, x20, [sp, #16]
  40cc84:	mov	w20, w1
  40cc88:	mov	w19, #0x0                   	// #0
  40cc8c:	bl	40cc68 <ferror@plt+0xa638>
  40cc90:	bl	40cb34 <ferror@plt+0xa504>
  40cc94:	add	w19, w19, #0x1
  40cc98:	cmp	w20, w19
  40cc9c:	b.ne	40cc8c <ferror@plt+0xa65c>  // b.any
  40cca0:	ldp	x19, x20, [sp, #16]
  40cca4:	ldp	x29, x30, [sp], #32
  40cca8:	ret
  40ccac:	ret
  40ccb0:	ldr	x0, [x0, #16]
  40ccb4:	ret
  40ccb8:	ldr	x0, [x0, #16]
  40ccbc:	ldr	x0, [x0]
  40ccc0:	ret
  40ccc4:	ldr	x0, [x0, #16]
  40ccc8:	add	x0, x0, #0x8
  40cccc:	ret
  40ccd0:	ldr	x0, [x0, #16]
  40ccd4:	ldr	x0, [x0]
  40ccd8:	ret
  40ccdc:	ldr	x0, [x0, #16]
  40cce0:	add	x0, x0, #0x8
  40cce4:	ret
  40cce8:	ldr	x0, [x0, #16]
  40ccec:	ldr	x0, [x0]
  40ccf0:	ret
  40ccf4:	ldr	x0, [x0, #16]
  40ccf8:	add	x0, x0, #0x8
  40ccfc:	ret
  40cd00:	ldr	x0, [x0, #16]
  40cd04:	ldr	x0, [x0]
  40cd08:	ret
  40cd0c:	stp	x29, x30, [sp, #-64]!
  40cd10:	mov	x29, sp
  40cd14:	stp	x19, x20, [sp, #16]
  40cd18:	stp	x21, x22, [sp, #32]
  40cd1c:	str	x23, [sp, #48]
  40cd20:	ldr	x23, [x0, #16]
  40cd24:	ldr	w0, [x23, #24]
  40cd28:	cbz	w0, 40cdbc <ferror@plt+0xa78c>
  40cd2c:	ldr	x19, [x23, #8]
  40cd30:	sub	w0, w0, #0x1
  40cd34:	ldr	x20, [x19, x0, lsl #3]
  40cd38:	mov	x0, x20
  40cd3c:	bl	402020 <strlen@plt>
  40cd40:	add	x20, x20, x0
  40cd44:	ldr	x0, [x19]
  40cd48:	sub	x20, x20, x0
  40cd4c:	add	x21, x20, #0x6
  40cd50:	ldr	w0, [x23, #28]
  40cd54:	mov	x19, #0x0                   	// #0
  40cd58:	cbz	w0, 40cd84 <ferror@plt+0xa754>
  40cd5c:	ldr	x22, [x23, #16]
  40cd60:	sub	w0, w0, #0x1
  40cd64:	ldr	x19, [x22, x0, lsl #3]
  40cd68:	mov	x0, x19
  40cd6c:	bl	402020 <strlen@plt>
  40cd70:	add	x19, x19, x0
  40cd74:	ldr	x0, [x22]
  40cd78:	sub	x19, x19, x0
  40cd7c:	add	x21, x21, #0x6
  40cd80:	add	x21, x19, x21
  40cd84:	mov	x0, x21
  40cd88:	bl	4021a0 <malloc@plt>
  40cd8c:	mov	x21, x0
  40cd90:	cbz	x0, 40cda4 <ferror@plt+0xa774>
  40cd94:	mov	x22, x0
  40cd98:	cbnz	x20, 40cdc8 <ferror@plt+0xa798>
  40cd9c:	cbnz	x19, 40ce3c <ferror@plt+0xa80c>
  40cda0:	strb	wzr, [x22]
  40cda4:	mov	x0, x21
  40cda8:	ldp	x19, x20, [sp, #16]
  40cdac:	ldp	x21, x22, [sp, #32]
  40cdb0:	ldr	x23, [sp, #48]
  40cdb4:	ldp	x29, x30, [sp], #64
  40cdb8:	ret
  40cdbc:	mov	x20, #0x0                   	// #0
  40cdc0:	mov	x21, #0x1                   	// #1
  40cdc4:	b	40cd50 <ferror@plt+0xa720>
  40cdc8:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40cdcc:	add	x0, x0, #0x448
  40cdd0:	ldr	w1, [x0]
  40cdd4:	str	w1, [x21]
  40cdd8:	ldrb	w0, [x0, #4]
  40cddc:	strb	w0, [x21, #4]
  40cde0:	add	x22, x21, #0x5
  40cde4:	ldr	x0, [x23, #8]
  40cde8:	add	x2, x20, #0x1
  40cdec:	ldr	x1, [x0]
  40cdf0:	mov	x0, x22
  40cdf4:	bl	401fe0 <memcpy@plt>
  40cdf8:	add	x20, x22, x20
  40cdfc:	cmp	x22, x20
  40ce00:	b.cs	40cd9c <ferror@plt+0xa76c>  // b.hs, b.nlast
  40ce04:	mov	x0, x22
  40ce08:	mov	w2, #0x20                  	// #32
  40ce0c:	b	40ce1c <ferror@plt+0xa7ec>
  40ce10:	add	x0, x0, #0x1
  40ce14:	cmp	x0, x20
  40ce18:	b.eq	40ce2c <ferror@plt+0xa7fc>  // b.none
  40ce1c:	ldrb	w1, [x0]
  40ce20:	cbnz	w1, 40ce10 <ferror@plt+0xa7e0>
  40ce24:	strb	w2, [x0]
  40ce28:	b	40ce10 <ferror@plt+0xa7e0>
  40ce2c:	sub	x20, x20, x21
  40ce30:	sub	x20, x20, #0x5
  40ce34:	add	x22, x22, x20
  40ce38:	b	40cd9c <ferror@plt+0xa76c>
  40ce3c:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40ce40:	add	x0, x0, #0x450
  40ce44:	ldr	w1, [x0]
  40ce48:	str	w1, [x22]
  40ce4c:	ldrh	w0, [x0, #4]
  40ce50:	strh	w0, [x22, #4]
  40ce54:	add	x20, x22, #0x6
  40ce58:	ldr	x0, [x23, #16]
  40ce5c:	add	x2, x19, #0x1
  40ce60:	ldr	x1, [x0]
  40ce64:	mov	x0, x20
  40ce68:	bl	401fe0 <memcpy@plt>
  40ce6c:	add	x19, x20, x19
  40ce70:	cmp	x19, x20
  40ce74:	b.ls	40ceb0 <ferror@plt+0xa880>  // b.plast
  40ce78:	mov	x0, x20
  40ce7c:	mov	w2, #0x20                  	// #32
  40ce80:	b	40ce90 <ferror@plt+0xa860>
  40ce84:	add	x0, x0, #0x1
  40ce88:	cmp	x19, x0
  40ce8c:	b.eq	40cea0 <ferror@plt+0xa870>  // b.none
  40ce90:	ldrb	w1, [x0]
  40ce94:	cbnz	w1, 40ce84 <ferror@plt+0xa854>
  40ce98:	strb	w2, [x0]
  40ce9c:	b	40ce84 <ferror@plt+0xa854>
  40cea0:	sub	x19, x19, x22
  40cea4:	sub	x19, x19, #0x6
  40cea8:	add	x22, x20, x19
  40ceac:	b	40cda0 <ferror@plt+0xa770>
  40ceb0:	mov	x22, x20
  40ceb4:	b	40cda0 <ferror@plt+0xa770>
  40ceb8:	stp	x29, x30, [sp, #-80]!
  40cebc:	mov	x29, sp
  40cec0:	stp	x19, x20, [sp, #16]
  40cec4:	stp	x21, x22, [sp, #32]
  40cec8:	stp	x23, x24, [sp, #48]
  40cecc:	str	x25, [sp, #64]
  40ced0:	mov	x23, x1
  40ced4:	mov	x21, x2
  40ced8:	mov	x24, x4
  40cedc:	mov	x0, x1
  40cee0:	bl	402020 <strlen@plt>
  40cee4:	mov	x19, x0
  40cee8:	add	x25, x0, #0x1
  40ceec:	mov	x0, x21
  40cef0:	bl	402020 <strlen@plt>
  40cef4:	add	x22, x0, #0x1
  40cef8:	add	x0, x25, x22
  40cefc:	add	x0, x0, #0x8
  40cf00:	bl	4021a0 <malloc@plt>
  40cf04:	mov	x20, x0
  40cf08:	cbz	x0, 40cf74 <ferror@plt+0xa944>
  40cf0c:	add	x19, x19, #0x9
  40cf10:	add	x19, x0, x19
  40cf14:	str	x19, [x0], #8
  40cf18:	mov	x2, x25
  40cf1c:	mov	x1, x23
  40cf20:	bl	401fe0 <memcpy@plt>
  40cf24:	mov	x2, x22
  40cf28:	mov	x1, x21
  40cf2c:	mov	x0, x19
  40cf30:	bl	401fe0 <memcpy@plt>
  40cf34:	mov	x1, x20
  40cf38:	ldr	x0, [x24]
  40cf3c:	bl	40ca00 <ferror@plt+0xa3d0>
  40cf40:	cbz	x0, 40cf7c <ferror@plt+0xa94c>
  40cf44:	str	x0, [x24]
  40cf48:	mov	x20, #0x0                   	// #0
  40cf4c:	mov	w19, #0x0                   	// #0
  40cf50:	mov	x0, x20
  40cf54:	bl	4023e0 <free@plt>
  40cf58:	mov	w0, w19
  40cf5c:	ldp	x19, x20, [sp, #16]
  40cf60:	ldp	x21, x22, [sp, #32]
  40cf64:	ldp	x23, x24, [sp, #48]
  40cf68:	ldr	x25, [sp, #64]
  40cf6c:	ldp	x29, x30, [sp], #80
  40cf70:	ret
  40cf74:	mov	w19, #0xfffffff4            	// #-12
  40cf78:	b	40cf50 <ferror@plt+0xa920>
  40cf7c:	mov	w19, #0xfffffff4            	// #-12
  40cf80:	b	40cf50 <ferror@plt+0xa920>
  40cf84:	stp	x29, x30, [sp, #-80]!
  40cf88:	mov	x29, sp
  40cf8c:	stp	x19, x20, [sp, #16]
  40cf90:	stp	x21, x22, [sp, #32]
  40cf94:	stp	x23, x24, [sp, #48]
  40cf98:	stp	x25, x26, [sp, #64]
  40cf9c:	mov	x23, x1
  40cfa0:	mov	x24, x2
  40cfa4:	mov	x20, x3
  40cfa8:	mov	w25, #0x0                   	// #0
  40cfac:	cbz	x3, 40cfc0 <ferror@plt+0xa990>
  40cfb0:	ldr	x21, [x23]
  40cfb4:	cbz	x21, 40cffc <ferror@plt+0xa9cc>
  40cfb8:	mov	x19, x21
  40cfbc:	b	40cfd8 <ferror@plt+0xa9a8>
  40cfc0:	mov	x0, x2
  40cfc4:	bl	402380 <basename@plt>
  40cfc8:	mov	x20, x0
  40cfcc:	mov	w25, #0x1                   	// #1
  40cfd0:	b	40cfb0 <ferror@plt+0xa980>
  40cfd4:	cbz	x19, 40cffc <ferror@plt+0xa9cc>
  40cfd8:	ldr	x1, [x19, #16]
  40cfdc:	add	x1, x1, #0x9
  40cfe0:	mov	x0, x20
  40cfe4:	bl	402370 <strcmp@plt>
  40cfe8:	cmp	w0, #0x0
  40cfec:	b.le	40d058 <ferror@plt+0xaa28>
  40cff0:	ldr	x19, [x19]
  40cff4:	cmp	x19, x21
  40cff8:	b.ne	40cfd4 <ferror@plt+0xa9a4>  // b.any
  40cffc:	mov	x0, x20
  40d000:	bl	402020 <strlen@plt>
  40d004:	mov	x19, x0
  40d008:	add	x0, x0, #0x11
  40d00c:	bl	4021a0 <malloc@plt>
  40d010:	mov	x22, x0
  40d014:	mov	w0, #0xfffffff4            	// #-12
  40d018:	cbz	x22, 40d0c4 <ferror@plt+0xaa94>
  40d01c:	add	x2, x19, #0x1
  40d020:	mov	x1, x20
  40d024:	add	x0, x22, #0x9
  40d028:	bl	401fe0 <memcpy@plt>
  40d02c:	str	x24, [x22]
  40d030:	strb	w25, [x22, #8]
  40d034:	mov	x1, x22
  40d038:	mov	x0, x21
  40d03c:	bl	40ca00 <ferror@plt+0xa3d0>
  40d040:	mov	x1, x0
  40d044:	cbnz	x0, 40d0bc <ferror@plt+0xaa8c>
  40d048:	mov	x0, x22
  40d04c:	bl	4023e0 <free@plt>
  40d050:	mov	w0, #0xfffffff4            	// #-12
  40d054:	b	40d0c4 <ferror@plt+0xaa94>
  40d058:	cbz	w0, 40d0f0 <ferror@plt+0xaac0>
  40d05c:	mov	x0, x20
  40d060:	bl	402020 <strlen@plt>
  40d064:	mov	x26, x0
  40d068:	add	x0, x0, #0x11
  40d06c:	bl	4021a0 <malloc@plt>
  40d070:	mov	x22, x0
  40d074:	cbz	x0, 40d0f8 <ferror@plt+0xaac8>
  40d078:	add	x2, x26, #0x1
  40d07c:	mov	x1, x20
  40d080:	add	x0, x22, #0x9
  40d084:	bl	401fe0 <memcpy@plt>
  40d088:	str	x24, [x22]
  40d08c:	strb	w25, [x22, #8]
  40d090:	cmp	x21, x19
  40d094:	b.eq	40d0dc <ferror@plt+0xaaac>  // b.none
  40d098:	mov	x1, x22
  40d09c:	mov	x0, x19
  40d0a0:	bl	40ca58 <ferror@plt+0xa428>
  40d0a4:	mov	x1, x0
  40d0a8:	cbz	x1, 40d048 <ferror@plt+0xaa18>
  40d0ac:	ldr	x2, [x23]
  40d0b0:	mov	w0, #0x0                   	// #0
  40d0b4:	cmp	x2, x19
  40d0b8:	b.ne	40d0c4 <ferror@plt+0xaa94>  // b.any
  40d0bc:	str	x1, [x23]
  40d0c0:	mov	w0, #0x0                   	// #0
  40d0c4:	ldp	x19, x20, [sp, #16]
  40d0c8:	ldp	x21, x22, [sp, #32]
  40d0cc:	ldp	x23, x24, [sp, #48]
  40d0d0:	ldp	x25, x26, [sp, #64]
  40d0d4:	ldp	x29, x30, [sp], #80
  40d0d8:	ret
  40d0dc:	mov	x1, x22
  40d0e0:	mov	x0, x19
  40d0e4:	bl	40cae0 <ferror@plt+0xa4b0>
  40d0e8:	mov	x1, x0
  40d0ec:	b	40d0a8 <ferror@plt+0xaa78>
  40d0f0:	mov	w0, #0xffffffef            	// #-17
  40d0f4:	b	40d0c4 <ferror@plt+0xaa94>
  40d0f8:	mov	w0, #0xfffffff4            	// #-12
  40d0fc:	b	40d0c4 <ferror@plt+0xaa94>
  40d100:	stp	x29, x30, [sp, #-32]!
  40d104:	mov	x29, sp
  40d108:	stp	x19, x20, [sp, #16]
  40d10c:	mov	x20, x0
  40d110:	mov	x0, x1
  40d114:	bl	402250 <strdup@plt>
  40d118:	mov	x19, x0
  40d11c:	cbz	x0, 40d154 <ferror@plt+0xab24>
  40d120:	mov	x1, x0
  40d124:	ldr	x0, [x20, #16]
  40d128:	bl	40ca00 <ferror@plt+0xa3d0>
  40d12c:	cbz	x0, 40d15c <ferror@plt+0xab2c>
  40d130:	str	x0, [x20, #16]
  40d134:	mov	x19, #0x0                   	// #0
  40d138:	mov	w20, #0x0                   	// #0
  40d13c:	mov	x0, x19
  40d140:	bl	4023e0 <free@plt>
  40d144:	mov	w0, w20
  40d148:	ldp	x19, x20, [sp, #16]
  40d14c:	ldp	x29, x30, [sp], #32
  40d150:	ret
  40d154:	mov	w20, #0xfffffff4            	// #-12
  40d158:	b	40d13c <ferror@plt+0xab0c>
  40d15c:	mov	w20, #0xfffffff4            	// #-12
  40d160:	b	40d13c <ferror@plt+0xab0c>
  40d164:	stp	x29, x30, [sp, #-80]!
  40d168:	mov	x29, sp
  40d16c:	stp	x19, x20, [sp, #16]
  40d170:	stp	x21, x22, [sp, #32]
  40d174:	stp	x23, x24, [sp, #48]
  40d178:	str	x25, [sp, #64]
  40d17c:	mov	x24, x0
  40d180:	mov	x23, x1
  40d184:	mov	x21, x2
  40d188:	mov	x0, x1
  40d18c:	bl	402020 <strlen@plt>
  40d190:	mov	x19, x0
  40d194:	add	x25, x0, #0x1
  40d198:	mov	x0, x21
  40d19c:	bl	402020 <strlen@plt>
  40d1a0:	add	x22, x0, #0x1
  40d1a4:	add	x0, x25, x22
  40d1a8:	add	x0, x0, #0x8
  40d1ac:	bl	4021a0 <malloc@plt>
  40d1b0:	mov	x20, x0
  40d1b4:	cbz	x0, 40d230 <ferror@plt+0xac00>
  40d1b8:	add	x19, x19, #0x9
  40d1bc:	add	x19, x0, x19
  40d1c0:	str	x19, [x0], #8
  40d1c4:	mov	x2, x25
  40d1c8:	mov	x1, x23
  40d1cc:	bl	401fe0 <memcpy@plt>
  40d1d0:	mov	x2, x22
  40d1d4:	mov	x1, x21
  40d1d8:	mov	x0, x19
  40d1dc:	bl	401fe0 <memcpy@plt>
  40d1e0:	mov	w2, #0x20                  	// #32
  40d1e4:	mov	w1, #0x9                   	// #9
  40d1e8:	ldr	x0, [x20]
  40d1ec:	bl	40b028 <ferror@plt+0x89f8>
  40d1f0:	mov	x1, x20
  40d1f4:	ldr	x0, [x24, #24]
  40d1f8:	bl	40ca00 <ferror@plt+0xa3d0>
  40d1fc:	cbz	x0, 40d238 <ferror@plt+0xac08>
  40d200:	str	x0, [x24, #24]
  40d204:	mov	x20, #0x0                   	// #0
  40d208:	mov	w19, #0x0                   	// #0
  40d20c:	mov	x0, x20
  40d210:	bl	4023e0 <free@plt>
  40d214:	mov	w0, w19
  40d218:	ldp	x19, x20, [sp, #16]
  40d21c:	ldp	x21, x22, [sp, #32]
  40d220:	ldp	x23, x24, [sp, #48]
  40d224:	ldr	x25, [sp, #64]
  40d228:	ldp	x29, x30, [sp], #80
  40d22c:	ret
  40d230:	mov	w19, #0xfffffff4            	// #-12
  40d234:	b	40d20c <ferror@plt+0xabdc>
  40d238:	mov	w19, #0xfffffff4            	// #-12
  40d23c:	b	40d20c <ferror@plt+0xabdc>
  40d240:	stp	x29, x30, [sp, #-64]!
  40d244:	mov	x29, sp
  40d248:	str	x3, [sp, #56]
  40d24c:	cmp	x1, #0x0
  40d250:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40d254:	b.eq	40d2e8 <ferror@plt+0xacb8>  // b.none
  40d258:	stp	x19, x20, [sp, #16]
  40d25c:	str	x21, [sp, #32]
  40d260:	mov	x21, x0
  40d264:	mov	x19, x1
  40d268:	mov	x20, x2
  40d26c:	adrp	x1, 417000 <ferror@plt+0x149d0>
  40d270:	add	x1, x1, #0xe30
  40d274:	mov	x0, x19
  40d278:	bl	402370 <strcmp@plt>
  40d27c:	cbnz	w0, 40d2c4 <ferror@plt+0xac94>
  40d280:	mov	x2, #0xa                   	// #10
  40d284:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40d288:	add	x1, x1, #0x458
  40d28c:	mov	x0, x20
  40d290:	bl	4021c0 <strncmp@plt>
  40d294:	cbnz	w0, 40d2c4 <ferror@plt+0xac94>
  40d298:	adrp	x19, 41b000 <ferror@plt+0x189d0>
  40d29c:	add	x19, x19, #0x468
  40d2a0:	add	x20, sp, #0x38
  40d2a4:	mov	x1, x19
  40d2a8:	mov	x0, x20
  40d2ac:	bl	402340 <strsep@plt>
  40d2b0:	mov	x1, x0
  40d2b4:	cbz	x0, 40d330 <ferror@plt+0xad00>
  40d2b8:	mov	x0, x21
  40d2bc:	bl	40d100 <ferror@plt+0xaad0>
  40d2c0:	b	40d2a4 <ferror@plt+0xac74>
  40d2c4:	mov	x0, x19
  40d2c8:	bl	40b0f0 <ferror@plt+0x8ac0>
  40d2cc:	tbnz	w0, #31, 40d2f0 <ferror@plt+0xacc0>
  40d2d0:	mov	x2, x20
  40d2d4:	mov	x1, x19
  40d2d8:	mov	x0, x21
  40d2dc:	bl	40d164 <ferror@plt+0xab34>
  40d2e0:	ldp	x19, x20, [sp, #16]
  40d2e4:	ldr	x21, [sp, #32]
  40d2e8:	ldp	x29, x30, [sp], #64
  40d2ec:	ret
  40d2f0:	ldr	x0, [x21]
  40d2f4:	bl	40ba98 <ferror@plt+0x9468>
  40d2f8:	cmp	w0, #0x2
  40d2fc:	b.le	40d2d0 <ferror@plt+0xaca0>
  40d300:	mov	x6, x19
  40d304:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40d308:	add	x5, x5, #0x470
  40d30c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40d310:	add	x4, x4, #0x638
  40d314:	mov	w3, #0x1e8                 	// #488
  40d318:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40d31c:	add	x2, x2, #0x4c0
  40d320:	mov	w1, #0x3                   	// #3
  40d324:	ldr	x0, [x21]
  40d328:	bl	40b9f8 <ferror@plt+0x93c8>
  40d32c:	b	40d2d0 <ferror@plt+0xaca0>
  40d330:	ldp	x19, x20, [sp, #16]
  40d334:	ldr	x21, [sp, #32]
  40d338:	b	40d2e8 <ferror@plt+0xacb8>
  40d33c:	stp	x29, x30, [sp, #-48]!
  40d340:	mov	x29, sp
  40d344:	stp	x19, x20, [sp, #16]
  40d348:	str	x21, [sp, #32]
  40d34c:	mov	x21, x0
  40d350:	mov	w19, w1
  40d354:	mov	x1, #0x30                  	// #48
  40d358:	mov	x0, #0x1                   	// #1
  40d35c:	bl	402210 <calloc@plt>
  40d360:	mov	x20, x0
  40d364:	mov	x0, x21
  40d368:	bl	40c9f8 <ferror@plt+0xa3c8>
  40d36c:	cbz	x20, 40d3cc <ferror@plt+0xad9c>
  40d370:	str	w19, [x20]
  40d374:	cmp	w19, #0x3
  40d378:	b.eq	40d440 <ferror@plt+0xae10>  // b.none
  40d37c:	b.hi	40d3e0 <ferror@plt+0xadb0>  // b.pmore
  40d380:	cmp	w19, #0x1
  40d384:	b.eq	40d41c <ferror@plt+0xadec>  // b.none
  40d388:	cmp	w19, #0x2
  40d38c:	b.ne	40d3b4 <ferror@plt+0xad84>  // b.any
  40d390:	ldr	x0, [x0, #32]
  40d394:	str	x0, [x20, #8]
  40d398:	adrp	x0, 40c000 <ferror@plt+0x99d0>
  40d39c:	add	x0, x0, #0xcf4
  40d3a0:	str	x0, [x20, #32]
  40d3a4:	adrp	x0, 40c000 <ferror@plt+0x99d0>
  40d3a8:	add	x0, x0, #0xce8
  40d3ac:	str	x0, [x20, #40]
  40d3b0:	b	40d3cc <ferror@plt+0xad9c>
  40d3b4:	cbnz	w19, 40d3cc <ferror@plt+0xad9c>
  40d3b8:	ldr	x0, [x0, #16]
  40d3bc:	str	x0, [x20, #8]
  40d3c0:	adrp	x0, 40c000 <ferror@plt+0x99d0>
  40d3c4:	add	x0, x0, #0xcb0
  40d3c8:	str	x0, [x20, #32]
  40d3cc:	mov	x0, x20
  40d3d0:	ldp	x19, x20, [sp, #16]
  40d3d4:	ldr	x21, [sp, #32]
  40d3d8:	ldp	x29, x30, [sp], #48
  40d3dc:	ret
  40d3e0:	cmp	w19, #0x4
  40d3e4:	b.eq	40d464 <ferror@plt+0xae34>  // b.none
  40d3e8:	cmp	w19, #0x5
  40d3ec:	b.ne	40d3cc <ferror@plt+0xad9c>  // b.any
  40d3f0:	ldr	x0, [x0, #48]
  40d3f4:	str	x0, [x20, #8]
  40d3f8:	adrp	x0, 40c000 <ferror@plt+0x99d0>
  40d3fc:	add	x0, x0, #0xd00
  40d400:	str	x0, [x20, #32]
  40d404:	adrp	x0, 40c000 <ferror@plt+0x99d0>
  40d408:	add	x0, x0, #0xd0c
  40d40c:	str	x0, [x20, #40]
  40d410:	mov	w0, #0x1                   	// #1
  40d414:	strb	w0, [x20, #4]
  40d418:	b	40d3cc <ferror@plt+0xad9c>
  40d41c:	ldr	x0, [x0, #40]
  40d420:	str	x0, [x20, #8]
  40d424:	adrp	x0, 40c000 <ferror@plt+0x99d0>
  40d428:	add	x0, x0, #0xcf4
  40d42c:	str	x0, [x20, #32]
  40d430:	adrp	x0, 40c000 <ferror@plt+0x99d0>
  40d434:	add	x0, x0, #0xce8
  40d438:	str	x0, [x20, #40]
  40d43c:	b	40d3cc <ferror@plt+0xad9c>
  40d440:	ldr	x0, [x0, #8]
  40d444:	str	x0, [x20, #8]
  40d448:	adrp	x0, 40c000 <ferror@plt+0x99d0>
  40d44c:	add	x0, x0, #0xcb8
  40d450:	str	x0, [x20, #32]
  40d454:	adrp	x0, 40c000 <ferror@plt+0x99d0>
  40d458:	add	x0, x0, #0xcc4
  40d45c:	str	x0, [x20, #40]
  40d460:	b	40d3cc <ferror@plt+0xad9c>
  40d464:	ldr	x0, [x0, #24]
  40d468:	str	x0, [x20, #8]
  40d46c:	adrp	x0, 40c000 <ferror@plt+0x99d0>
  40d470:	add	x0, x0, #0xcdc
  40d474:	str	x0, [x20, #32]
  40d478:	adrp	x0, 40c000 <ferror@plt+0x99d0>
  40d47c:	add	x0, x0, #0xcd0
  40d480:	str	x0, [x20, #40]
  40d484:	b	40d3cc <ferror@plt+0xad9c>
  40d488:	ldr	x0, [x0, #16]
  40d48c:	ldr	w2, [x0, #24]
  40d490:	str	w2, [x1]
  40d494:	ldr	x0, [x0, #8]
  40d498:	ret
  40d49c:	ldr	x0, [x0, #16]
  40d4a0:	ldr	w2, [x0, #28]
  40d4a4:	str	w2, [x1]
  40d4a8:	ldr	x0, [x0, #16]
  40d4ac:	ret
  40d4b0:	stp	x29, x30, [sp, #-32]!
  40d4b4:	mov	x29, sp
  40d4b8:	stp	x19, x20, [sp, #16]
  40d4bc:	mov	x19, x0
  40d4c0:	ldr	x20, [x0, #8]
  40d4c4:	cbz	x20, 40d4e4 <ferror@plt+0xaeb4>
  40d4c8:	ldr	x0, [x20, #16]
  40d4cc:	bl	4023e0 <free@plt>
  40d4d0:	mov	x0, x20
  40d4d4:	bl	40cb34 <ferror@plt+0xa504>
  40d4d8:	mov	x20, x0
  40d4dc:	str	x0, [x19, #8]
  40d4e0:	cbnz	x0, 40d4c8 <ferror@plt+0xae98>
  40d4e4:	ldr	x20, [x19, #16]
  40d4e8:	cbz	x20, 40d508 <ferror@plt+0xaed8>
  40d4ec:	ldr	x0, [x20, #16]
  40d4f0:	bl	4023e0 <free@plt>
  40d4f4:	mov	x0, x20
  40d4f8:	bl	40cb34 <ferror@plt+0xa504>
  40d4fc:	mov	x20, x0
  40d500:	str	x0, [x19, #16]
  40d504:	cbnz	x0, 40d4ec <ferror@plt+0xaebc>
  40d508:	ldr	x20, [x19, #24]
  40d50c:	cbz	x20, 40d52c <ferror@plt+0xaefc>
  40d510:	ldr	x0, [x20, #16]
  40d514:	bl	4023e0 <free@plt>
  40d518:	mov	x0, x20
  40d51c:	bl	40cb34 <ferror@plt+0xa504>
  40d520:	mov	x20, x0
  40d524:	str	x0, [x19, #24]
  40d528:	cbnz	x0, 40d510 <ferror@plt+0xaee0>
  40d52c:	ldr	x20, [x19, #40]
  40d530:	cbz	x20, 40d550 <ferror@plt+0xaf20>
  40d534:	ldr	x0, [x20, #16]
  40d538:	bl	4023e0 <free@plt>
  40d53c:	mov	x0, x20
  40d540:	bl	40cb34 <ferror@plt+0xa504>
  40d544:	str	x0, [x19, #40]
  40d548:	mov	x20, x0
  40d54c:	cbnz	x0, 40d534 <ferror@plt+0xaf04>
  40d550:	ldr	x20, [x19, #32]
  40d554:	cbz	x20, 40d574 <ferror@plt+0xaf44>
  40d558:	ldr	x0, [x20, #16]
  40d55c:	bl	4023e0 <free@plt>
  40d560:	mov	x0, x20
  40d564:	bl	40cb34 <ferror@plt+0xa504>
  40d568:	str	x0, [x19, #32]
  40d56c:	mov	x20, x0
  40d570:	cbnz	x0, 40d558 <ferror@plt+0xaf28>
  40d574:	ldr	x20, [x19, #48]
  40d578:	cbz	x20, 40d598 <ferror@plt+0xaf68>
  40d57c:	ldr	x0, [x20, #16]
  40d580:	bl	4023e0 <free@plt>
  40d584:	mov	x0, x20
  40d588:	bl	40cb34 <ferror@plt+0xa504>
  40d58c:	mov	x20, x0
  40d590:	str	x0, [x19, #48]
  40d594:	cbnz	x0, 40d57c <ferror@plt+0xaf4c>
  40d598:	ldr	x0, [x19, #56]
  40d59c:	cbz	x0, 40d5b8 <ferror@plt+0xaf88>
  40d5a0:	ldr	x0, [x0, #16]
  40d5a4:	bl	4023e0 <free@plt>
  40d5a8:	ldr	x0, [x19, #56]
  40d5ac:	bl	40cb34 <ferror@plt+0xa504>
  40d5b0:	str	x0, [x19, #56]
  40d5b4:	cbnz	x0, 40d5a0 <ferror@plt+0xaf70>
  40d5b8:	mov	x0, x19
  40d5bc:	bl	4023e0 <free@plt>
  40d5c0:	ldp	x19, x20, [sp, #16]
  40d5c4:	ldp	x29, x30, [sp], #32
  40d5c8:	ret
  40d5cc:	mov	x12, #0x1190                	// #4496
  40d5d0:	sub	sp, sp, x12
  40d5d4:	stp	x29, x30, [sp, #16]
  40d5d8:	add	x29, sp, #0x10
  40d5dc:	stp	x19, x20, [sp, #32]
  40d5e0:	stp	x21, x22, [sp, #48]
  40d5e4:	stp	x23, x24, [sp, #64]
  40d5e8:	stp	x25, x26, [sp, #80]
  40d5ec:	stp	x27, x28, [sp, #96]
  40d5f0:	mov	x26, x0
  40d5f4:	str	x0, [sp, #152]
  40d5f8:	str	x1, [sp, #136]
  40d5fc:	mov	x25, x2
  40d600:	str	xzr, [sp, #4488]
  40d604:	bl	40ba7c <ferror@plt+0x944c>
  40d608:	adrp	x3, 41a000 <ferror@plt+0x179d0>
  40d60c:	add	x3, x3, #0x638
  40d610:	mov	x2, x0
  40d614:	add	x1, sp, #0x1, lsl #12
  40d618:	add	x1, x1, #0x188
  40d61c:	mov	x0, x26
  40d620:	bl	40cf84 <ferror@plt+0xa954>
  40d624:	ldr	x21, [x25]
  40d628:	cbz	x21, 40d8ec <ferror@plt+0xb2bc>
  40d62c:	add	x25, x25, #0x8
  40d630:	mov	x24, #0x0                   	// #0
  40d634:	adrp	x28, 419000 <ferror@plt+0x169d0>
  40d638:	add	x28, x28, #0xeb8
  40d63c:	add	x0, sp, #0x188
  40d640:	str	x0, [sp, #128]
  40d644:	str	x24, [sp, #120]
  40d648:	b	40d6c8 <ferror@plt+0xb098>
  40d64c:	add	x0, sp, #0x108
  40d650:	bl	40b888 <ferror@plt+0x9258>
  40d654:	mov	x24, x0
  40d658:	ldr	w0, [sp, #280]
  40d65c:	and	w0, w0, #0xf000
  40d660:	cmp	w0, #0x4, lsl #12
  40d664:	b.eq	40d6f4 <ferror@plt+0xb0c4>  // b.none
  40d668:	mov	x3, #0x0                   	// #0
  40d66c:	mov	x2, x21
  40d670:	add	x1, sp, #0x1, lsl #12
  40d674:	add	x1, x1, #0x188
  40d678:	mov	x0, x26
  40d67c:	bl	40cf84 <ferror@plt+0xa954>
  40d680:	mov	x0, x21
  40d684:	bl	402020 <strlen@plt>
  40d688:	add	x20, x0, #0x1
  40d68c:	add	x0, x0, #0x9
  40d690:	bl	4021a0 <malloc@plt>
  40d694:	mov	x19, x0
  40d698:	cbz	x0, 40d850 <ferror@plt+0xb220>
  40d69c:	str	x24, [x0], #8
  40d6a0:	mov	x2, x20
  40d6a4:	mov	x1, x21
  40d6a8:	bl	401fe0 <memcpy@plt>
  40d6ac:	mov	x1, x19
  40d6b0:	ldr	x0, [sp, #120]
  40d6b4:	bl	40ca00 <ferror@plt+0xa3d0>
  40d6b8:	cbz	x0, 40d858 <ferror@plt+0xb228>
  40d6bc:	str	x0, [sp, #120]
  40d6c0:	ldr	x21, [x25], #8
  40d6c4:	cbz	x21, 40d8a0 <ferror@plt+0xb270>
  40d6c8:	add	x2, sp, #0x108
  40d6cc:	mov	x1, x21
  40d6d0:	mov	w0, #0x0                   	// #0
  40d6d4:	bl	4025b0 <__xstat@plt>
  40d6d8:	cbz	w0, 40d64c <ferror@plt+0xb01c>
  40d6dc:	bl	402580 <__errno_location@plt>
  40d6e0:	ldr	w0, [x0]
  40d6e4:	mov	x24, #0x0                   	// #0
  40d6e8:	cmp	w0, #0x0
  40d6ec:	b.gt	40d6c0 <ferror@plt+0xb090>
  40d6f0:	b	40d680 <ferror@plt+0xb050>
  40d6f4:	mov	x0, x21
  40d6f8:	bl	4020d0 <opendir@plt>
  40d6fc:	mov	x23, x0
  40d700:	cbz	x0, 40d71c <ferror@plt+0xb0ec>
  40d704:	bl	402220 <readdir@plt>
  40d708:	mov	x20, x0
  40d70c:	cbz	x0, 40d844 <ferror@plt+0xb214>
  40d710:	add	x27, sp, #0x1, lsl #12
  40d714:	add	x27, x27, #0x188
  40d718:	b	40d7b0 <ferror@plt+0xb180>
  40d71c:	mov	x0, x26
  40d720:	bl	40ba98 <ferror@plt+0x9468>
  40d724:	cmp	w0, #0x2
  40d728:	b.le	40d6c0 <ferror@plt+0xb090>
  40d72c:	mov	x6, x21
  40d730:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40d734:	add	x5, x5, #0x4e0
  40d738:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40d73c:	add	x4, x4, #0x6a0
  40d740:	mov	w3, #0x32b                 	// #811
  40d744:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40d748:	add	x2, x2, #0x4c0
  40d74c:	mov	w1, #0x3                   	// #3
  40d750:	mov	x0, x26
  40d754:	bl	40b9f8 <ferror@plt+0x93c8>
  40d758:	b	40d6c0 <ferror@plt+0xb090>
  40d75c:	mov	x0, x23
  40d760:	bl	402490 <dirfd@plt>
  40d764:	mov	w4, #0x0                   	// #0
  40d768:	ldr	x3, [sp, #128]
  40d76c:	mov	x2, x22
  40d770:	mov	w1, w0
  40d774:	mov	w0, #0x0                   	// #0
  40d778:	bl	402620 <__fxstatat@plt>
  40d77c:	ldr	w0, [sp, #408]
  40d780:	and	w0, w0, #0xf000
  40d784:	cmp	w0, #0x4, lsl #12
  40d788:	b.eq	40d800 <ferror@plt+0xb1d0>  // b.none
  40d78c:	mov	x3, x22
  40d790:	mov	x2, x21
  40d794:	mov	x1, x27
  40d798:	mov	x0, x26
  40d79c:	bl	40cf84 <ferror@plt+0xa954>
  40d7a0:	mov	x0, x23
  40d7a4:	bl	402220 <readdir@plt>
  40d7a8:	mov	x20, x0
  40d7ac:	cbz	x0, 40d844 <ferror@plt+0xb214>
  40d7b0:	add	x22, x20, #0x13
  40d7b4:	mov	x0, x22
  40d7b8:	bl	402020 <strlen@plt>
  40d7bc:	mov	x19, x0
  40d7c0:	ldrb	w0, [x20, #19]
  40d7c4:	cmp	w0, #0x2e
  40d7c8:	ccmp	x19, #0x5, #0x0, ne  // ne = any
  40d7cc:	b.ls	40d7a0 <ferror@plt+0xb170>  // b.plast
  40d7d0:	sub	x0, x19, #0x5
  40d7d4:	mov	x1, x28
  40d7d8:	add	x0, x22, x0
  40d7dc:	bl	402370 <strcmp@plt>
  40d7e0:	cbz	w0, 40d75c <ferror@plt+0xb12c>
  40d7e4:	sub	x0, x19, #0x6
  40d7e8:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40d7ec:	add	x1, x1, #0x4f8
  40d7f0:	add	x0, x22, x0
  40d7f4:	bl	402370 <strcmp@plt>
  40d7f8:	cbz	w0, 40d75c <ferror@plt+0xb12c>
  40d7fc:	b	40d7a0 <ferror@plt+0xb170>
  40d800:	mov	x0, x26
  40d804:	bl	40ba98 <ferror@plt+0x9468>
  40d808:	cmp	w0, #0x2
  40d80c:	b.le	40d7a0 <ferror@plt+0xb170>
  40d810:	mov	x7, x22
  40d814:	mov	x6, x21
  40d818:	adrp	x0, 419000 <ferror@plt+0x169d0>
  40d81c:	add	x5, x0, #0xee8
  40d820:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40d824:	add	x4, x4, #0x688
  40d828:	mov	w3, #0x2cb                 	// #715
  40d82c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40d830:	add	x2, x2, #0x4c0
  40d834:	mov	w1, #0x3                   	// #3
  40d838:	mov	x0, x26
  40d83c:	bl	40b9f8 <ferror@plt+0x93c8>
  40d840:	b	40d7a0 <ferror@plt+0xb170>
  40d844:	mov	x0, x23
  40d848:	bl	402260 <closedir@plt>
  40d84c:	b	40d680 <ferror@plt+0xb050>
  40d850:	ldr	x24, [sp, #120]
  40d854:	b	40d85c <ferror@plt+0xb22c>
  40d858:	ldr	x24, [sp, #120]
  40d85c:	ldr	x0, [sp, #4488]
  40d860:	cbz	x0, 40d87c <ferror@plt+0xb24c>
  40d864:	ldr	x0, [x0, #16]
  40d868:	bl	4023e0 <free@plt>
  40d86c:	ldr	x0, [sp, #4488]
  40d870:	bl	40cb34 <ferror@plt+0xa504>
  40d874:	str	x0, [sp, #4488]
  40d878:	cbnz	x0, 40d864 <ferror@plt+0xb234>
  40d87c:	cbz	x24, 40e36c <ferror@plt+0xbd3c>
  40d880:	ldr	x0, [x24, #16]
  40d884:	bl	4023e0 <free@plt>
  40d888:	mov	x0, x24
  40d88c:	bl	40cb34 <ferror@plt+0xa504>
  40d890:	mov	x24, x0
  40d894:	cbnz	x0, 40d880 <ferror@plt+0xb250>
  40d898:	mov	w0, #0xfffffff4            	// #-12
  40d89c:	b	40e348 <ferror@plt+0xbd18>
  40d8a0:	ldr	x24, [sp, #120]
  40d8a4:	mov	x1, #0x40                  	// #64
  40d8a8:	mov	x0, #0x1                   	// #1
  40d8ac:	bl	402210 <calloc@plt>
  40d8b0:	str	x0, [sp, #128]
  40d8b4:	ldr	x1, [sp, #136]
  40d8b8:	str	x0, [x1]
  40d8bc:	cbz	x0, 40d85c <ferror@plt+0xb22c>
  40d8c0:	str	x24, [x0, #56]
  40d8c4:	ldr	x1, [sp, #152]
  40d8c8:	str	x1, [x0]
  40d8cc:	ldr	x0, [sp, #4488]
  40d8d0:	cbz	x0, 40e1c8 <ferror@plt+0xbb98>
  40d8d4:	add	x25, sp, #0x104
  40d8d8:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40d8dc:	add	x1, x1, #0x540
  40d8e0:	str	x1, [sp, #160]
  40d8e4:	mov	x27, x25
  40d8e8:	b	40e168 <ferror@plt+0xbb38>
  40d8ec:	mov	x24, x21
  40d8f0:	b	40d8a4 <ferror@plt+0xb274>
  40d8f4:	mov	x19, x26
  40d8f8:	ldr	x3, [x19], #9
  40d8fc:	mov	x4, x19
  40d900:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40d904:	add	x2, x2, #0x140
  40d908:	mov	x1, #0x1000                	// #4096
  40d90c:	add	x0, sp, #0x188
  40d910:	bl	402150 <snprintf@plt>
  40d914:	add	x25, sp, #0x188
  40d918:	cmp	w0, #0xfff
  40d91c:	b.le	40e178 <ferror@plt+0xbb48>
  40d920:	ldr	x0, [sp, #152]
  40d924:	bl	40ba98 <ferror@plt+0x9468>
  40d928:	cmp	w0, #0x2
  40d92c:	b.gt	40d93c <ferror@plt+0xb30c>
  40d930:	mov	x0, x26
  40d934:	bl	4023e0 <free@plt>
  40d938:	b	40e158 <ferror@plt+0xbb28>
  40d93c:	mov	x7, x19
  40d940:	ldr	x6, [x26]
  40d944:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40d948:	add	x5, x5, #0x500
  40d94c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40d950:	add	x4, x4, #0x6b0
  40d954:	mov	w3, #0x36d                 	// #877
  40d958:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40d95c:	add	x2, x2, #0x4c0
  40d960:	mov	w1, #0x3                   	// #3
  40d964:	ldr	x0, [sp, #152]
  40d968:	bl	40b9f8 <ferror@plt+0x93c8>
  40d96c:	b	40d930 <ferror@plt+0xb300>
  40d970:	ldr	x0, [sp, #128]
  40d974:	ldr	x0, [x0]
  40d978:	bl	40ba98 <ferror@plt+0x9468>
  40d97c:	cmp	w0, #0x2
  40d980:	b.gt	40d990 <ferror@plt+0xb360>
  40d984:	mov	w0, w19
  40d988:	bl	402280 <close@plt>
  40d98c:	b	40e150 <ferror@plt+0xbb20>
  40d990:	mov	w6, w19
  40d994:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40d998:	add	x5, x5, #0x528
  40d99c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40d9a0:	add	x4, x4, #0x670
  40d9a4:	mov	w3, #0x249                 	// #585
  40d9a8:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40d9ac:	add	x2, x2, #0x4c0
  40d9b0:	mov	w1, #0x3                   	// #3
  40d9b4:	ldr	x0, [sp, #128]
  40d9b8:	ldr	x0, [x0]
  40d9bc:	bl	40b9f8 <ferror@plt+0x93c8>
  40d9c0:	b	40d984 <ferror@plt+0xb354>
  40d9c4:	adrp	x21, 419000 <ferror@plt+0x169d0>
  40d9c8:	add	x21, x21, #0xf68
  40d9cc:	mov	x2, x26
  40d9d0:	mov	x1, x21
  40d9d4:	mov	x0, #0x0                   	// #0
  40d9d8:	bl	402180 <strtok_r@plt>
  40d9dc:	mov	x20, x0
  40d9e0:	mov	x2, x26
  40d9e4:	mov	x1, x21
  40d9e8:	mov	x0, #0x0                   	// #0
  40d9ec:	bl	402180 <strtok_r@plt>
  40d9f0:	mov	x21, x0
  40d9f4:	mov	x0, x20
  40d9f8:	bl	40b0f0 <ferror@plt+0x8ac0>
  40d9fc:	tbnz	w0, #31, 40dfd4 <ferror@plt+0xb9a4>
  40da00:	mov	x0, x21
  40da04:	bl	40b0f0 <ferror@plt+0x8ac0>
  40da08:	tbnz	w0, #31, 40dfd4 <ferror@plt+0xb9a4>
  40da0c:	mov	x0, x20
  40da10:	bl	402020 <strlen@plt>
  40da14:	add	x24, x0, #0x1
  40da18:	mov	x0, x21
  40da1c:	bl	402020 <strlen@plt>
  40da20:	mov	x22, x0
  40da24:	add	x25, x0, #0x1
  40da28:	add	x0, x24, x25
  40da2c:	add	x0, x0, #0x8
  40da30:	bl	4021a0 <malloc@plt>
  40da34:	mov	x23, x0
  40da38:	cbz	x0, 40da80 <ferror@plt+0xb450>
  40da3c:	add	x22, x22, #0x9
  40da40:	add	x22, x0, x22
  40da44:	str	x22, [x0], #8
  40da48:	mov	x2, x25
  40da4c:	mov	x1, x21
  40da50:	bl	401fe0 <memcpy@plt>
  40da54:	mov	x2, x24
  40da58:	mov	x1, x20
  40da5c:	mov	x0, x22
  40da60:	bl	401fe0 <memcpy@plt>
  40da64:	mov	x1, x23
  40da68:	ldr	x20, [sp, #128]
  40da6c:	ldr	x0, [x20, #8]
  40da70:	bl	40ca00 <ferror@plt+0xa3d0>
  40da74:	cbz	x0, 40da80 <ferror@plt+0xb450>
  40da78:	str	x0, [x20, #8]
  40da7c:	mov	x23, #0x0                   	// #0
  40da80:	mov	x0, x23
  40da84:	bl	4023e0 <free@plt>
  40da88:	b	40dfe4 <ferror@plt+0xb9b4>
  40da8c:	mov	x2, x26
  40da90:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40da94:	add	x1, x1, #0xf68
  40da98:	mov	x0, #0x0                   	// #0
  40da9c:	bl	402180 <strtok_r@plt>
  40daa0:	mov	x20, x0
  40daa4:	bl	40b0f0 <ferror@plt+0x8ac0>
  40daa8:	tbnz	w0, #31, 40dfd4 <ferror@plt+0xb9a4>
  40daac:	mov	x1, x20
  40dab0:	ldr	x0, [sp, #128]
  40dab4:	bl	40d100 <ferror@plt+0xaad0>
  40dab8:	b	40dfe4 <ferror@plt+0xb9b4>
  40dabc:	mov	x2, x26
  40dac0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40dac4:	add	x1, x1, #0xf68
  40dac8:	mov	x0, #0x0                   	// #0
  40dacc:	bl	402180 <strtok_r@plt>
  40dad0:	mov	x20, x0
  40dad4:	mov	x2, x26
  40dad8:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40dadc:	add	x1, x1, #0x618
  40dae0:	mov	x0, #0x0                   	// #0
  40dae4:	bl	402180 <strtok_r@plt>
  40dae8:	mov	x21, x0
  40daec:	mov	x0, x20
  40daf0:	bl	40b0f0 <ferror@plt+0x8ac0>
  40daf4:	cmp	w0, #0x0
  40daf8:	ccmp	x21, #0x0, #0x4, ge  // ge = tcont
  40dafc:	b.eq	40dfd4 <ferror@plt+0xb9a4>  // b.none
  40db00:	mov	x2, x21
  40db04:	mov	x1, x20
  40db08:	ldr	x0, [sp, #128]
  40db0c:	bl	40d164 <ferror@plt+0xab34>
  40db10:	b	40dfe4 <ferror@plt+0xb9b4>
  40db14:	mov	x2, x26
  40db18:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40db1c:	add	x1, x1, #0xf68
  40db20:	mov	x0, #0x0                   	// #0
  40db24:	bl	402180 <strtok_r@plt>
  40db28:	mov	x20, x0
  40db2c:	mov	x2, x26
  40db30:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40db34:	add	x1, x1, #0x618
  40db38:	mov	x0, #0x0                   	// #0
  40db3c:	bl	402180 <strtok_r@plt>
  40db40:	mov	x21, x0
  40db44:	mov	x0, x20
  40db48:	bl	40b0f0 <ferror@plt+0x8ac0>
  40db4c:	cmp	x21, #0x0
  40db50:	ccmp	w0, #0x0, #0x1, ne  // ne = any
  40db54:	b.lt	40dfd4 <ferror@plt+0xb9a4>  // b.tstop
  40db58:	ldr	x0, [sp, #128]
  40db5c:	add	x4, x0, #0x28
  40db60:	mov	x3, x22
  40db64:	mov	x2, x21
  40db68:	mov	x1, x20
  40db6c:	bl	40ceb8 <ferror@plt+0xa888>
  40db70:	b	40dfe4 <ferror@plt+0xb9b4>
  40db74:	mov	x2, x26
  40db78:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40db7c:	add	x1, x1, #0xf68
  40db80:	mov	x0, #0x0                   	// #0
  40db84:	bl	402180 <strtok_r@plt>
  40db88:	mov	x20, x0
  40db8c:	mov	x2, x26
  40db90:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40db94:	add	x1, x1, #0x618
  40db98:	mov	x0, #0x0                   	// #0
  40db9c:	bl	402180 <strtok_r@plt>
  40dba0:	mov	x21, x0
  40dba4:	mov	x0, x20
  40dba8:	bl	40b0f0 <ferror@plt+0x8ac0>
  40dbac:	cmp	w0, #0x0
  40dbb0:	ccmp	x21, #0x0, #0x4, ge  // ge = tcont
  40dbb4:	b.eq	40dfd4 <ferror@plt+0xb9a4>  // b.none
  40dbb8:	ldr	x0, [sp, #128]
  40dbbc:	add	x4, x0, #0x20
  40dbc0:	mov	x3, x22
  40dbc4:	mov	x2, x21
  40dbc8:	mov	x1, x20
  40dbcc:	bl	40ceb8 <ferror@plt+0xa888>
  40dbd0:	b	40dfe4 <ferror@plt+0xb9b4>
  40dbd4:	mov	x2, x26
  40dbd8:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40dbdc:	add	x1, x1, #0xf68
  40dbe0:	mov	x0, #0x0                   	// #0
  40dbe4:	bl	402180 <strtok_r@plt>
  40dbe8:	mov	x21, x0
  40dbec:	str	x0, [sp, #208]
  40dbf0:	mov	x2, x26
  40dbf4:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  40dbf8:	add	x1, x1, #0x618
  40dbfc:	mov	x0, #0x0                   	// #0
  40dc00:	bl	402180 <strtok_r@plt>
  40dc04:	mov	x25, x0
  40dc08:	mov	x0, x21
  40dc0c:	bl	40b0f0 <ferror@plt+0x8ac0>
  40dc10:	cmp	x25, #0x0
  40dc14:	lsr	w0, w0, #31
  40dc18:	csinc	w20, w0, wzr, ne  // ne = any
  40dc1c:	str	w20, [sp, #188]
  40dc20:	cbnz	w20, 40dfd4 <ferror@plt+0xb9a4>
  40dc24:	mov	x0, x21
  40dc28:	bl	402020 <strlen@plt>
  40dc2c:	add	x1, x0, #0x21
  40dc30:	str	x1, [sp, #232]
  40dc34:	add	x0, x0, #0x1
  40dc38:	str	x0, [sp, #240]
  40dc3c:	ldr	x0, [sp, #128]
  40dc40:	ldr	x0, [x0]
  40dc44:	str	x0, [sp, #248]
  40dc48:	mov	w1, w20
  40dc4c:	mov	w24, w20
  40dc50:	mov	x23, x25
  40dc54:	mov	x20, x25
  40dc58:	mov	w3, #0x0                   	// #0
  40dc5c:	mov	x2, #0x0                   	// #0
  40dc60:	str	wzr, [sp, #176]
  40dc64:	str	wzr, [sp, #168]
  40dc68:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40dc6c:	add	x0, x0, #0x538
  40dc70:	str	x0, [sp, #192]
  40dc74:	str	w1, [sp, #200]
  40dc78:	str	x28, [sp, #216]
  40dc7c:	str	x19, [sp, #224]
  40dc80:	mov	w28, w3
  40dc84:	mov	x19, x2
  40dc88:	b	40dcec <ferror@plt+0xb6bc>
  40dc8c:	add	x23, x20, #0x1
  40dc90:	b	40dce8 <ferror@plt+0xb6b8>
  40dc94:	mov	x2, #0x4                   	// #4
  40dc98:	ldr	x1, [sp, #192]
  40dc9c:	mov	x0, x23
  40dca0:	bl	402330 <memcmp@plt>
  40dca4:	cbnz	w0, 40dd2c <ferror@plt+0xb6fc>
  40dca8:	mov	w28, #0x1                   	// #1
  40dcac:	b	40dce0 <ferror@plt+0xb6b0>
  40dcb0:	mov	x2, #0x5                   	// #5
  40dcb4:	ldr	x1, [sp, #160]
  40dcb8:	mov	x0, x23
  40dcbc:	bl	402330 <memcmp@plt>
  40dcc0:	cbnz	w0, 40dd2c <ferror@plt+0xb6fc>
  40dcc4:	mov	w28, #0x2                   	// #2
  40dcc8:	b	40dce0 <ferror@plt+0xb6b0>
  40dccc:	add	x0, x19, #0x1
  40dcd0:	add	x19, x0, x22
  40dcd4:	ldr	w0, [sp, #168]
  40dcd8:	add	w0, w0, #0x1
  40dcdc:	str	w0, [sp, #168]
  40dce0:	add	x23, x20, #0x1
  40dce4:	cbz	w21, 40dd60 <ferror@plt+0xb730>
  40dce8:	add	x20, x20, #0x1
  40dcec:	ldrb	w21, [x20]
  40dcf0:	cbz	w21, 40dd18 <ferror@plt+0xb6e8>
  40dcf4:	bl	402390 <__ctype_b_loc@plt>
  40dcf8:	and	x1, x21, #0xff
  40dcfc:	ldr	x0, [x0]
  40dd00:	ldrh	w0, [x0, x1, lsl #1]
  40dd04:	tbz	w0, #13, 40dd74 <ferror@plt+0xb744>
  40dd08:	cbnz	w24, 40dc8c <ferror@plt+0xb65c>
  40dd0c:	cmp	x20, x23
  40dd10:	b.ls	40dd7c <ferror@plt+0xb74c>  // b.plast
  40dd14:	mov	w24, #0x1                   	// #1
  40dd18:	sub	x22, x20, x23
  40dd1c:	cmp	x22, #0x4
  40dd20:	b.eq	40dc94 <ferror@plt+0xb664>  // b.none
  40dd24:	cmp	x22, #0x5
  40dd28:	b.eq	40dcb0 <ferror@plt+0xb680>  // b.none
  40dd2c:	cmp	w21, #0x0
  40dd30:	csel	w23, w24, wzr, eq  // eq = none
  40dd34:	cbnz	w23, 40dd84 <ferror@plt+0xb754>
  40dd38:	cmp	w28, #0x1
  40dd3c:	b.eq	40dccc <ferror@plt+0xb69c>  // b.none
  40dd40:	cmp	w28, #0x2
  40dd44:	b.ne	40dce0 <ferror@plt+0xb6b0>  // b.any
  40dd48:	add	x0, x19, #0x1
  40dd4c:	add	x19, x22, x0
  40dd50:	ldr	w0, [sp, #176]
  40dd54:	add	w0, w0, #0x1
  40dd58:	str	w0, [sp, #176]
  40dd5c:	b	40dce0 <ferror@plt+0xb6b0>
  40dd60:	ldr	x28, [sp, #216]
  40dd64:	mov	x2, x19
  40dd68:	ldr	x19, [sp, #224]
  40dd6c:	mov	w23, w24
  40dd70:	b	40dd90 <ferror@plt+0xb760>
  40dd74:	ldr	w24, [sp, #200]
  40dd78:	b	40dce8 <ferror@plt+0xb6b8>
  40dd7c:	mov	w24, #0x1                   	// #1
  40dd80:	b	40dce8 <ferror@plt+0xb6b8>
  40dd84:	ldr	x28, [sp, #216]
  40dd88:	mov	x2, x19
  40dd8c:	ldr	x19, [sp, #224]
  40dd90:	ldr	x0, [sp, #168]
  40dd94:	ubfiz	x21, x0, #3, #32
  40dd98:	ldr	x0, [sp, #176]
  40dd9c:	ubfiz	x20, x0, #3, #32
  40dda0:	add	x0, x21, x20
  40dda4:	ldr	x1, [sp, #232]
  40dda8:	add	x0, x0, x1
  40ddac:	add	x0, x0, x2
  40ddb0:	bl	4021a0 <malloc@plt>
  40ddb4:	mov	x24, x0
  40ddb8:	cbz	x0, 40de28 <ferror@plt+0xb7f8>
  40ddbc:	ldr	w0, [sp, #168]
  40ddc0:	str	w0, [x24, #24]
  40ddc4:	ldr	w0, [sp, #176]
  40ddc8:	str	w0, [x24, #28]
  40ddcc:	add	x0, x24, #0x20
  40ddd0:	str	x0, [x24, #8]
  40ddd4:	add	x0, x0, x21
  40ddd8:	str	x0, [x24, #16]
  40dddc:	add	x0, x0, x20
  40dde0:	str	x0, [x24]
  40dde4:	ldr	x20, [sp, #240]
  40dde8:	mov	x2, x20
  40ddec:	ldr	x1, [sp, #208]
  40ddf0:	bl	401fe0 <memcpy@plt>
  40ddf4:	ldr	x0, [x24]
  40ddf8:	add	x1, x0, x20
  40ddfc:	mov	x20, x25
  40de00:	mov	w22, #0x0                   	// #0
  40de04:	str	wzr, [sp, #208]
  40de08:	str	wzr, [sp, #176]
  40de0c:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40de10:	add	x0, x0, #0x538
  40de14:	str	x0, [sp, #168]
  40de18:	str	x28, [sp, #192]
  40de1c:	str	x19, [sp, #200]
  40de20:	mov	x28, x1
  40de24:	b	40deb4 <ferror@plt+0xb884>
  40de28:	ldr	x0, [sp, #248]
  40de2c:	bl	40ba98 <ferror@plt+0x9468>
  40de30:	cmp	w0, #0x2
  40de34:	b.le	40dfe4 <ferror@plt+0xb9b4>
  40de38:	ldr	x6, [sp, #208]
  40de3c:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40de40:	add	x5, x5, #0x548
  40de44:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40de48:	add	x4, x4, #0x620
  40de4c:	mov	w3, #0x142                 	// #322
  40de50:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40de54:	add	x2, x2, #0x4c0
  40de58:	mov	w1, #0x3                   	// #3
  40de5c:	ldr	x0, [sp, #128]
  40de60:	ldr	x0, [x0]
  40de64:	bl	40b9f8 <ferror@plt+0x93c8>
  40de68:	b	40dfe4 <ferror@plt+0xb9b4>
  40de6c:	add	x20, x25, #0x1
  40de70:	b	40deb0 <ferror@plt+0xb880>
  40de74:	sub	x21, x25, x20
  40de78:	cmp	x21, #0x4
  40de7c:	b.eq	40dee4 <ferror@plt+0xb8b4>  // b.none
  40de80:	cmp	x21, #0x5
  40de84:	b.eq	40df00 <ferror@plt+0xb8d0>  // b.none
  40de88:	cmp	w19, #0x0
  40de8c:	ccmp	w23, #0x0, #0x4, eq  // eq = none
  40de90:	b.ne	40dfa0 <ferror@plt+0xb970>  // b.any
  40de94:	cmp	w22, #0x1
  40de98:	b.eq	40df1c <ferror@plt+0xb8ec>  // b.none
  40de9c:	cmp	w22, #0x2
  40dea0:	b.eq	40df50 <ferror@plt+0xb920>  // b.none
  40dea4:	mov	x20, x25
  40dea8:	ldrb	w0, [x20], #1
  40deac:	cbz	w0, 40df84 <ferror@plt+0xb954>
  40deb0:	add	x25, x25, #0x1
  40deb4:	ldrb	w19, [x25]
  40deb8:	cbz	w19, 40de74 <ferror@plt+0xb844>
  40debc:	bl	402390 <__ctype_b_loc@plt>
  40dec0:	and	x1, x19, #0xff
  40dec4:	ldr	x0, [x0]
  40dec8:	ldrh	w0, [x0, x1, lsl #1]
  40decc:	tbz	w0, #13, 40df90 <ferror@plt+0xb960>
  40ded0:	cbnz	w23, 40de6c <ferror@plt+0xb83c>
  40ded4:	cmp	x25, x20
  40ded8:	b.ls	40df98 <ferror@plt+0xb968>  // b.plast
  40dedc:	mov	w23, #0x1                   	// #1
  40dee0:	b	40de74 <ferror@plt+0xb844>
  40dee4:	mov	x2, #0x4                   	// #4
  40dee8:	ldr	x1, [sp, #168]
  40deec:	mov	x0, x20
  40def0:	bl	402330 <memcmp@plt>
  40def4:	cbnz	w0, 40de88 <ferror@plt+0xb858>
  40def8:	mov	w22, #0x1                   	// #1
  40defc:	b	40dea4 <ferror@plt+0xb874>
  40df00:	mov	x2, #0x5                   	// #5
  40df04:	ldr	x1, [sp, #160]
  40df08:	mov	x0, x20
  40df0c:	bl	402330 <memcmp@plt>
  40df10:	cbnz	w0, 40de88 <ferror@plt+0xb858>
  40df14:	mov	w22, #0x2                   	// #2
  40df18:	b	40dea4 <ferror@plt+0xb874>
  40df1c:	ldr	x0, [x24, #8]
  40df20:	ldr	w19, [sp, #176]
  40df24:	str	x28, [x0, w19, uxtw #3]
  40df28:	mov	x2, x21
  40df2c:	mov	x1, x20
  40df30:	mov	x0, x28
  40df34:	bl	401fe0 <memcpy@plt>
  40df38:	strb	wzr, [x28, x21]
  40df3c:	add	x21, x21, #0x1
  40df40:	add	x28, x28, x21
  40df44:	add	w0, w19, #0x1
  40df48:	str	w0, [sp, #176]
  40df4c:	b	40dea4 <ferror@plt+0xb874>
  40df50:	ldr	x0, [x24, #16]
  40df54:	ldr	w19, [sp, #208]
  40df58:	str	x28, [x0, w19, uxtw #3]
  40df5c:	mov	x2, x21
  40df60:	mov	x1, x20
  40df64:	mov	x0, x28
  40df68:	bl	401fe0 <memcpy@plt>
  40df6c:	strb	wzr, [x28, x21]
  40df70:	add	x21, x21, #0x1
  40df74:	add	x28, x28, x21
  40df78:	add	w0, w19, #0x1
  40df7c:	str	w0, [sp, #208]
  40df80:	b	40dea4 <ferror@plt+0xb874>
  40df84:	ldr	x28, [sp, #192]
  40df88:	ldr	x19, [sp, #200]
  40df8c:	b	40dfa8 <ferror@plt+0xb978>
  40df90:	ldr	w23, [sp, #188]
  40df94:	b	40deb0 <ferror@plt+0xb880>
  40df98:	mov	w23, #0x1                   	// #1
  40df9c:	b	40deb0 <ferror@plt+0xb880>
  40dfa0:	ldr	x28, [sp, #192]
  40dfa4:	ldr	x19, [sp, #200]
  40dfa8:	mov	x1, x24
  40dfac:	ldr	x0, [sp, #128]
  40dfb0:	ldr	x0, [x0, #48]
  40dfb4:	bl	40ca00 <ferror@plt+0xa3d0>
  40dfb8:	cbz	x0, 40dfc8 <ferror@plt+0xb998>
  40dfbc:	ldr	x1, [sp, #128]
  40dfc0:	str	x0, [x1, #48]
  40dfc4:	b	40dfe4 <ferror@plt+0xb9b4>
  40dfc8:	mov	x0, x24
  40dfcc:	bl	4023e0 <free@plt>
  40dfd0:	b	40dfe4 <ferror@plt+0xb9b4>
  40dfd4:	ldr	x0, [sp, #120]
  40dfd8:	bl	40ba98 <ferror@plt+0x9468>
  40dfdc:	cmp	w0, #0x2
  40dfe0:	b.gt	40e10c <ferror@plt+0xbadc>
  40dfe4:	mov	x0, x19
  40dfe8:	bl	4023e0 <free@plt>
  40dfec:	mov	x1, x27
  40dff0:	mov	x0, x28
  40dff4:	bl	40b450 <ferror@plt+0x8e20>
  40dff8:	mov	x19, x0
  40dffc:	cbz	x0, 40e144 <ferror@plt+0xbb14>
  40e000:	ldrb	w0, [x19]
  40e004:	cmp	w0, #0x23
  40e008:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40e00c:	b.eq	40dfe4 <ferror@plt+0xb9b4>  // b.none
  40e010:	mov	x2, x26
  40e014:	adrp	x1, 419000 <ferror@plt+0x169d0>
  40e018:	add	x1, x1, #0xf68
  40e01c:	mov	x0, x19
  40e020:	bl	402180 <strtok_r@plt>
  40e024:	mov	x22, x0
  40e028:	cbz	x0, 40dfe4 <ferror@plt+0xb9b4>
  40e02c:	adrp	x1, 417000 <ferror@plt+0x149d0>
  40e030:	add	x1, x1, #0xe80
  40e034:	bl	402370 <strcmp@plt>
  40e038:	cbz	w0, 40d9c4 <ferror@plt+0xb394>
  40e03c:	adrp	x1, 417000 <ferror@plt+0x149d0>
  40e040:	add	x1, x1, #0xe08
  40e044:	mov	x0, x22
  40e048:	bl	402370 <strcmp@plt>
  40e04c:	cbz	w0, 40da8c <ferror@plt+0xb45c>
  40e050:	adrp	x1, 417000 <ferror@plt+0x149d0>
  40e054:	add	x1, x1, #0xe28
  40e058:	mov	x0, x22
  40e05c:	bl	402370 <strcmp@plt>
  40e060:	cbz	w0, 40dabc <ferror@plt+0xb48c>
  40e064:	adrp	x1, 417000 <ferror@plt+0x149d0>
  40e068:	add	x1, x1, #0xe18
  40e06c:	mov	x0, x22
  40e070:	bl	402370 <strcmp@plt>
  40e074:	cbz	w0, 40db14 <ferror@plt+0xb4e4>
  40e078:	adrp	x1, 417000 <ferror@plt+0x149d0>
  40e07c:	add	x1, x1, #0xe20
  40e080:	mov	x0, x22
  40e084:	bl	402370 <strcmp@plt>
  40e088:	cbz	w0, 40db74 <ferror@plt+0xb544>
  40e08c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40e090:	add	x1, x1, #0x640
  40e094:	mov	x0, x22
  40e098:	bl	402370 <strcmp@plt>
  40e09c:	cbz	w0, 40dbd4 <ferror@plt+0xb5a4>
  40e0a0:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40e0a4:	add	x1, x1, #0x58
  40e0a8:	mov	x0, x22
  40e0ac:	bl	402370 <strcmp@plt>
  40e0b0:	cbz	w0, 40e0c8 <ferror@plt+0xba98>
  40e0b4:	adrp	x1, 417000 <ferror@plt+0x149d0>
  40e0b8:	add	x1, x1, #0xf70
  40e0bc:	mov	x0, x22
  40e0c0:	bl	402370 <strcmp@plt>
  40e0c4:	cbnz	w0, 40dfd4 <ferror@plt+0xb9a4>
  40e0c8:	ldr	x0, [sp, #120]
  40e0cc:	bl	40ba98 <ferror@plt+0x9468>
  40e0d0:	cmp	w0, #0x2
  40e0d4:	b.le	40dfe4 <ferror@plt+0xb9b4>
  40e0d8:	mov	x7, x22
  40e0dc:	ldr	x6, [sp, #144]
  40e0e0:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40e0e4:	add	x5, x5, #0x568
  40e0e8:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40e0ec:	add	x4, x4, #0x670
  40e0f0:	mov	w3, #0x28b                 	// #651
  40e0f4:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40e0f8:	add	x2, x2, #0x4c0
  40e0fc:	mov	w1, #0x3                   	// #3
  40e100:	ldr	x0, [sp, #120]
  40e104:	bl	40b9f8 <ferror@plt+0x93c8>
  40e108:	b	40dfe4 <ferror@plt+0xb9b4>
  40e10c:	str	x22, [sp]
  40e110:	ldr	w7, [sp, #260]
  40e114:	ldr	x6, [sp, #144]
  40e118:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40e11c:	add	x5, x5, #0x5a0
  40e120:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40e124:	add	x4, x4, #0x670
  40e128:	mov	w3, #0x28f                 	// #655
  40e12c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40e130:	add	x2, x2, #0x4c0
  40e134:	mov	w1, #0x3                   	// #3
  40e138:	ldr	x0, [sp, #120]
  40e13c:	bl	40b9f8 <ferror@plt+0x93c8>
  40e140:	b	40dfe4 <ferror@plt+0xb9b4>
  40e144:	ldr	x26, [sp, #136]
  40e148:	mov	x0, x28
  40e14c:	bl	402160 <fclose@plt>
  40e150:	mov	x0, x26
  40e154:	bl	4023e0 <free@plt>
  40e158:	ldr	x0, [sp, #4488]
  40e15c:	bl	40cb34 <ferror@plt+0xa504>
  40e160:	str	x0, [sp, #4488]
  40e164:	cbz	x0, 40e1c8 <ferror@plt+0xbb98>
  40e168:	ldr	x26, [x0, #16]
  40e16c:	ldrb	w0, [x26, #8]
  40e170:	cbz	w0, 40d8f4 <ferror@plt+0xb2c4>
  40e174:	ldr	x25, [x26]
  40e178:	mov	w1, #0x80000               	// #524288
  40e17c:	mov	x0, x25
  40e180:	bl	4021b0 <open@plt>
  40e184:	mov	w19, w0
  40e188:	tbnz	w0, #31, 40e150 <ferror@plt+0xbb20>
  40e18c:	ldr	x0, [sp, #128]
  40e190:	ldr	x0, [x0]
  40e194:	str	x0, [sp, #120]
  40e198:	str	wzr, [sp, #260]
  40e19c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40e1a0:	add	x1, x1, #0xb40
  40e1a4:	mov	w0, w19
  40e1a8:	bl	4021f0 <fdopen@plt>
  40e1ac:	mov	x28, x0
  40e1b0:	add	x24, sp, #0x108
  40e1b4:	cbz	x0, 40d970 <ferror@plt+0xb340>
  40e1b8:	str	x25, [sp, #144]
  40e1bc:	str	x26, [sp, #136]
  40e1c0:	mov	x26, x24
  40e1c4:	b	40dfec <ferror@plt+0xb9bc>
  40e1c8:	mov	w1, #0x80000               	// #524288
  40e1cc:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40e1d0:	add	x0, x0, #0x5d8
  40e1d4:	bl	4021b0 <open@plt>
  40e1d8:	mov	w19, w0
  40e1dc:	tbnz	w0, #31, 40e344 <ferror@plt+0xbd14>
  40e1e0:	mov	x2, #0x1000                	// #4096
  40e1e4:	add	x1, sp, #0x188
  40e1e8:	bl	40b2a8 <ferror@plt+0x8c78>
  40e1ec:	mov	x20, x0
  40e1f0:	mov	w0, w19
  40e1f4:	bl	402280 <close@plt>
  40e1f8:	tbnz	w20, #31, 40e23c <ferror@plt+0xbc0c>
  40e1fc:	ldrb	w0, [sp, #392]
  40e200:	cmp	w0, #0x0
  40e204:	cset	w5, ne  // ne = any
  40e208:	cmp	w0, #0xa
  40e20c:	csel	w5, w5, wzr, ne  // ne = any
  40e210:	cbz	w5, 40e374 <ferror@plt+0xbd44>
  40e214:	mov	w4, w5
  40e218:	add	x1, sp, #0x188
  40e21c:	mov	x19, x1
  40e220:	mov	x3, #0x0                   	// #0
  40e224:	mov	x2, #0x0                   	// #0
  40e228:	mov	w20, #0x0                   	// #0
  40e22c:	mov	w21, w5
  40e230:	mov	x22, #0x0                   	// #0
  40e234:	mov	w23, #0x0                   	// #0
  40e238:	b	40e2dc <ferror@plt+0xbcac>
  40e23c:	ldr	x0, [sp, #128]
  40e240:	ldr	x0, [x0]
  40e244:	bl	40ba98 <ferror@plt+0x9468>
  40e248:	cmp	w0, #0x2
  40e24c:	b.le	40e344 <ferror@plt+0xbd14>
  40e250:	ldr	x0, [sp, #128]
  40e254:	ldr	x19, [x0]
  40e258:	neg	w0, w20
  40e25c:	bl	402270 <strerror@plt>
  40e260:	mov	x6, x0
  40e264:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40e268:	add	x5, x5, #0x5e8
  40e26c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40e270:	add	x4, x4, #0x650
  40e274:	mov	w3, #0x200                 	// #512
  40e278:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40e27c:	add	x2, x2, #0x4c0
  40e280:	mov	w1, #0x3                   	// #3
  40e284:	mov	x0, x19
  40e288:	bl	40b9f8 <ferror@plt+0x93c8>
  40e28c:	b	40e344 <ferror@plt+0xbd14>
  40e290:	cbz	w20, 40e328 <ferror@plt+0xbcf8>
  40e294:	cmp	x2, #0x0
  40e298:	cset	w20, ne  // ne = any
  40e29c:	cmp	x3, #0x0
  40e2a0:	csel	w20, w20, wzr, ne  // ne = any
  40e2a4:	cmp	w20, #0x0
  40e2a8:	csel	w4, w4, w20, eq  // eq = none
  40e2ac:	csel	w20, w20, w23, eq  // eq = none
  40e2b0:	b	40e2cc <ferror@plt+0xbc9c>
  40e2b4:	ldr	x0, [sp, #128]
  40e2b8:	bl	40d240 <ferror@plt+0xac10>
  40e2bc:	add	x1, x19, #0x1
  40e2c0:	mov	w4, w21
  40e2c4:	mov	x3, x22
  40e2c8:	mov	x2, x22
  40e2cc:	ldrb	w0, [x19, #1]!
  40e2d0:	cmp	w0, #0x0
  40e2d4:	ccmp	w0, #0xa, #0x4, ne  // ne = any
  40e2d8:	b.eq	40e33c <ferror@plt+0xbd0c>  // b.none
  40e2dc:	cmp	w0, #0x22
  40e2e0:	b.eq	40e290 <ferror@plt+0xbc60>  // b.none
  40e2e4:	cbnz	w20, 40e2cc <ferror@plt+0xbc9c>
  40e2e8:	cmp	w0, #0x2e
  40e2ec:	b.eq	40e30c <ferror@plt+0xbcdc>  // b.none
  40e2f0:	cmp	w0, #0x3d
  40e2f4:	b.eq	40e31c <ferror@plt+0xbcec>  // b.none
  40e2f8:	cmp	w0, #0x20
  40e2fc:	b.ne	40e2cc <ferror@plt+0xbc9c>  // b.any
  40e300:	strb	wzr, [x19]
  40e304:	cbz	w4, 40e2bc <ferror@plt+0xbc8c>
  40e308:	b	40e2b4 <ferror@plt+0xbc84>
  40e30c:	cbnz	x2, 40e2cc <ferror@plt+0xbc9c>
  40e310:	mov	x2, x19
  40e314:	strb	wzr, [x2], #1
  40e318:	b	40e2cc <ferror@plt+0xbc9c>
  40e31c:	cbz	x2, 40e334 <ferror@plt+0xbd04>
  40e320:	add	x3, x19, #0x1
  40e324:	b	40e2cc <ferror@plt+0xbc9c>
  40e328:	mov	w4, w20
  40e32c:	mov	w20, w21
  40e330:	b	40e2cc <ferror@plt+0xbc9c>
  40e334:	mov	w4, w20
  40e338:	b	40e2cc <ferror@plt+0xbc9c>
  40e33c:	strb	wzr, [x19]
  40e340:	cbnz	w4, 40e384 <ferror@plt+0xbd54>
  40e344:	mov	w0, #0x0                   	// #0
  40e348:	ldp	x19, x20, [sp, #32]
  40e34c:	ldp	x21, x22, [sp, #48]
  40e350:	ldp	x23, x24, [sp, #64]
  40e354:	ldp	x25, x26, [sp, #80]
  40e358:	ldp	x27, x28, [sp, #96]
  40e35c:	ldp	x29, x30, [sp, #16]
  40e360:	mov	x12, #0x1190                	// #4496
  40e364:	add	sp, sp, x12
  40e368:	ret
  40e36c:	mov	w0, #0xfffffff4            	// #-12
  40e370:	b	40e348 <ferror@plt+0xbd18>
  40e374:	strb	wzr, [sp, #392]
  40e378:	add	x1, sp, #0x188
  40e37c:	mov	x3, #0x0                   	// #0
  40e380:	mov	x2, #0x0                   	// #0
  40e384:	ldr	x0, [sp, #128]
  40e388:	bl	40d240 <ferror@plt+0xac10>
  40e38c:	b	40e344 <ferror@plt+0xbd14>
  40e390:	cbz	x0, 40e3ac <ferror@plt+0xbd7c>
  40e394:	stp	x29, x30, [sp, #-16]!
  40e398:	mov	x29, sp
  40e39c:	mov	w1, #0x0                   	// #0
  40e3a0:	bl	40d33c <ferror@plt+0xad0c>
  40e3a4:	ldp	x29, x30, [sp], #16
  40e3a8:	ret
  40e3ac:	ret
  40e3b0:	cbz	x0, 40e3cc <ferror@plt+0xbd9c>
  40e3b4:	stp	x29, x30, [sp, #-16]!
  40e3b8:	mov	x29, sp
  40e3bc:	mov	w1, #0x1                   	// #1
  40e3c0:	bl	40d33c <ferror@plt+0xad0c>
  40e3c4:	ldp	x29, x30, [sp], #16
  40e3c8:	ret
  40e3cc:	ret
  40e3d0:	cbz	x0, 40e3ec <ferror@plt+0xbdbc>
  40e3d4:	stp	x29, x30, [sp, #-16]!
  40e3d8:	mov	x29, sp
  40e3dc:	mov	w1, #0x2                   	// #2
  40e3e0:	bl	40d33c <ferror@plt+0xad0c>
  40e3e4:	ldp	x29, x30, [sp], #16
  40e3e8:	ret
  40e3ec:	ret
  40e3f0:	cbz	x0, 40e40c <ferror@plt+0xbddc>
  40e3f4:	stp	x29, x30, [sp, #-16]!
  40e3f8:	mov	x29, sp
  40e3fc:	mov	w1, #0x3                   	// #3
  40e400:	bl	40d33c <ferror@plt+0xad0c>
  40e404:	ldp	x29, x30, [sp], #16
  40e408:	ret
  40e40c:	ret
  40e410:	cbz	x0, 40e42c <ferror@plt+0xbdfc>
  40e414:	stp	x29, x30, [sp, #-16]!
  40e418:	mov	x29, sp
  40e41c:	mov	w1, #0x4                   	// #4
  40e420:	bl	40d33c <ferror@plt+0xad0c>
  40e424:	ldp	x29, x30, [sp], #16
  40e428:	ret
  40e42c:	ret
  40e430:	cbz	x0, 40e44c <ferror@plt+0xbe1c>
  40e434:	stp	x29, x30, [sp, #-16]!
  40e438:	mov	x29, sp
  40e43c:	mov	w1, #0x5                   	// #5
  40e440:	bl	40d33c <ferror@plt+0xad0c>
  40e444:	ldp	x29, x30, [sp], #16
  40e448:	ret
  40e44c:	ret
  40e450:	mov	x1, x0
  40e454:	cbz	x0, 40e478 <ferror@plt+0xbe48>
  40e458:	ldr	x0, [x0, #16]
  40e45c:	cbz	x0, 40e47c <ferror@plt+0xbe4c>
  40e460:	stp	x29, x30, [sp, #-16]!
  40e464:	mov	x29, sp
  40e468:	ldr	x1, [x1, #32]
  40e46c:	blr	x1
  40e470:	ldp	x29, x30, [sp], #16
  40e474:	ret
  40e478:	ret
  40e47c:	ret
  40e480:	stp	x29, x30, [sp, #-32]!
  40e484:	mov	x29, sp
  40e488:	str	x19, [sp, #16]
  40e48c:	mov	x19, x0
  40e490:	cbz	x0, 40e4b0 <ferror@plt+0xbe80>
  40e494:	ldr	x0, [x0, #16]
  40e498:	cbz	x0, 40e4b0 <ferror@plt+0xbe80>
  40e49c:	ldr	x1, [x19, #40]
  40e4a0:	cbz	x1, 40e4d8 <ferror@plt+0xbea8>
  40e4a4:	ldrb	w2, [x19, #4]
  40e4a8:	cbnz	w2, 40e4bc <ferror@plt+0xbe8c>
  40e4ac:	blr	x1
  40e4b0:	ldr	x19, [sp, #16]
  40e4b4:	ldp	x29, x30, [sp], #32
  40e4b8:	ret
  40e4bc:	ldr	x0, [x19, #24]
  40e4c0:	bl	4023e0 <free@plt>
  40e4c4:	ldr	x1, [x19, #40]
  40e4c8:	ldr	x0, [x19, #16]
  40e4cc:	blr	x1
  40e4d0:	str	x0, [x19, #24]
  40e4d4:	b	40e4b0 <ferror@plt+0xbe80>
  40e4d8:	mov	x0, #0x0                   	// #0
  40e4dc:	b	40e4b0 <ferror@plt+0xbe80>
  40e4e0:	cbz	x0, 40e530 <ferror@plt+0xbf00>
  40e4e4:	stp	x29, x30, [sp, #-32]!
  40e4e8:	mov	x29, sp
  40e4ec:	str	x19, [sp, #16]
  40e4f0:	mov	x19, x0
  40e4f4:	ldr	x1, [x0, #16]
  40e4f8:	cbz	x1, 40e51c <ferror@plt+0xbeec>
  40e4fc:	ldr	x0, [x0, #8]
  40e500:	bl	40cbb0 <ferror@plt+0xa580>
  40e504:	str	x0, [x19, #16]
  40e508:	cmp	x0, #0x0
  40e50c:	cset	w0, ne  // ne = any
  40e510:	ldr	x19, [sp, #16]
  40e514:	ldp	x29, x30, [sp], #32
  40e518:	ret
  40e51c:	ldr	x0, [x0, #8]
  40e520:	str	x0, [x19, #16]
  40e524:	cmp	x0, #0x0
  40e528:	cset	w0, ne  // ne = any
  40e52c:	b	40e510 <ferror@plt+0xbee0>
  40e530:	mov	w0, #0x0                   	// #0
  40e534:	ret
  40e538:	stp	x29, x30, [sp, #-32]!
  40e53c:	mov	x29, sp
  40e540:	str	x19, [sp, #16]
  40e544:	mov	x19, x0
  40e548:	ldr	x0, [x0, #24]
  40e54c:	bl	4023e0 <free@plt>
  40e550:	mov	x0, x19
  40e554:	bl	4023e0 <free@plt>
  40e558:	ldr	x19, [sp, #16]
  40e55c:	ldp	x29, x30, [sp], #32
  40e560:	ret
  40e564:	stp	x29, x30, [sp, #-48]!
  40e568:	mov	x29, sp
  40e56c:	str	x19, [sp, #16]
  40e570:	mov	x19, x0
  40e574:	bl	402580 <__errno_location@plt>
  40e578:	str	wzr, [x0]
  40e57c:	mov	x3, x19
  40e580:	mov	x2, #0x1                   	// #1
  40e584:	mov	x1, #0x4                   	// #4
  40e588:	add	x0, sp, #0x2c
  40e58c:	bl	4023c0 <fread@plt>
  40e590:	ldr	w0, [sp, #44]
  40e594:	rev	w0, w0
  40e598:	ldr	x19, [sp, #16]
  40e59c:	ldp	x29, x30, [sp], #48
  40e5a0:	ret
  40e5a4:	stp	x29, x30, [sp, #-32]!
  40e5a8:	mov	x29, sp
  40e5ac:	str	x19, [sp, #16]
  40e5b0:	mov	x19, x0
  40e5b4:	bl	402580 <__errno_location@plt>
  40e5b8:	str	wzr, [x0]
  40e5bc:	ldr	x0, [x19, #8]
  40e5c0:	ldr	x1, [x19, #16]
  40e5c4:	cmp	x0, x1
  40e5c8:	b.cs	40e5e4 <ferror@plt+0xbfb4>  // b.hs, b.nlast
  40e5cc:	add	x1, x0, #0x1
  40e5d0:	str	x1, [x19, #8]
  40e5d4:	ldrb	w0, [x0]
  40e5d8:	ldr	x19, [sp, #16]
  40e5dc:	ldp	x29, x30, [sp], #32
  40e5e0:	ret
  40e5e4:	mov	x0, x19
  40e5e8:	bl	402600 <__uflow@plt>
  40e5ec:	b	40e5d8 <ferror@plt+0xbfa8>
  40e5f0:	stp	x29, x30, [sp, #-48]!
  40e5f4:	mov	x29, sp
  40e5f8:	stp	x19, x20, [sp, #16]
  40e5fc:	str	x21, [sp, #32]
  40e600:	mov	x21, x0
  40e604:	mov	x20, x1
  40e608:	mov	w19, #0x0                   	// #0
  40e60c:	mov	x0, x20
  40e610:	bl	40e5a4 <ferror@plt+0xbf74>
  40e614:	cbz	w0, 40e634 <ferror@plt+0xc004>
  40e618:	mov	w1, w0
  40e61c:	mov	x0, x21
  40e620:	bl	416bb4 <ferror@plt+0x14584>
  40e624:	and	w0, w0, #0xff
  40e628:	cbz	w0, 40e634 <ferror@plt+0xc004>
  40e62c:	add	w19, w19, #0x1
  40e630:	b	40e60c <ferror@plt+0xbfdc>
  40e634:	mov	w0, w19
  40e638:	ldp	x19, x20, [sp, #16]
  40e63c:	ldr	x21, [sp, #32]
  40e640:	ldp	x29, x30, [sp], #48
  40e644:	ret
  40e648:	stp	x29, x30, [sp, #-80]!
  40e64c:	mov	x29, sp
  40e650:	stp	x19, x20, [sp, #16]
  40e654:	stp	x21, x22, [sp, #32]
  40e658:	stp	x23, x24, [sp, #48]
  40e65c:	str	x25, [sp, #64]
  40e660:	mov	x20, x0
  40e664:	mov	x24, x1
  40e668:	mov	w23, w2
  40e66c:	mov	w21, w3
  40e670:	ldr	x19, [x0]
  40e674:	cbz	x19, 40e690 <ferror@plt+0xc060>
  40e678:	ldr	w4, [x19, #8]
  40e67c:	cmp	w4, w21
  40e680:	b.cs	40e690 <ferror@plt+0xc060>  // b.hs, b.nlast
  40e684:	mov	x20, x19
  40e688:	ldr	x19, [x19]
  40e68c:	cbnz	x19, 40e678 <ferror@plt+0xc048>
  40e690:	mov	w25, w23
  40e694:	add	x0, x25, #0x11
  40e698:	bl	4021a0 <malloc@plt>
  40e69c:	mov	x22, x0
  40e6a0:	cbz	x0, 40e6e8 <ferror@plt+0xc0b8>
  40e6a4:	str	x19, [x0]
  40e6a8:	str	w21, [x0, #8]
  40e6ac:	str	w23, [x0, #12]
  40e6b0:	mov	x2, x25
  40e6b4:	mov	x1, x24
  40e6b8:	add	x0, x0, #0x10
  40e6bc:	bl	401fe0 <memcpy@plt>
  40e6c0:	add	x23, x22, w23, uxtw
  40e6c4:	strb	wzr, [x23, #16]
  40e6c8:	str	x22, [x20]
  40e6cc:	mov	w0, #0x0                   	// #0
  40e6d0:	ldp	x19, x20, [sp, #16]
  40e6d4:	ldp	x21, x22, [sp, #32]
  40e6d8:	ldp	x23, x24, [sp, #48]
  40e6dc:	ldr	x25, [sp, #64]
  40e6e0:	ldp	x29, x30, [sp], #80
  40e6e4:	ret
  40e6e8:	mov	w0, #0xffffffff            	// #-1
  40e6ec:	b	40e6d0 <ferror@plt+0xc0a0>
  40e6f0:	stp	x29, x30, [sp, #-96]!
  40e6f4:	mov	x29, sp
  40e6f8:	stp	x21, x22, [sp, #32]
  40e6fc:	mov	w22, w1
  40e700:	ands	w1, w1, #0xfffffff
  40e704:	mov	x21, #0x0                   	// #0
  40e708:	b.eq	40e80c <ferror@plt+0xc1dc>  // b.none
  40e70c:	stp	x19, x20, [sp, #16]
  40e710:	mov	x19, x0
  40e714:	mov	w2, #0x0                   	// #0
  40e718:	and	x1, x1, #0xfffffff
  40e71c:	bl	4022e0 <fseek@plt>
  40e720:	tbnz	w0, #31, 40e8a4 <ferror@plt+0xc274>
  40e724:	stp	x23, x24, [sp, #48]
  40e728:	tbnz	w22, #31, 40e7b4 <ferror@plt+0xc184>
  40e72c:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  40e730:	add	x0, x0, #0xcf0
  40e734:	bl	402250 <strdup@plt>
  40e738:	mov	x24, x0
  40e73c:	tbz	w22, #29, 40e7dc <ferror@plt+0xc1ac>
  40e740:	stp	x25, x26, [sp, #64]
  40e744:	mov	x0, x19
  40e748:	bl	40e5a4 <ferror@plt+0xbf74>
  40e74c:	mov	w25, w0
  40e750:	mov	x0, x19
  40e754:	bl	40e5a4 <ferror@plt+0xbf74>
  40e758:	mov	w20, w0
  40e75c:	and	w23, w0, #0xff
  40e760:	sub	w23, w23, w25, uxtb
  40e764:	add	w26, w23, #0x1
  40e768:	sxtw	x0, w26
  40e76c:	add	x0, x0, #0x8
  40e770:	lsl	x0, x0, #2
  40e774:	bl	4021a0 <malloc@plt>
  40e778:	mov	x21, x0
  40e77c:	strb	w25, [x0, #24]
  40e780:	strb	w20, [x0, #25]
  40e784:	cmp	w26, #0x0
  40e788:	b.le	40e81c <ferror@plt+0xc1ec>
  40e78c:	add	x20, x0, #0x1c
  40e790:	add	x0, x0, #0x20
  40e794:	add	x23, x0, w23, uxtw #2
  40e798:	mov	x0, x19
  40e79c:	bl	40e564 <ferror@plt+0xbf34>
  40e7a0:	str	w0, [x20], #4
  40e7a4:	cmp	x20, x23
  40e7a8:	b.ne	40e798 <ferror@plt+0xc168>  // b.any
  40e7ac:	ldp	x25, x26, [sp, #64]
  40e7b0:	b	40e7f4 <ferror@plt+0xc1c4>
  40e7b4:	add	x20, sp, #0x50
  40e7b8:	mov	x0, x20
  40e7bc:	bl	416af8 <ferror@plt+0x144c8>
  40e7c0:	mov	x1, x19
  40e7c4:	mov	x0, x20
  40e7c8:	bl	40e5f0 <ferror@plt+0xbfc0>
  40e7cc:	mov	x0, x20
  40e7d0:	bl	416b20 <ferror@plt+0x144f0>
  40e7d4:	mov	x24, x0
  40e7d8:	b	40e73c <ferror@plt+0xc10c>
  40e7dc:	mov	x0, #0x20                  	// #32
  40e7e0:	bl	4021a0 <malloc@plt>
  40e7e4:	mov	x21, x0
  40e7e8:	mov	w0, #0xffffff80            	// #-128
  40e7ec:	strb	w0, [x21, #24]
  40e7f0:	strb	wzr, [x21, #25]
  40e7f4:	str	xzr, [x21, #16]
  40e7f8:	tbnz	w22, #30, 40e824 <ferror@plt+0xc1f4>
  40e7fc:	str	x24, [x21, #8]
  40e800:	str	x19, [x21]
  40e804:	ldp	x19, x20, [sp, #16]
  40e808:	ldp	x23, x24, [sp, #48]
  40e80c:	mov	x0, x21
  40e810:	ldp	x21, x22, [sp, #32]
  40e814:	ldp	x29, x30, [sp], #96
  40e818:	ret
  40e81c:	ldp	x25, x26, [sp, #64]
  40e820:	b	40e7f4 <ferror@plt+0xc1c4>
  40e824:	mov	x0, x19
  40e828:	bl	40e564 <ferror@plt+0xbf34>
  40e82c:	mov	w20, w0
  40e830:	add	x0, sp, #0x50
  40e834:	bl	416af8 <ferror@plt+0x144c8>
  40e838:	sub	w22, w20, #0x1
  40e83c:	cbz	w20, 40e898 <ferror@plt+0xc268>
  40e840:	stp	x25, x26, [sp, #64]
  40e844:	add	x23, sp, #0x50
  40e848:	add	x25, x21, #0x10
  40e84c:	mov	x0, x19
  40e850:	bl	40e564 <ferror@plt+0xbf34>
  40e854:	mov	w20, w0
  40e858:	mov	x1, x19
  40e85c:	mov	x0, x23
  40e860:	bl	40e5f0 <ferror@plt+0xbfc0>
  40e864:	mov	x0, x23
  40e868:	bl	416b6c <ferror@plt+0x1453c>
  40e86c:	mov	w3, w20
  40e870:	ldr	w2, [sp, #92]
  40e874:	mov	x1, x0
  40e878:	mov	x0, x25
  40e87c:	bl	40e648 <ferror@plt+0xc018>
  40e880:	mov	x0, x23
  40e884:	bl	416d4c <ferror@plt+0x1471c>
  40e888:	sub	w22, w22, #0x1
  40e88c:	cmn	w22, #0x1
  40e890:	b.ne	40e84c <ferror@plt+0xc21c>  // b.any
  40e894:	ldp	x25, x26, [sp, #64]
  40e898:	add	x0, sp, #0x50
  40e89c:	bl	416b08 <ferror@plt+0x144d8>
  40e8a0:	b	40e7fc <ferror@plt+0xc1cc>
  40e8a4:	mov	x21, #0x0                   	// #0
  40e8a8:	ldp	x19, x20, [sp, #16]
  40e8ac:	b	40e80c <ferror@plt+0xc1dc>
  40e8b0:	ldrb	w3, [x0, #24]
  40e8b4:	cmp	w3, w1
  40e8b8:	b.gt	40e8f8 <ferror@plt+0xc2c8>
  40e8bc:	mov	x2, x0
  40e8c0:	ldrb	w4, [x0, #25]
  40e8c4:	mov	x0, #0x0                   	// #0
  40e8c8:	cmp	w4, w1
  40e8cc:	b.ge	40e8d4 <ferror@plt+0xc2a4>  // b.tcont
  40e8d0:	ret
  40e8d4:	stp	x29, x30, [sp, #-16]!
  40e8d8:	mov	x29, sp
  40e8dc:	sub	w1, w1, w3
  40e8e0:	add	x1, x2, w1, sxtw #2
  40e8e4:	ldr	w1, [x1, #28]
  40e8e8:	ldr	x0, [x2]
  40e8ec:	bl	40e6f0 <ferror@plt+0xc0c0>
  40e8f0:	ldp	x29, x30, [sp], #16
  40e8f4:	ret
  40e8f8:	mov	x0, #0x0                   	// #0
  40e8fc:	ret
  40e900:	stp	x29, x30, [sp, #-48]!
  40e904:	mov	x29, sp
  40e908:	stp	x19, x20, [sp, #16]
  40e90c:	stp	x21, x22, [sp, #32]
  40e910:	mov	x22, x0
  40e914:	mov	x21, x1
  40e918:	ldr	x19, [x0, #16]
  40e91c:	ldr	w20, [x0, #24]
  40e920:	add	x20, x19, x20, lsl #4
  40e924:	cmp	x19, x20
  40e928:	b.cs	40e94c <ferror@plt+0xc31c>  // b.hs, b.nlast
  40e92c:	ldr	w3, [x19]
  40e930:	ldr	w2, [x19, #4]
  40e934:	ldr	x1, [x19, #8]
  40e938:	mov	x0, x21
  40e93c:	bl	40e648 <ferror@plt+0xc018>
  40e940:	add	x19, x19, #0x10
  40e944:	cmp	x20, x19
  40e948:	b.hi	40e92c <ferror@plt+0xc2fc>  // b.pmore
  40e94c:	mov	x0, x22
  40e950:	bl	4023e0 <free@plt>
  40e954:	ldp	x19, x20, [sp, #16]
  40e958:	ldp	x21, x22, [sp, #32]
  40e95c:	ldp	x29, x30, [sp], #48
  40e960:	ret
  40e964:	sub	sp, sp, #0x260
  40e968:	stp	x29, x30, [sp]
  40e96c:	mov	x29, sp
  40e970:	stp	x19, x20, [sp, #16]
  40e974:	stp	x21, x22, [sp, #32]
  40e978:	stp	x23, x24, [sp, #48]
  40e97c:	mov	x21, x0
  40e980:	ldr	x19, [x0, #8]
  40e984:	ands	w0, w1, #0xfffffff
  40e988:	b.eq	40eb20 <ferror@plt+0xc4f0>  // b.none
  40e98c:	stp	x25, x26, [sp, #64]
  40e990:	str	x27, [sp, #80]
  40e994:	mov	w23, w1
  40e998:	mov	w0, w0
  40e99c:	add	x19, x19, x0
  40e9a0:	adrp	x22, 41b000 <ferror@plt+0x189d0>
  40e9a4:	add	x22, x22, #0x790
  40e9a8:	tbnz	w1, #31, 40ea08 <ferror@plt+0xc3d8>
  40e9ac:	tbz	w23, #29, 40ea24 <ferror@plt+0xc3f4>
  40e9b0:	ldrb	w25, [x19]
  40e9b4:	ldrb	w24, [x19, #1]
  40e9b8:	add	x6, x19, #0x2
  40e9bc:	sub	w0, w24, w25
  40e9c0:	add	w26, w0, #0x1
  40e9c4:	cmp	w26, #0x0
  40e9c8:	b.le	40eb18 <ferror@plt+0xc4e8>
  40e9cc:	mov	w5, w0
  40e9d0:	add	x4, x5, #0x2
  40e9d4:	mov	x2, #0x1                   	// #1
  40e9d8:	sub	x19, x19, #0x2
  40e9dc:	add	x1, sp, #0x60
  40e9e0:	ldr	w3, [x19, x2, lsl #2]
  40e9e4:	rev	w3, w3
  40e9e8:	add	x0, x1, x2, lsl #2
  40e9ec:	stur	w3, [x0, #-4]
  40e9f0:	add	x2, x2, #0x1
  40e9f4:	cmp	x2, x4
  40e9f8:	b.ne	40e9e0 <ferror@plt+0xc3b0>  // b.any
  40e9fc:	add	x0, x5, #0x1
  40ea00:	add	x19, x6, x0, lsl #2
  40ea04:	b	40ea30 <ferror@plt+0xc400>
  40ea08:	mov	x0, x19
  40ea0c:	bl	402020 <strlen@plt>
  40ea10:	mov	w0, w0
  40ea14:	add	x0, x0, #0x1
  40ea18:	mov	x22, x19
  40ea1c:	add	x19, x19, x0
  40ea20:	b	40e9ac <ferror@plt+0xc37c>
  40ea24:	mov	w24, #0x0                   	// #0
  40ea28:	mov	w25, #0x80                  	// #128
  40ea2c:	mov	w26, #0x0                   	// #0
  40ea30:	sxtw	x26, w26
  40ea34:	add	x1, x26, #0xa
  40ea38:	ubfiz	w0, w26, #2, #1
  40ea3c:	mov	w20, #0x0                   	// #0
  40ea40:	tbz	w23, #30, 40ea4c <ferror@plt+0xc41c>
  40ea44:	ldr	w20, [x19], #4
  40ea48:	rev	w20, w20
  40ea4c:	sxtw	x27, w0
  40ea50:	add	x0, x1, w20, sxtw #2
  40ea54:	add	x0, x27, x0, lsl #2
  40ea58:	bl	4021a0 <malloc@plt>
  40ea5c:	mov	x23, x0
  40ea60:	cbz	x0, 40eb54 <ferror@plt+0xc524>
  40ea64:	str	x21, [x0]
  40ea68:	str	x22, [x0, #8]
  40ea6c:	cbz	w20, 40eb28 <ferror@plt+0xc4f8>
  40ea70:	lsl	x2, x26, #2
  40ea74:	add	x0, x2, #0x28
  40ea78:	add	x0, x0, x27
  40ea7c:	add	x0, x23, x0
  40ea80:	str	x0, [x23, #16]
  40ea84:	str	w20, [x23, #24]
  40ea88:	strb	w25, [x23, #32]
  40ea8c:	strb	w24, [x23, #33]
  40ea90:	add	x1, sp, #0x60
  40ea94:	add	x0, x23, #0x24
  40ea98:	bl	401fe0 <memcpy@plt>
  40ea9c:	cmp	w20, #0x0
  40eaa0:	b.le	40eb60 <ferror@plt+0xc530>
  40eaa4:	sub	w24, w20, #0x1
  40eaa8:	add	x24, x24, #0x1
  40eaac:	lsl	x24, x24, #4
  40eab0:	mov	x21, #0x0                   	// #0
  40eab4:	ldr	x1, [x23, #16]
  40eab8:	add	x22, x1, x21
  40eabc:	mov	x20, x19
  40eac0:	ldr	w0, [x20], #4
  40eac4:	rev	w0, w0
  40eac8:	str	w0, [x1, x21]
  40eacc:	mov	x0, x20
  40ead0:	bl	402020 <strlen@plt>
  40ead4:	str	w0, [x22, #4]
  40ead8:	and	x19, x0, #0xffffffff
  40eadc:	add	x19, x19, #0x1
  40eae0:	add	x19, x20, x19
  40eae4:	str	x20, [x22, #8]
  40eae8:	add	x21, x21, #0x10
  40eaec:	cmp	x21, x24
  40eaf0:	b.ne	40eab4 <ferror@plt+0xc484>  // b.any
  40eaf4:	ldp	x25, x26, [sp, #64]
  40eaf8:	ldr	x27, [sp, #80]
  40eafc:	mov	x0, x23
  40eb00:	ldp	x19, x20, [sp, #16]
  40eb04:	ldp	x21, x22, [sp, #32]
  40eb08:	ldp	x23, x24, [sp, #48]
  40eb0c:	ldp	x29, x30, [sp]
  40eb10:	add	sp, sp, #0x260
  40eb14:	ret
  40eb18:	mov	x19, x6
  40eb1c:	b	40ea30 <ferror@plt+0xc400>
  40eb20:	mov	x23, #0x0                   	// #0
  40eb24:	b	40eafc <ferror@plt+0xc4cc>
  40eb28:	str	xzr, [x0, #16]
  40eb2c:	str	wzr, [x0, #24]
  40eb30:	strb	w25, [x0, #32]
  40eb34:	strb	w24, [x0, #33]
  40eb38:	lsl	x2, x26, #2
  40eb3c:	add	x1, sp, #0x60
  40eb40:	add	x0, x0, #0x24
  40eb44:	bl	401fe0 <memcpy@plt>
  40eb48:	ldp	x25, x26, [sp, #64]
  40eb4c:	ldr	x27, [sp, #80]
  40eb50:	b	40eafc <ferror@plt+0xc4cc>
  40eb54:	ldp	x25, x26, [sp, #64]
  40eb58:	ldr	x27, [sp, #80]
  40eb5c:	b	40eafc <ferror@plt+0xc4cc>
  40eb60:	ldp	x25, x26, [sp, #64]
  40eb64:	ldr	x27, [sp, #80]
  40eb68:	b	40eafc <ferror@plt+0xc4cc>
  40eb6c:	ldrb	w3, [x0, #32]
  40eb70:	cmp	w3, w1
  40eb74:	b.gt	40ebb4 <ferror@plt+0xc584>
  40eb78:	mov	x2, x0
  40eb7c:	ldrb	w4, [x0, #33]
  40eb80:	mov	x0, #0x0                   	// #0
  40eb84:	cmp	w4, w1
  40eb88:	b.ge	40eb90 <ferror@plt+0xc560>  // b.tcont
  40eb8c:	ret
  40eb90:	stp	x29, x30, [sp, #-16]!
  40eb94:	mov	x29, sp
  40eb98:	sub	w1, w1, w3
  40eb9c:	add	x1, x2, w1, sxtw #2
  40eba0:	ldr	w1, [x1, #36]
  40eba4:	ldr	x0, [x2]
  40eba8:	bl	40e964 <ferror@plt+0xc334>
  40ebac:	ldp	x29, x30, [sp], #16
  40ebb0:	ret
  40ebb4:	mov	x0, #0x0                   	// #0
  40ebb8:	ret
  40ebbc:	stp	x29, x30, [sp, #-80]!
  40ebc0:	mov	x29, sp
  40ebc4:	stp	x19, x20, [sp, #16]
  40ebc8:	stp	x21, x22, [sp, #32]
  40ebcc:	stp	x23, x24, [sp, #48]
  40ebd0:	str	x25, [sp, #64]
  40ebd4:	mov	x20, x0
  40ebd8:	mov	x21, x2
  40ebdc:	mov	x24, x3
  40ebe0:	mov	x25, x4
  40ebe4:	sxtw	x22, w1
  40ebe8:	ldr	x0, [x0, #8]
  40ebec:	ldrb	w1, [x0, w1, sxtw]
  40ebf0:	cbz	w1, 40ec54 <ferror@plt+0xc624>
  40ebf4:	add	x19, x22, #0x1
  40ebf8:	mov	x0, x21
  40ebfc:	bl	416bb4 <ferror@plt+0x14584>
  40ec00:	sub	w23, w19, w22
  40ec04:	ldr	x0, [x20, #8]
  40ec08:	ldrb	w1, [x0, x19]
  40ec0c:	add	x19, x19, #0x1
  40ec10:	cbnz	w1, 40ebf8 <ferror@plt+0xc5c8>
  40ec14:	ldrb	w19, [x20, #32]
  40ec18:	ldrb	w0, [x20, #33]
  40ec1c:	cmp	w19, w0
  40ec20:	b.le	40ec6c <ferror@plt+0xc63c>
  40ec24:	ldr	w0, [x20, #24]
  40ec28:	cbz	w0, 40ecbc <ferror@plt+0xc68c>
  40ec2c:	mov	x0, x21
  40ec30:	bl	416b6c <ferror@plt+0x1453c>
  40ec34:	mov	w2, #0x0                   	// #0
  40ec38:	mov	x1, x24
  40ec3c:	bl	402450 <fnmatch@plt>
  40ec40:	cbnz	w0, 40ecb0 <ferror@plt+0xc680>
  40ec44:	mov	x1, x25
  40ec48:	mov	x0, x20
  40ec4c:	bl	40e900 <ferror@plt+0xc2d0>
  40ec50:	b	40ecc4 <ferror@plt+0xc694>
  40ec54:	mov	w23, #0x0                   	// #0
  40ec58:	b	40ec14 <ferror@plt+0xc5e4>
  40ec5c:	add	w19, w19, #0x1
  40ec60:	ldrb	w0, [x20, #33]
  40ec64:	cmp	w0, w19
  40ec68:	b.lt	40ec24 <ferror@plt+0xc5f4>  // b.tstop
  40ec6c:	mov	w1, w19
  40ec70:	mov	x0, x20
  40ec74:	bl	40eb6c <ferror@plt+0xc53c>
  40ec78:	mov	x22, x0
  40ec7c:	cbz	x0, 40ec5c <ferror@plt+0xc62c>
  40ec80:	mov	w1, w19
  40ec84:	mov	x0, x21
  40ec88:	bl	416bb4 <ferror@plt+0x14584>
  40ec8c:	mov	x4, x25
  40ec90:	mov	x3, x24
  40ec94:	mov	x2, x21
  40ec98:	mov	w1, #0x0                   	// #0
  40ec9c:	mov	x0, x22
  40eca0:	bl	40ebbc <ferror@plt+0xc58c>
  40eca4:	mov	x0, x21
  40eca8:	bl	416cd0 <ferror@plt+0x146a0>
  40ecac:	b	40ec5c <ferror@plt+0xc62c>
  40ecb0:	mov	x0, x20
  40ecb4:	bl	4023e0 <free@plt>
  40ecb8:	b	40ecc4 <ferror@plt+0xc694>
  40ecbc:	mov	x0, x20
  40ecc0:	bl	4023e0 <free@plt>
  40ecc4:	mov	w1, w23
  40ecc8:	mov	x0, x21
  40eccc:	bl	416d0c <ferror@plt+0x146dc>
  40ecd0:	ldp	x19, x20, [sp, #16]
  40ecd4:	ldp	x21, x22, [sp, #32]
  40ecd8:	ldp	x23, x24, [sp, #48]
  40ecdc:	ldr	x25, [sp, #64]
  40ece0:	ldp	x29, x30, [sp], #80
  40ece4:	ret
  40ece8:	stp	x29, x30, [sp, #-96]!
  40ecec:	mov	x29, sp
  40ecf0:	stp	x19, x20, [sp, #16]
  40ecf4:	stp	x21, x22, [sp, #32]
  40ecf8:	stp	x23, x24, [sp, #48]
  40ecfc:	stp	x25, x26, [sp, #64]
  40ed00:	mov	x23, x0
  40ed04:	mov	x21, x1
  40ed08:	mov	w20, w2
  40ed0c:	ldr	x1, [x0, #8]
  40ed10:	mov	x0, x21
  40ed14:	bl	416c08 <ferror@plt+0x145d8>
  40ed18:	mov	w25, w0
  40ed1c:	ldr	x19, [x23, #16]
  40ed20:	ldr	w24, [x23, #24]
  40ed24:	add	x24, x19, x24, lsl #4
  40ed28:	cmp	x19, x24
  40ed2c:	b.cs	40ed98 <ferror@plt+0xc768>  // b.hs, b.nlast
  40ed30:	str	x27, [sp, #80]
  40ed34:	adrp	x27, 41b000 <ferror@plt+0x189d0>
  40ed38:	add	x27, x27, #0x6c0
  40ed3c:	mov	x22, #0x1                   	// #1
  40ed40:	adrp	x26, 41b000 <ferror@plt+0x189d0>
  40ed44:	add	x26, x26, #0xab8
  40ed48:	ldr	w2, [x21, #12]
  40ed4c:	ldr	x1, [x21]
  40ed50:	mov	w0, w20
  40ed54:	bl	40b330 <ferror@plt+0x8d00>
  40ed58:	mov	x2, x22
  40ed5c:	mov	x1, x27
  40ed60:	mov	w0, w20
  40ed64:	bl	40b330 <ferror@plt+0x8d00>
  40ed68:	ldr	w2, [x19, #4]
  40ed6c:	ldr	x1, [x19, #8]
  40ed70:	mov	w0, w20
  40ed74:	bl	40b330 <ferror@plt+0x8d00>
  40ed78:	mov	x2, x22
  40ed7c:	mov	x1, x26
  40ed80:	mov	w0, w20
  40ed84:	bl	40b330 <ferror@plt+0x8d00>
  40ed88:	add	x19, x19, #0x10
  40ed8c:	cmp	x24, x19
  40ed90:	b.hi	40ed48 <ferror@plt+0xc718>  // b.pmore
  40ed94:	ldr	x27, [sp, #80]
  40ed98:	ldrb	w19, [x23, #32]
  40ed9c:	ldrb	w0, [x23, #33]
  40eda0:	cmp	w19, w0
  40eda4:	b.le	40ede4 <ferror@plt+0xc7b4>
  40eda8:	mov	w1, w25
  40edac:	mov	x0, x21
  40edb0:	bl	416d0c <ferror@plt+0x146dc>
  40edb4:	mov	x0, x23
  40edb8:	bl	4023e0 <free@plt>
  40edbc:	ldp	x19, x20, [sp, #16]
  40edc0:	ldp	x21, x22, [sp, #32]
  40edc4:	ldp	x23, x24, [sp, #48]
  40edc8:	ldp	x25, x26, [sp, #64]
  40edcc:	ldp	x29, x30, [sp], #96
  40edd0:	ret
  40edd4:	add	w19, w19, #0x1
  40edd8:	ldrb	w0, [x23, #33]
  40eddc:	cmp	w0, w19
  40ede0:	b.lt	40eda8 <ferror@plt+0xc778>  // b.tstop
  40ede4:	mov	w1, w19
  40ede8:	mov	x0, x23
  40edec:	bl	40eb6c <ferror@plt+0xc53c>
  40edf0:	mov	x22, x0
  40edf4:	cbz	x0, 40edd4 <ferror@plt+0xc7a4>
  40edf8:	mov	w1, w19
  40edfc:	mov	x0, x21
  40ee00:	bl	416bb4 <ferror@plt+0x14584>
  40ee04:	mov	w2, w20
  40ee08:	mov	x1, x21
  40ee0c:	mov	x0, x22
  40ee10:	bl	40ece8 <ferror@plt+0xc6b8>
  40ee14:	mov	x0, x21
  40ee18:	bl	416cd0 <ferror@plt+0x146a0>
  40ee1c:	b	40edd4 <ferror@plt+0xc7a4>
  40ee20:	stp	x29, x30, [sp, #-32]!
  40ee24:	mov	x29, sp
  40ee28:	str	x19, [sp, #16]
  40ee2c:	mov	x19, x0
  40ee30:	cbz	x0, 40ee44 <ferror@plt+0xc814>
  40ee34:	mov	x0, x19
  40ee38:	ldr	x19, [x19]
  40ee3c:	bl	4023e0 <free@plt>
  40ee40:	cbnz	x19, 40ee34 <ferror@plt+0xc804>
  40ee44:	ldr	x19, [sp, #16]
  40ee48:	ldp	x29, x30, [sp], #32
  40ee4c:	ret
  40ee50:	stp	x29, x30, [sp, #-32]!
  40ee54:	mov	x29, sp
  40ee58:	str	x19, [sp, #16]
  40ee5c:	mov	x19, x0
  40ee60:	ldr	x0, [x0, #8]
  40ee64:	bl	4023e0 <free@plt>
  40ee68:	ldr	x0, [x19, #16]
  40ee6c:	bl	40ee20 <ferror@plt+0xc7f0>
  40ee70:	mov	x0, x19
  40ee74:	bl	4023e0 <free@plt>
  40ee78:	ldr	x19, [sp, #16]
  40ee7c:	ldp	x29, x30, [sp], #32
  40ee80:	ret
  40ee84:	stp	x29, x30, [sp, #-96]!
  40ee88:	mov	x29, sp
  40ee8c:	stp	x19, x20, [sp, #16]
  40ee90:	stp	x21, x22, [sp, #32]
  40ee94:	stp	x23, x24, [sp, #48]
  40ee98:	stp	x25, x26, [sp, #64]
  40ee9c:	mov	x24, x0
  40eea0:	mov	x21, x1
  40eea4:	mov	w19, w2
  40eea8:	ldr	x1, [x0, #8]
  40eeac:	mov	x0, x21
  40eeb0:	bl	416c08 <ferror@plt+0x145d8>
  40eeb4:	mov	w25, w0
  40eeb8:	ldr	x20, [x24, #16]
  40eebc:	cbz	x20, 40ef30 <ferror@plt+0xc900>
  40eec0:	str	x27, [sp, #80]
  40eec4:	adrp	x27, 41b000 <ferror@plt+0x189d0>
  40eec8:	add	x27, x27, #0x6c0
  40eecc:	mov	x23, #0x1                   	// #1
  40eed0:	adrp	x26, 41b000 <ferror@plt+0x189d0>
  40eed4:	add	x26, x26, #0xab8
  40eed8:	ldr	w2, [x21, #12]
  40eedc:	ldr	x1, [x21]
  40eee0:	mov	w0, w19
  40eee4:	bl	40b330 <ferror@plt+0x8d00>
  40eee8:	mov	x2, x23
  40eeec:	mov	x1, x27
  40eef0:	mov	w0, w19
  40eef4:	bl	40b330 <ferror@plt+0x8d00>
  40eef8:	add	x22, x20, #0x10
  40eefc:	mov	x0, x22
  40ef00:	bl	402020 <strlen@plt>
  40ef04:	mov	x2, x0
  40ef08:	mov	x1, x22
  40ef0c:	mov	w0, w19
  40ef10:	bl	40b330 <ferror@plt+0x8d00>
  40ef14:	mov	x2, x23
  40ef18:	mov	x1, x26
  40ef1c:	mov	w0, w19
  40ef20:	bl	40b330 <ferror@plt+0x8d00>
  40ef24:	ldr	x20, [x20]
  40ef28:	cbnz	x20, 40eed8 <ferror@plt+0xc8a8>
  40ef2c:	ldr	x27, [sp, #80]
  40ef30:	ldrb	w20, [x24, #24]
  40ef34:	ldrb	w0, [x24, #25]
  40ef38:	cmp	w20, w0
  40ef3c:	b.le	40ef7c <ferror@plt+0xc94c>
  40ef40:	mov	w1, w25
  40ef44:	mov	x0, x21
  40ef48:	bl	416d0c <ferror@plt+0x146dc>
  40ef4c:	mov	x0, x24
  40ef50:	bl	40ee50 <ferror@plt+0xc820>
  40ef54:	ldp	x19, x20, [sp, #16]
  40ef58:	ldp	x21, x22, [sp, #32]
  40ef5c:	ldp	x23, x24, [sp, #48]
  40ef60:	ldp	x25, x26, [sp, #64]
  40ef64:	ldp	x29, x30, [sp], #96
  40ef68:	ret
  40ef6c:	add	w20, w20, #0x1
  40ef70:	ldrb	w0, [x24, #25]
  40ef74:	cmp	w0, w20
  40ef78:	b.lt	40ef40 <ferror@plt+0xc910>  // b.tstop
  40ef7c:	mov	w1, w20
  40ef80:	mov	x0, x24
  40ef84:	bl	40e8b0 <ferror@plt+0xc280>
  40ef88:	mov	x22, x0
  40ef8c:	cbz	x0, 40ef6c <ferror@plt+0xc93c>
  40ef90:	mov	w1, w20
  40ef94:	mov	x0, x21
  40ef98:	bl	416bb4 <ferror@plt+0x14584>
  40ef9c:	mov	w2, w19
  40efa0:	mov	x1, x21
  40efa4:	mov	x0, x22
  40efa8:	bl	40ee84 <ferror@plt+0xc854>
  40efac:	mov	x0, x21
  40efb0:	bl	416cd0 <ferror@plt+0x146a0>
  40efb4:	b	40ef6c <ferror@plt+0xc93c>
  40efb8:	stp	x29, x30, [sp, #-48]!
  40efbc:	mov	x29, sp
  40efc0:	stp	x19, x20, [sp, #16]
  40efc4:	str	x21, [sp, #32]
  40efc8:	mov	x21, x0
  40efcc:	mov	x20, x1
  40efd0:	ldr	x19, [x0, #16]
  40efd4:	cbz	x19, 40eff4 <ferror@plt+0xc9c4>
  40efd8:	ldr	w3, [x19, #8]
  40efdc:	ldr	w2, [x19, #12]
  40efe0:	add	x1, x19, #0x10
  40efe4:	mov	x0, x20
  40efe8:	bl	40e648 <ferror@plt+0xc018>
  40efec:	ldr	x19, [x19]
  40eff0:	cbnz	x19, 40efd8 <ferror@plt+0xc9a8>
  40eff4:	mov	x0, x21
  40eff8:	bl	40ee50 <ferror@plt+0xc820>
  40effc:	ldp	x19, x20, [sp, #16]
  40f000:	ldr	x21, [sp, #32]
  40f004:	ldp	x29, x30, [sp], #48
  40f008:	ret
  40f00c:	stp	x29, x30, [sp, #-80]!
  40f010:	mov	x29, sp
  40f014:	stp	x19, x20, [sp, #16]
  40f018:	stp	x21, x22, [sp, #32]
  40f01c:	stp	x23, x24, [sp, #48]
  40f020:	str	x25, [sp, #64]
  40f024:	mov	x20, x0
  40f028:	mov	x21, x2
  40f02c:	mov	x24, x3
  40f030:	mov	x25, x4
  40f034:	sxtw	x22, w1
  40f038:	ldr	x0, [x0, #8]
  40f03c:	ldrb	w1, [x0, w1, sxtw]
  40f040:	cbz	w1, 40f0c4 <ferror@plt+0xca94>
  40f044:	add	x19, x22, #0x1
  40f048:	mov	x0, x21
  40f04c:	bl	416bb4 <ferror@plt+0x14584>
  40f050:	sub	w23, w19, w22
  40f054:	ldr	x0, [x20, #8]
  40f058:	ldrb	w1, [x0, x19]
  40f05c:	add	x19, x19, #0x1
  40f060:	cbnz	w1, 40f048 <ferror@plt+0xca18>
  40f064:	ldrb	w19, [x20, #24]
  40f068:	ldrb	w0, [x20, #25]
  40f06c:	cmp	w19, w0
  40f070:	b.le	40f0dc <ferror@plt+0xcaac>
  40f074:	ldr	x0, [x20, #16]
  40f078:	cbz	x0, 40f12c <ferror@plt+0xcafc>
  40f07c:	mov	x0, x21
  40f080:	bl	416b6c <ferror@plt+0x1453c>
  40f084:	mov	w2, #0x0                   	// #0
  40f088:	mov	x1, x24
  40f08c:	bl	402450 <fnmatch@plt>
  40f090:	cbnz	w0, 40f120 <ferror@plt+0xcaf0>
  40f094:	mov	x1, x25
  40f098:	mov	x0, x20
  40f09c:	bl	40efb8 <ferror@plt+0xc988>
  40f0a0:	mov	w1, w23
  40f0a4:	mov	x0, x21
  40f0a8:	bl	416d0c <ferror@plt+0x146dc>
  40f0ac:	ldp	x19, x20, [sp, #16]
  40f0b0:	ldp	x21, x22, [sp, #32]
  40f0b4:	ldp	x23, x24, [sp, #48]
  40f0b8:	ldr	x25, [sp, #64]
  40f0bc:	ldp	x29, x30, [sp], #80
  40f0c0:	ret
  40f0c4:	mov	w23, #0x0                   	// #0
  40f0c8:	b	40f064 <ferror@plt+0xca34>
  40f0cc:	add	w19, w19, #0x1
  40f0d0:	ldrb	w0, [x20, #25]
  40f0d4:	cmp	w0, w19
  40f0d8:	b.lt	40f074 <ferror@plt+0xca44>  // b.tstop
  40f0dc:	mov	w1, w19
  40f0e0:	mov	x0, x20
  40f0e4:	bl	40e8b0 <ferror@plt+0xc280>
  40f0e8:	mov	x22, x0
  40f0ec:	cbz	x0, 40f0cc <ferror@plt+0xca9c>
  40f0f0:	mov	w1, w19
  40f0f4:	mov	x0, x21
  40f0f8:	bl	416bb4 <ferror@plt+0x14584>
  40f0fc:	mov	x4, x25
  40f100:	mov	x3, x24
  40f104:	mov	x2, x21
  40f108:	mov	w1, #0x0                   	// #0
  40f10c:	mov	x0, x22
  40f110:	bl	40f00c <ferror@plt+0xc9dc>
  40f114:	mov	x0, x21
  40f118:	bl	416cd0 <ferror@plt+0x146a0>
  40f11c:	b	40f0cc <ferror@plt+0xca9c>
  40f120:	mov	x0, x20
  40f124:	bl	40ee50 <ferror@plt+0xc820>
  40f128:	b	40f0a0 <ferror@plt+0xca70>
  40f12c:	mov	x0, x20
  40f130:	bl	40ee50 <ferror@plt+0xc820>
  40f134:	b	40f0a0 <ferror@plt+0xca70>
  40f138:	stp	x29, x30, [sp, #-48]!
  40f13c:	mov	x29, sp
  40f140:	stp	x19, x20, [sp, #16]
  40f144:	str	x21, [sp, #32]
  40f148:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  40f14c:	add	x1, x1, #0xd90
  40f150:	bl	402190 <fopen@plt>
  40f154:	mov	x19, x0
  40f158:	cbz	x0, 40f1ec <ferror@plt+0xcbbc>
  40f15c:	bl	402580 <__errno_location@plt>
  40f160:	mov	x20, x0
  40f164:	mov	w0, #0x16                  	// #22
  40f168:	str	w0, [x20]
  40f16c:	mov	x0, x19
  40f170:	bl	40e564 <ferror@plt+0xbf34>
  40f174:	mov	w1, #0xf457                	// #62551
  40f178:	movk	w1, #0xb007, lsl #16
  40f17c:	cmp	w0, w1
  40f180:	b.ne	40f1cc <ferror@plt+0xcb9c>  // b.any
  40f184:	mov	x0, x19
  40f188:	bl	40e564 <ferror@plt+0xbf34>
  40f18c:	lsr	w0, w0, #16
  40f190:	cmp	w0, #0x2
  40f194:	b.ne	40f1dc <ferror@plt+0xcbac>  // b.any
  40f198:	mov	x0, #0x10                  	// #16
  40f19c:	bl	4021a0 <malloc@plt>
  40f1a0:	mov	x21, x0
  40f1a4:	str	x19, [x0]
  40f1a8:	mov	x0, x19
  40f1ac:	bl	40e564 <ferror@plt+0xbf34>
  40f1b0:	str	w0, [x21, #8]
  40f1b4:	str	wzr, [x20]
  40f1b8:	mov	x0, x21
  40f1bc:	ldp	x19, x20, [sp, #16]
  40f1c0:	ldr	x21, [sp, #32]
  40f1c4:	ldp	x29, x30, [sp], #48
  40f1c8:	ret
  40f1cc:	mov	x0, x19
  40f1d0:	bl	402160 <fclose@plt>
  40f1d4:	mov	x21, #0x0                   	// #0
  40f1d8:	b	40f1b8 <ferror@plt+0xcb88>
  40f1dc:	mov	x0, x19
  40f1e0:	bl	402160 <fclose@plt>
  40f1e4:	mov	x21, #0x0                   	// #0
  40f1e8:	b	40f1b8 <ferror@plt+0xcb88>
  40f1ec:	mov	x21, x0
  40f1f0:	b	40f1b8 <ferror@plt+0xcb88>
  40f1f4:	stp	x29, x30, [sp, #-32]!
  40f1f8:	mov	x29, sp
  40f1fc:	str	x19, [sp, #16]
  40f200:	mov	x19, x0
  40f204:	ldr	x0, [x0]
  40f208:	bl	402160 <fclose@plt>
  40f20c:	mov	x0, x19
  40f210:	bl	4023e0 <free@plt>
  40f214:	ldr	x19, [sp, #16]
  40f218:	ldp	x29, x30, [sp], #32
  40f21c:	ret
  40f220:	stp	x29, x30, [sp, #-64]!
  40f224:	mov	x29, sp
  40f228:	stp	x19, x20, [sp, #16]
  40f22c:	stp	x21, x22, [sp, #32]
  40f230:	mov	w20, w1
  40f234:	mov	x21, x2
  40f238:	ldr	w1, [x0, #8]
  40f23c:	ldr	x0, [x0]
  40f240:	bl	40e6f0 <ferror@plt+0xc0c0>
  40f244:	cbz	x0, 40f27c <ferror@plt+0xcc4c>
  40f248:	mov	x19, x0
  40f24c:	add	x22, sp, #0x30
  40f250:	mov	x0, x22
  40f254:	bl	416af8 <ferror@plt+0x144c8>
  40f258:	mov	x1, x21
  40f25c:	mov	x0, x22
  40f260:	bl	416c08 <ferror@plt+0x145d8>
  40f264:	mov	w2, w20
  40f268:	mov	x1, x22
  40f26c:	mov	x0, x19
  40f270:	bl	40ee84 <ferror@plt+0xc854>
  40f274:	mov	x0, x22
  40f278:	bl	416b08 <ferror@plt+0x144d8>
  40f27c:	ldp	x19, x20, [sp, #16]
  40f280:	ldp	x21, x22, [sp, #32]
  40f284:	ldp	x29, x30, [sp], #64
  40f288:	ret
  40f28c:	stp	x29, x30, [sp, #-64]!
  40f290:	mov	x29, sp
  40f294:	stp	x19, x20, [sp, #16]
  40f298:	stp	x21, x22, [sp, #32]
  40f29c:	mov	x21, x1
  40f2a0:	ldr	w1, [x0, #8]
  40f2a4:	ldr	x0, [x0]
  40f2a8:	bl	40e6f0 <ferror@plt+0xc0c0>
  40f2ac:	mov	x19, x0
  40f2b0:	mov	w2, #0x0                   	// #0
  40f2b4:	mov	w22, #0x0                   	// #0
  40f2b8:	cbz	x0, 40f33c <ferror@plt+0xcd0c>
  40f2bc:	str	x23, [sp, #48]
  40f2c0:	ldr	x4, [x19, #8]
  40f2c4:	ldrb	w1, [x4]
  40f2c8:	mov	x3, #0x1                   	// #1
  40f2cc:	cbz	w1, 40f378 <ferror@plt+0xcd48>
  40f2d0:	sxtw	x0, w2
  40f2d4:	sub	x0, x0, #0x1
  40f2d8:	add	x0, x21, x0
  40f2dc:	sub	x4, x4, #0x1
  40f2e0:	ldrb	w5, [x0, x3]
  40f2e4:	cmp	w5, w1
  40f2e8:	b.ne	40f32c <ferror@plt+0xccfc>  // b.any
  40f2ec:	mov	w20, w3
  40f2f0:	add	x3, x3, #0x1
  40f2f4:	ldrb	w1, [x4, x3]
  40f2f8:	cbnz	w1, 40f2e0 <ferror@plt+0xccb0>
  40f2fc:	add	w20, w2, w20
  40f300:	ldrb	w1, [x21, w20, sxtw]
  40f304:	cbz	w1, 40f350 <ferror@plt+0xcd20>
  40f308:	mov	x0, x19
  40f30c:	bl	40e8b0 <ferror@plt+0xc280>
  40f310:	mov	x23, x0
  40f314:	mov	x0, x19
  40f318:	bl	40ee50 <ferror@plt+0xc820>
  40f31c:	add	w2, w20, #0x1
  40f320:	cbz	x23, 40f380 <ferror@plt+0xcd50>
  40f324:	mov	x19, x23
  40f328:	b	40f2c0 <ferror@plt+0xcc90>
  40f32c:	mov	x0, x19
  40f330:	bl	40ee50 <ferror@plt+0xc820>
  40f334:	mov	x19, #0x0                   	// #0
  40f338:	ldr	x23, [sp, #48]
  40f33c:	mov	x0, x19
  40f340:	ldp	x19, x20, [sp, #16]
  40f344:	ldp	x21, x22, [sp, #32]
  40f348:	ldp	x29, x30, [sp], #64
  40f34c:	ret
  40f350:	ldr	x20, [x19, #16]
  40f354:	cbz	x20, 40f364 <ferror@plt+0xcd34>
  40f358:	add	x0, x20, #0x10
  40f35c:	bl	402250 <strdup@plt>
  40f360:	mov	x20, x0
  40f364:	mov	x0, x19
  40f368:	bl	40ee50 <ferror@plt+0xc820>
  40f36c:	mov	x19, x20
  40f370:	ldr	x23, [sp, #48]
  40f374:	b	40f33c <ferror@plt+0xcd0c>
  40f378:	mov	w20, w22
  40f37c:	b	40f2fc <ferror@plt+0xcccc>
  40f380:	mov	x19, x23
  40f384:	ldr	x23, [sp, #48]
  40f388:	b	40f33c <ferror@plt+0xcd0c>
  40f38c:	stp	x29, x30, [sp, #-128]!
  40f390:	mov	x29, sp
  40f394:	stp	x19, x20, [sp, #16]
  40f398:	mov	x20, x1
  40f39c:	ldr	w1, [x0, #8]
  40f3a0:	ldr	x0, [x0]
  40f3a4:	bl	40e6f0 <ferror@plt+0xc0c0>
  40f3a8:	mov	x19, x0
  40f3ac:	str	xzr, [sp, #104]
  40f3b0:	add	x0, sp, #0x70
  40f3b4:	bl	416af8 <ferror@plt+0x144c8>
  40f3b8:	cbz	x19, 40f540 <ferror@plt+0xcf10>
  40f3bc:	stp	x21, x22, [sp, #32]
  40f3c0:	stp	x23, x24, [sp, #48]
  40f3c4:	stp	x25, x26, [sp, #64]
  40f3c8:	mov	w3, #0x0                   	// #0
  40f3cc:	mov	w23, #0x3f                  	// #63
  40f3d0:	mov	w22, #0x5b                  	// #91
  40f3d4:	mov	w24, #0x0                   	// #0
  40f3d8:	add	x21, sp, #0x70
  40f3dc:	add	x25, sp, #0x68
  40f3e0:	ldr	x4, [x19, #8]
  40f3e4:	ldrb	w2, [x4]
  40f3e8:	mov	x0, #0x0                   	// #0
  40f3ec:	add	x5, x20, w3, sxtw
  40f3f0:	cbz	w2, 40f590 <ferror@plt+0xcf60>
  40f3f4:	mov	w1, w0
  40f3f8:	cmp	w2, #0x2a
  40f3fc:	ccmp	w2, w23, #0x4, ne  // ne = any
  40f400:	ccmp	w2, w22, #0x4, ne  // ne = any
  40f404:	b.eq	40f51c <ferror@plt+0xceec>  // b.none
  40f408:	ldrb	w1, [x5, x0]
  40f40c:	cmp	w1, w2
  40f410:	b.ne	40f558 <ferror@plt+0xcf28>  // b.any
  40f414:	add	w26, w0, #0x1
  40f418:	add	x0, x0, #0x1
  40f41c:	ldrb	w2, [x4, x0]
  40f420:	cbnz	w2, 40f3f4 <ferror@plt+0xcdc4>
  40f424:	str	x27, [sp, #80]
  40f428:	add	w26, w3, w26
  40f42c:	mov	w1, #0x2a                  	// #42
  40f430:	mov	x0, x19
  40f434:	bl	40e8b0 <ferror@plt+0xc280>
  40f438:	mov	x27, x0
  40f43c:	cbz	x0, 40f46c <ferror@plt+0xce3c>
  40f440:	mov	w1, #0x2a                  	// #42
  40f444:	mov	x0, x21
  40f448:	bl	416bb4 <ferror@plt+0x14584>
  40f44c:	mov	x4, x25
  40f450:	add	x3, x20, w26, sxtw
  40f454:	mov	x2, x21
  40f458:	mov	w1, w24
  40f45c:	mov	x0, x27
  40f460:	bl	40f00c <ferror@plt+0xc9dc>
  40f464:	mov	x0, x21
  40f468:	bl	416cd0 <ferror@plt+0x146a0>
  40f46c:	mov	w1, w23
  40f470:	mov	x0, x19
  40f474:	bl	40e8b0 <ferror@plt+0xc280>
  40f478:	mov	x27, x0
  40f47c:	cbz	x0, 40f4ac <ferror@plt+0xce7c>
  40f480:	mov	w1, #0x3f                  	// #63
  40f484:	mov	x0, x21
  40f488:	bl	416bb4 <ferror@plt+0x14584>
  40f48c:	mov	x4, x25
  40f490:	add	x3, x20, w26, sxtw
  40f494:	mov	x2, x21
  40f498:	mov	w1, w24
  40f49c:	mov	x0, x27
  40f4a0:	bl	40f00c <ferror@plt+0xc9dc>
  40f4a4:	mov	x0, x21
  40f4a8:	bl	416cd0 <ferror@plt+0x146a0>
  40f4ac:	mov	w1, w22
  40f4b0:	mov	x0, x19
  40f4b4:	bl	40e8b0 <ferror@plt+0xc280>
  40f4b8:	mov	x27, x0
  40f4bc:	cbz	x0, 40f4ec <ferror@plt+0xcebc>
  40f4c0:	mov	w1, #0x5b                  	// #91
  40f4c4:	mov	x0, x21
  40f4c8:	bl	416bb4 <ferror@plt+0x14584>
  40f4cc:	mov	x4, x25
  40f4d0:	add	x3, x20, w26, sxtw
  40f4d4:	mov	x2, x21
  40f4d8:	mov	w1, w24
  40f4dc:	mov	x0, x27
  40f4e0:	bl	40f00c <ferror@plt+0xc9dc>
  40f4e4:	mov	x0, x21
  40f4e8:	bl	416cd0 <ferror@plt+0x146a0>
  40f4ec:	ldrb	w1, [x20, w26, sxtw]
  40f4f0:	cbz	w1, 40f570 <ferror@plt+0xcf40>
  40f4f4:	mov	x0, x19
  40f4f8:	bl	40e8b0 <ferror@plt+0xc280>
  40f4fc:	mov	x27, x0
  40f500:	mov	x0, x19
  40f504:	bl	40ee50 <ferror@plt+0xc820>
  40f508:	add	w3, w26, #0x1
  40f50c:	cbz	x27, 40f59c <ferror@plt+0xcf6c>
  40f510:	mov	x19, x27
  40f514:	ldr	x27, [sp, #80]
  40f518:	b	40f3e0 <ferror@plt+0xcdb0>
  40f51c:	add	w3, w3, w0
  40f520:	add	x4, sp, #0x68
  40f524:	add	x3, x20, w3, sxtw
  40f528:	add	x2, sp, #0x70
  40f52c:	mov	x0, x19
  40f530:	bl	40f00c <ferror@plt+0xc9dc>
  40f534:	ldp	x21, x22, [sp, #32]
  40f538:	ldp	x23, x24, [sp, #48]
  40f53c:	ldp	x25, x26, [sp, #64]
  40f540:	add	x0, sp, #0x70
  40f544:	bl	416b08 <ferror@plt+0x144d8>
  40f548:	ldr	x0, [sp, #104]
  40f54c:	ldp	x19, x20, [sp, #16]
  40f550:	ldp	x29, x30, [sp], #128
  40f554:	ret
  40f558:	mov	x0, x19
  40f55c:	bl	40ee50 <ferror@plt+0xc820>
  40f560:	ldp	x21, x22, [sp, #32]
  40f564:	ldp	x23, x24, [sp, #48]
  40f568:	ldp	x25, x26, [sp, #64]
  40f56c:	b	40f540 <ferror@plt+0xcf10>
  40f570:	add	x1, sp, #0x68
  40f574:	mov	x0, x19
  40f578:	bl	40efb8 <ferror@plt+0xc988>
  40f57c:	ldp	x21, x22, [sp, #32]
  40f580:	ldp	x23, x24, [sp, #48]
  40f584:	ldp	x25, x26, [sp, #64]
  40f588:	ldr	x27, [sp, #80]
  40f58c:	b	40f540 <ferror@plt+0xcf10>
  40f590:	str	x27, [sp, #80]
  40f594:	mov	w26, w24
  40f598:	b	40f428 <ferror@plt+0xcdf8>
  40f59c:	ldp	x21, x22, [sp, #32]
  40f5a0:	ldp	x23, x24, [sp, #48]
  40f5a4:	ldp	x25, x26, [sp, #64]
  40f5a8:	ldr	x27, [sp, #80]
  40f5ac:	b	40f540 <ferror@plt+0xcf10>
  40f5b0:	stp	x29, x30, [sp, #-192]!
  40f5b4:	mov	x29, sp
  40f5b8:	stp	x19, x20, [sp, #16]
  40f5bc:	stp	x21, x22, [sp, #32]
  40f5c0:	mov	x21, x0
  40f5c4:	mov	x20, x1
  40f5c8:	mov	x22, x2
  40f5cc:	mov	x0, #0x20                  	// #32
  40f5d0:	bl	4021a0 <malloc@plt>
  40f5d4:	mov	x19, x0
  40f5d8:	cbz	x0, 40f698 <ferror@plt+0xd068>
  40f5dc:	mov	w1, #0x80000               	// #524288
  40f5e0:	mov	x0, x20
  40f5e4:	bl	4021b0 <open@plt>
  40f5e8:	mov	w20, w0
  40f5ec:	tbnz	w0, #31, 40f788 <ferror@plt+0xd158>
  40f5f0:	add	x2, sp, #0x40
  40f5f4:	mov	w1, w0
  40f5f8:	mov	w0, #0x0                   	// #0
  40f5fc:	bl	4024d0 <__fxstat@plt>
  40f600:	tbnz	w0, #31, 40f780 <ferror@plt+0xd150>
  40f604:	ldr	x1, [sp, #112]
  40f608:	cmp	x1, #0xb
  40f60c:	b.ls	40f780 <ferror@plt+0xd150>  // b.plast
  40f610:	mov	x5, #0x0                   	// #0
  40f614:	mov	w4, w20
  40f618:	mov	w3, #0x2                   	// #2
  40f61c:	mov	w2, #0x1                   	// #1
  40f620:	mov	x0, #0x0                   	// #0
  40f624:	bl	4023a0 <mmap@plt>
  40f628:	str	x0, [x19, #8]
  40f62c:	cmn	x0, #0x1
  40f630:	b.eq	40f6d4 <ferror@plt+0xd0a4>  // b.none
  40f634:	str	x23, [sp, #48]
  40f638:	ldr	w23, [x0]
  40f63c:	rev	w23, w23
  40f640:	ldr	w1, [x0, #4]
  40f644:	rev	w1, w1
  40f648:	mov	w2, #0xf457                	// #62551
  40f64c:	movk	w2, #0xb007, lsl #16
  40f650:	cmp	w23, w2
  40f654:	b.ne	40f718 <ferror@plt+0xd0e8>  // b.any
  40f658:	lsr	w23, w1, #16
  40f65c:	cmp	w23, #0x2
  40f660:	b.ne	40f760 <ferror@plt+0xd130>  // b.any
  40f664:	ldr	w0, [x0, #8]
  40f668:	rev	w0, w0
  40f66c:	str	w0, [x19, #16]
  40f670:	ldr	x0, [sp, #112]
  40f674:	str	x0, [x19, #24]
  40f678:	str	x21, [x19]
  40f67c:	mov	w0, w20
  40f680:	bl	402280 <close@plt>
  40f684:	add	x0, sp, #0x40
  40f688:	bl	40b888 <ferror@plt+0x9258>
  40f68c:	str	x0, [x22]
  40f690:	ldr	x23, [sp, #48]
  40f694:	b	40f794 <ferror@plt+0xd164>
  40f698:	mov	x0, x21
  40f69c:	bl	40ba98 <ferror@plt+0x9468>
  40f6a0:	cmp	w0, #0x2
  40f6a4:	b.le	40f794 <ferror@plt+0xd164>
  40f6a8:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40f6ac:	add	x5, x5, #0x6c8
  40f6b0:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40f6b4:	add	x4, x4, #0x780
  40f6b8:	mov	w3, #0x2f7                 	// #759
  40f6bc:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40f6c0:	add	x2, x2, #0x6d8
  40f6c4:	mov	w1, #0x3                   	// #3
  40f6c8:	mov	x0, x21
  40f6cc:	bl	40b9f8 <ferror@plt+0x93c8>
  40f6d0:	b	40f794 <ferror@plt+0xd164>
  40f6d4:	mov	x0, x21
  40f6d8:	bl	40ba98 <ferror@plt+0x9468>
  40f6dc:	cmp	w0, #0x2
  40f6e0:	b.le	40f780 <ferror@plt+0xd150>
  40f6e4:	mov	w7, w20
  40f6e8:	ldr	x6, [sp, #112]
  40f6ec:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40f6f0:	add	x5, x5, #0x6f0
  40f6f4:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40f6f8:	add	x4, x4, #0x780
  40f6fc:	mov	w3, #0x307                 	// #775
  40f700:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40f704:	add	x2, x2, #0x6d8
  40f708:	mov	w1, #0x3                   	// #3
  40f70c:	mov	x0, x21
  40f710:	bl	40b9f8 <ferror@plt+0x93c8>
  40f714:	b	40f780 <ferror@plt+0xd150>
  40f718:	mov	x0, x21
  40f71c:	bl	40ba98 <ferror@plt+0x9468>
  40f720:	cmp	w0, #0x2
  40f724:	b.le	40f770 <ferror@plt+0xd140>
  40f728:	mov	w7, #0xf457                	// #62551
  40f72c:	movk	w7, #0xb007, lsl #16
  40f730:	mov	w6, w23
  40f734:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40f738:	add	x5, x5, #0x728
  40f73c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40f740:	add	x4, x4, #0x780
  40f744:	mov	w3, #0x312                 	// #786
  40f748:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40f74c:	add	x2, x2, #0x6d8
  40f750:	mov	w1, #0x3                   	// #3
  40f754:	mov	x0, x21
  40f758:	bl	40b9f8 <ferror@plt+0x93c8>
  40f75c:	b	40f770 <ferror@plt+0xd140>
  40f760:	mov	x0, x21
  40f764:	bl	40ba98 <ferror@plt+0x9468>
  40f768:	cmp	w0, #0x2
  40f76c:	b.gt	40f7a8 <ferror@plt+0xd178>
  40f770:	ldr	x1, [sp, #112]
  40f774:	ldr	x0, [x19, #8]
  40f778:	bl	402460 <munmap@plt>
  40f77c:	ldr	x23, [sp, #48]
  40f780:	mov	w0, w20
  40f784:	bl	402280 <close@plt>
  40f788:	mov	x0, x19
  40f78c:	bl	4023e0 <free@plt>
  40f790:	mov	x19, #0x0                   	// #0
  40f794:	mov	x0, x19
  40f798:	ldp	x19, x20, [sp, #16]
  40f79c:	ldp	x21, x22, [sp, #32]
  40f7a0:	ldp	x29, x30, [sp], #192
  40f7a4:	ret
  40f7a8:	mov	w7, #0x2                   	// #2
  40f7ac:	mov	w6, w23
  40f7b0:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  40f7b4:	add	x5, x5, #0x750
  40f7b8:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  40f7bc:	add	x4, x4, #0x780
  40f7c0:	mov	w3, #0x318                 	// #792
  40f7c4:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  40f7c8:	add	x2, x2, #0x6d8
  40f7cc:	mov	w1, #0x3                   	// #3
  40f7d0:	mov	x0, x21
  40f7d4:	bl	40b9f8 <ferror@plt+0x93c8>
  40f7d8:	b	40f770 <ferror@plt+0xd140>
  40f7dc:	stp	x29, x30, [sp, #-32]!
  40f7e0:	mov	x29, sp
  40f7e4:	str	x19, [sp, #16]
  40f7e8:	mov	x19, x0
  40f7ec:	ldr	x1, [x0, #24]
  40f7f0:	ldr	x0, [x0, #8]
  40f7f4:	bl	402460 <munmap@plt>
  40f7f8:	mov	x0, x19
  40f7fc:	bl	4023e0 <free@plt>
  40f800:	ldr	x19, [sp, #16]
  40f804:	ldp	x29, x30, [sp], #32
  40f808:	ret
  40f80c:	stp	x29, x30, [sp, #-64]!
  40f810:	mov	x29, sp
  40f814:	stp	x19, x20, [sp, #16]
  40f818:	stp	x21, x22, [sp, #32]
  40f81c:	mov	w20, w1
  40f820:	mov	x21, x2
  40f824:	ldr	w1, [x0, #16]
  40f828:	bl	40e964 <ferror@plt+0xc334>
  40f82c:	cbz	x0, 40f864 <ferror@plt+0xd234>
  40f830:	mov	x19, x0
  40f834:	add	x22, sp, #0x30
  40f838:	mov	x0, x22
  40f83c:	bl	416af8 <ferror@plt+0x144c8>
  40f840:	mov	x1, x21
  40f844:	mov	x0, x22
  40f848:	bl	416c08 <ferror@plt+0x145d8>
  40f84c:	mov	w2, w20
  40f850:	mov	x1, x22
  40f854:	mov	x0, x19
  40f858:	bl	40ece8 <ferror@plt+0xc6b8>
  40f85c:	mov	x0, x22
  40f860:	bl	416b08 <ferror@plt+0x144d8>
  40f864:	ldp	x19, x20, [sp, #16]
  40f868:	ldp	x21, x22, [sp, #32]
  40f86c:	ldp	x29, x30, [sp], #64
  40f870:	ret
  40f874:	stp	x29, x30, [sp, #-64]!
  40f878:	mov	x29, sp
  40f87c:	stp	x19, x20, [sp, #16]
  40f880:	stp	x21, x22, [sp, #32]
  40f884:	mov	x21, x1
  40f888:	ldr	w1, [x0, #16]
  40f88c:	bl	40e964 <ferror@plt+0xc334>
  40f890:	mov	x19, x0
  40f894:	mov	w2, #0x0                   	// #0
  40f898:	mov	w22, #0x0                   	// #0
  40f89c:	cbz	x0, 40f920 <ferror@plt+0xd2f0>
  40f8a0:	str	x23, [sp, #48]
  40f8a4:	ldr	x4, [x19, #8]
  40f8a8:	ldrb	w1, [x4]
  40f8ac:	mov	x3, #0x1                   	// #1
  40f8b0:	cbz	w1, 40f968 <ferror@plt+0xd338>
  40f8b4:	sxtw	x0, w2
  40f8b8:	sub	x0, x0, #0x1
  40f8bc:	add	x0, x21, x0
  40f8c0:	sub	x4, x4, #0x1
  40f8c4:	ldrb	w5, [x0, x3]
  40f8c8:	cmp	w5, w1
  40f8cc:	b.ne	40f910 <ferror@plt+0xd2e0>  // b.any
  40f8d0:	mov	w20, w3
  40f8d4:	add	x3, x3, #0x1
  40f8d8:	ldrb	w1, [x4, x3]
  40f8dc:	cbnz	w1, 40f8c4 <ferror@plt+0xd294>
  40f8e0:	add	w20, w2, w20
  40f8e4:	ldrb	w1, [x21, w20, sxtw]
  40f8e8:	cbz	w1, 40f934 <ferror@plt+0xd304>
  40f8ec:	mov	x0, x19
  40f8f0:	bl	40eb6c <ferror@plt+0xc53c>
  40f8f4:	mov	x23, x0
  40f8f8:	mov	x0, x19
  40f8fc:	bl	4023e0 <free@plt>
  40f900:	add	w2, w20, #0x1
  40f904:	cbz	x23, 40f970 <ferror@plt+0xd340>
  40f908:	mov	x19, x23
  40f90c:	b	40f8a4 <ferror@plt+0xd274>
  40f910:	mov	x0, x19
  40f914:	bl	4023e0 <free@plt>
  40f918:	mov	x19, #0x0                   	// #0
  40f91c:	ldr	x23, [sp, #48]
  40f920:	mov	x0, x19
  40f924:	ldp	x19, x20, [sp, #16]
  40f928:	ldp	x21, x22, [sp, #32]
  40f92c:	ldp	x29, x30, [sp], #64
  40f930:	ret
  40f934:	ldr	w0, [x19, #24]
  40f938:	mov	x20, #0x0                   	// #0
  40f93c:	cbnz	w0, 40f954 <ferror@plt+0xd324>
  40f940:	mov	x0, x19
  40f944:	bl	4023e0 <free@plt>
  40f948:	mov	x19, x20
  40f94c:	ldr	x23, [sp, #48]
  40f950:	b	40f920 <ferror@plt+0xd2f0>
  40f954:	ldr	x0, [x19, #16]
  40f958:	ldr	x0, [x0, #8]
  40f95c:	bl	402250 <strdup@plt>
  40f960:	mov	x20, x0
  40f964:	b	40f940 <ferror@plt+0xd310>
  40f968:	mov	w20, w22
  40f96c:	b	40f8e0 <ferror@plt+0xd2b0>
  40f970:	mov	x19, x23
  40f974:	ldr	x23, [sp, #48]
  40f978:	b	40f920 <ferror@plt+0xd2f0>
  40f97c:	stp	x29, x30, [sp, #-128]!
  40f980:	mov	x29, sp
  40f984:	stp	x19, x20, [sp, #16]
  40f988:	mov	x20, x1
  40f98c:	ldr	w1, [x0, #16]
  40f990:	bl	40e964 <ferror@plt+0xc334>
  40f994:	mov	x19, x0
  40f998:	str	xzr, [sp, #104]
  40f99c:	add	x0, sp, #0x70
  40f9a0:	bl	416af8 <ferror@plt+0x144c8>
  40f9a4:	cbz	x19, 40fb2c <ferror@plt+0xd4fc>
  40f9a8:	stp	x21, x22, [sp, #32]
  40f9ac:	stp	x23, x24, [sp, #48]
  40f9b0:	stp	x25, x26, [sp, #64]
  40f9b4:	mov	w3, #0x0                   	// #0
  40f9b8:	mov	w23, #0x3f                  	// #63
  40f9bc:	mov	w22, #0x5b                  	// #91
  40f9c0:	mov	w24, #0x0                   	// #0
  40f9c4:	add	x21, sp, #0x70
  40f9c8:	add	x25, sp, #0x68
  40f9cc:	ldr	x4, [x19, #8]
  40f9d0:	ldrb	w2, [x4]
  40f9d4:	mov	x0, #0x0                   	// #0
  40f9d8:	add	x5, x20, w3, sxtw
  40f9dc:	cbz	w2, 40fb7c <ferror@plt+0xd54c>
  40f9e0:	mov	w1, w0
  40f9e4:	cmp	w2, #0x2a
  40f9e8:	ccmp	w2, w23, #0x4, ne  // ne = any
  40f9ec:	ccmp	w2, w22, #0x4, ne  // ne = any
  40f9f0:	b.eq	40fb08 <ferror@plt+0xd4d8>  // b.none
  40f9f4:	ldrb	w1, [x5, x0]
  40f9f8:	cmp	w1, w2
  40f9fc:	b.ne	40fb44 <ferror@plt+0xd514>  // b.any
  40fa00:	add	w26, w0, #0x1
  40fa04:	add	x0, x0, #0x1
  40fa08:	ldrb	w2, [x4, x0]
  40fa0c:	cbnz	w2, 40f9e0 <ferror@plt+0xd3b0>
  40fa10:	str	x27, [sp, #80]
  40fa14:	add	w26, w3, w26
  40fa18:	mov	w1, #0x2a                  	// #42
  40fa1c:	mov	x0, x19
  40fa20:	bl	40eb6c <ferror@plt+0xc53c>
  40fa24:	mov	x27, x0
  40fa28:	cbz	x0, 40fa58 <ferror@plt+0xd428>
  40fa2c:	mov	w1, #0x2a                  	// #42
  40fa30:	mov	x0, x21
  40fa34:	bl	416bb4 <ferror@plt+0x14584>
  40fa38:	mov	x4, x25
  40fa3c:	add	x3, x20, w26, sxtw
  40fa40:	mov	x2, x21
  40fa44:	mov	w1, w24
  40fa48:	mov	x0, x27
  40fa4c:	bl	40ebbc <ferror@plt+0xc58c>
  40fa50:	mov	x0, x21
  40fa54:	bl	416cd0 <ferror@plt+0x146a0>
  40fa58:	mov	w1, w23
  40fa5c:	mov	x0, x19
  40fa60:	bl	40eb6c <ferror@plt+0xc53c>
  40fa64:	mov	x27, x0
  40fa68:	cbz	x0, 40fa98 <ferror@plt+0xd468>
  40fa6c:	mov	w1, #0x3f                  	// #63
  40fa70:	mov	x0, x21
  40fa74:	bl	416bb4 <ferror@plt+0x14584>
  40fa78:	mov	x4, x25
  40fa7c:	add	x3, x20, w26, sxtw
  40fa80:	mov	x2, x21
  40fa84:	mov	w1, w24
  40fa88:	mov	x0, x27
  40fa8c:	bl	40ebbc <ferror@plt+0xc58c>
  40fa90:	mov	x0, x21
  40fa94:	bl	416cd0 <ferror@plt+0x146a0>
  40fa98:	mov	w1, w22
  40fa9c:	mov	x0, x19
  40faa0:	bl	40eb6c <ferror@plt+0xc53c>
  40faa4:	mov	x27, x0
  40faa8:	cbz	x0, 40fad8 <ferror@plt+0xd4a8>
  40faac:	mov	w1, #0x5b                  	// #91
  40fab0:	mov	x0, x21
  40fab4:	bl	416bb4 <ferror@plt+0x14584>
  40fab8:	mov	x4, x25
  40fabc:	add	x3, x20, w26, sxtw
  40fac0:	mov	x2, x21
  40fac4:	mov	w1, w24
  40fac8:	mov	x0, x27
  40facc:	bl	40ebbc <ferror@plt+0xc58c>
  40fad0:	mov	x0, x21
  40fad4:	bl	416cd0 <ferror@plt+0x146a0>
  40fad8:	ldrb	w1, [x20, w26, sxtw]
  40fadc:	cbz	w1, 40fb5c <ferror@plt+0xd52c>
  40fae0:	mov	x0, x19
  40fae4:	bl	40eb6c <ferror@plt+0xc53c>
  40fae8:	mov	x27, x0
  40faec:	mov	x0, x19
  40faf0:	bl	4023e0 <free@plt>
  40faf4:	add	w3, w26, #0x1
  40faf8:	cbz	x27, 40fb88 <ferror@plt+0xd558>
  40fafc:	mov	x19, x27
  40fb00:	ldr	x27, [sp, #80]
  40fb04:	b	40f9cc <ferror@plt+0xd39c>
  40fb08:	add	w3, w3, w0
  40fb0c:	add	x4, sp, #0x68
  40fb10:	add	x3, x20, w3, sxtw
  40fb14:	add	x2, sp, #0x70
  40fb18:	mov	x0, x19
  40fb1c:	bl	40ebbc <ferror@plt+0xc58c>
  40fb20:	ldp	x21, x22, [sp, #32]
  40fb24:	ldp	x23, x24, [sp, #48]
  40fb28:	ldp	x25, x26, [sp, #64]
  40fb2c:	add	x0, sp, #0x70
  40fb30:	bl	416b08 <ferror@plt+0x144d8>
  40fb34:	ldr	x0, [sp, #104]
  40fb38:	ldp	x19, x20, [sp, #16]
  40fb3c:	ldp	x29, x30, [sp], #128
  40fb40:	ret
  40fb44:	mov	x0, x19
  40fb48:	bl	4023e0 <free@plt>
  40fb4c:	ldp	x21, x22, [sp, #32]
  40fb50:	ldp	x23, x24, [sp, #48]
  40fb54:	ldp	x25, x26, [sp, #64]
  40fb58:	b	40fb2c <ferror@plt+0xd4fc>
  40fb5c:	add	x1, sp, #0x68
  40fb60:	mov	x0, x19
  40fb64:	bl	40e900 <ferror@plt+0xc2d0>
  40fb68:	ldp	x21, x22, [sp, #32]
  40fb6c:	ldp	x23, x24, [sp, #48]
  40fb70:	ldp	x25, x26, [sp, #64]
  40fb74:	ldr	x27, [sp, #80]
  40fb78:	b	40fb2c <ferror@plt+0xd4fc>
  40fb7c:	str	x27, [sp, #80]
  40fb80:	mov	w26, w24
  40fb84:	b	40fa14 <ferror@plt+0xd3e4>
  40fb88:	ldp	x21, x22, [sp, #32]
  40fb8c:	ldp	x23, x24, [sp, #48]
  40fb90:	ldp	x25, x26, [sp, #64]
  40fb94:	ldr	x27, [sp, #80]
  40fb98:	b	40fb2c <ferror@plt+0xd4fc>
  40fb9c:	stp	x29, x30, [sp, #-64]!
  40fba0:	mov	x29, sp
  40fba4:	stp	x19, x20, [sp, #16]
  40fba8:	stp	x21, x22, [sp, #32]
  40fbac:	stp	x23, x24, [sp, #48]
  40fbb0:	mov	x22, x0
  40fbb4:	mov	x24, x1
  40fbb8:	mov	x21, x2
  40fbbc:	mov	x23, x3
  40fbc0:	mov	x20, x4
  40fbc4:	add	x0, x4, #0xa
  40fbc8:	add	x0, x0, x2
  40fbcc:	bl	4021a0 <malloc@plt>
  40fbd0:	mov	x19, x0
  40fbd4:	cbz	x0, 40fc4c <ferror@plt+0xd61c>
  40fbd8:	add	x2, x20, #0x9
  40fbdc:	add	x0, x0, x2
  40fbe0:	str	x0, [x19]
  40fbe4:	mov	x2, x21
  40fbe8:	mov	x1, x24
  40fbec:	bl	401fe0 <memcpy@plt>
  40fbf0:	mov	x0, x19
  40fbf4:	ldr	x1, [x0], #8
  40fbf8:	strb	wzr, [x1, x21]
  40fbfc:	mov	x2, x20
  40fc00:	mov	x1, x23
  40fc04:	bl	401fe0 <memcpy@plt>
  40fc08:	add	x20, x19, x20
  40fc0c:	strb	wzr, [x20, #8]
  40fc10:	mov	x1, x19
  40fc14:	ldr	x0, [x22]
  40fc18:	bl	40ca00 <ferror@plt+0xa3d0>
  40fc1c:	mov	x20, x0
  40fc20:	cbz	x0, 40fc40 <ferror@plt+0xd610>
  40fc24:	str	x0, [x22]
  40fc28:	mov	x0, x20
  40fc2c:	ldp	x19, x20, [sp, #16]
  40fc30:	ldp	x21, x22, [sp, #32]
  40fc34:	ldp	x23, x24, [sp, #48]
  40fc38:	ldp	x29, x30, [sp], #64
  40fc3c:	ret
  40fc40:	mov	x0, x19
  40fc44:	bl	4023e0 <free@plt>
  40fc48:	b	40fc28 <ferror@plt+0xd5f8>
  40fc4c:	mov	x20, x0
  40fc50:	b	40fc28 <ferror@plt+0xd5f8>
  40fc54:	stp	x29, x30, [sp, #-48]!
  40fc58:	mov	x29, sp
  40fc5c:	stp	x19, x20, [sp, #16]
  40fc60:	str	x21, [sp, #32]
  40fc64:	mov	x20, x0
  40fc68:	ldr	x0, [x0]
  40fc6c:	bl	40c9f8 <ferror@plt+0xa3c8>
  40fc70:	ldr	x21, [x0, #16]
  40fc74:	mov	x19, x21
  40fc78:	cbz	x19, 40fca4 <ferror@plt+0xd674>
  40fc7c:	mov	x0, x19
  40fc80:	bl	40ccb0 <ferror@plt+0xa680>
  40fc84:	ldr	x1, [x20, #16]
  40fc88:	bl	402370 <strcmp@plt>
  40fc8c:	cbz	w0, 40fcb8 <ferror@plt+0xd688>
  40fc90:	ldr	x19, [x19]
  40fc94:	cmp	x19, x21
  40fc98:	b.ne	40fc78 <ferror@plt+0xd648>  // b.any
  40fc9c:	mov	w0, #0x0                   	// #0
  40fca0:	b	40fca8 <ferror@plt+0xd678>
  40fca4:	mov	w0, #0x0                   	// #0
  40fca8:	ldp	x19, x20, [sp, #16]
  40fcac:	ldr	x21, [sp, #32]
  40fcb0:	ldp	x29, x30, [sp], #48
  40fcb4:	ret
  40fcb8:	mov	w0, #0x1                   	// #1
  40fcbc:	b	40fca8 <ferror@plt+0xd678>
  40fcc0:	stp	x29, x30, [sp, #-128]!
  40fcc4:	mov	x29, sp
  40fcc8:	stp	x19, x20, [sp, #16]
  40fccc:	str	x0, [sp, #104]
  40fcd0:	str	x1, [sp, #112]
  40fcd4:	str	x2, [sp, #120]
  40fcd8:	cbz	x4, 40fe00 <ferror@plt+0xd7d0>
  40fcdc:	stp	x23, x24, [sp, #48]
  40fce0:	mov	x24, x3
  40fce4:	mov	x20, x4
  40fce8:	add	x1, x4, x4, lsl #1
  40fcec:	add	x0, x1, #0x13
  40fcf0:	mov	x2, #0xcccccccccccccccc    	// #-3689348814741910324
  40fcf4:	movk	x2, #0xcccd
  40fcf8:	umulh	x0, x0, x2
  40fcfc:	lsr	x0, x0, #4
  40fd00:	add	x0, x0, x0, lsl #1
  40fd04:	sub	x1, x1, #0x3
  40fd08:	add	x0, x0, x1
  40fd0c:	bl	4021a0 <malloc@plt>
  40fd10:	mov	x19, x0
  40fd14:	cbz	x0, 40fe2c <ferror@plt+0xd7fc>
  40fd18:	stp	x25, x26, [sp, #64]
  40fd1c:	mov	w25, w20
  40fd20:	cmp	w20, #0x0
  40fd24:	b.le	40fdc4 <ferror@plt+0xd794>
  40fd28:	stp	x21, x22, [sp, #32]
  40fd2c:	stp	x27, x28, [sp, #80]
  40fd30:	mov	x21, #0x0                   	// #0
  40fd34:	mov	w20, #0x0                   	// #0
  40fd38:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  40fd3c:	add	x23, x0, #0x798
  40fd40:	sub	w28, w25, #0x1
  40fd44:	mov	w27, #0x3a                  	// #58
  40fd48:	mov	x26, #0xcccccccccccccccc    	// #-3689348814741910324
  40fd4c:	movk	x26, #0xcccd
  40fd50:	mov	w22, #0x90a                 	// #2314
  40fd54:	movk	w22, #0x9, lsl #16
  40fd58:	b	40fd78 <ferror@plt+0xd748>
  40fd5c:	str	w22, [x19, w2, sxtw]
  40fd60:	add	w20, w20, #0x6
  40fd64:	b	40fd6c <ferror@plt+0xd73c>
  40fd68:	mov	w20, w0
  40fd6c:	add	x21, x21, #0x1
  40fd70:	cmp	w25, w21
  40fd74:	b.le	40fdbc <ferror@plt+0xd78c>
  40fd78:	ldrb	w2, [x24, x21]
  40fd7c:	mov	x1, x23
  40fd80:	add	x0, x19, w20, sxtw
  40fd84:	bl	4020b0 <sprintf@plt>
  40fd88:	add	w0, w20, #0x2
  40fd8c:	cmp	w28, w21
  40fd90:	b.le	40fd68 <ferror@plt+0xd738>
  40fd94:	add	w2, w20, #0x3
  40fd98:	strb	w27, [x19, w0, sxtw]
  40fd9c:	add	x1, x21, #0x1
  40fda0:	umulh	x0, x1, x26
  40fda4:	lsr	x0, x0, #4
  40fda8:	add	x0, x0, x0, lsl #2
  40fdac:	cmp	x1, x0, lsl #2
  40fdb0:	b.eq	40fd5c <ferror@plt+0xd72c>  // b.none
  40fdb4:	mov	w20, w2
  40fdb8:	b	40fd6c <ferror@plt+0xd73c>
  40fdbc:	ldp	x21, x22, [sp, #32]
  40fdc0:	ldp	x27, x28, [sp, #80]
  40fdc4:	mov	x0, x19
  40fdc8:	bl	402020 <strlen@plt>
  40fdcc:	mov	x4, x0
  40fdd0:	mov	x3, x19
  40fdd4:	ldr	x2, [sp, #120]
  40fdd8:	ldr	x1, [sp, #112]
  40fddc:	ldr	x0, [sp, #104]
  40fde0:	bl	40fb9c <ferror@plt+0xd56c>
  40fde4:	mov	x20, x0
  40fde8:	mov	x0, x19
  40fdec:	bl	4023e0 <free@plt>
  40fdf0:	mov	x19, x20
  40fdf4:	ldp	x23, x24, [sp, #48]
  40fdf8:	ldp	x25, x26, [sp, #64]
  40fdfc:	b	40fe1c <ferror@plt+0xd7ec>
  40fe00:	mov	x4, #0x0                   	// #0
  40fe04:	mov	x3, #0x0                   	// #0
  40fe08:	ldr	x2, [sp, #120]
  40fe0c:	ldr	x1, [sp, #112]
  40fe10:	ldr	x0, [sp, #104]
  40fe14:	bl	40fb9c <ferror@plt+0xd56c>
  40fe18:	mov	x19, x0
  40fe1c:	mov	x0, x19
  40fe20:	ldp	x19, x20, [sp, #16]
  40fe24:	ldp	x29, x30, [sp], #128
  40fe28:	ret
  40fe2c:	ldp	x23, x24, [sp, #48]
  40fe30:	b	40fe1c <ferror@plt+0xd7ec>
  40fe34:	ldrb	w2, [x0, #96]
  40fe38:	bfxil	w2, w1, #0, #1
  40fe3c:	strb	w2, [x0, #96]
  40fe40:	ret
  40fe44:	tst	w1, #0xff
  40fe48:	cset	w1, ne  // ne = any
  40fe4c:	add	w1, w1, #0x1
  40fe50:	str	w1, [x0, #92]
  40fe54:	ret
  40fe58:	ldrb	w2, [x0, #96]
  40fe5c:	bfi	w2, w1, #2, #1
  40fe60:	strb	w2, [x0, #96]
  40fe64:	ret
  40fe68:	stp	x29, x30, [sp, #-32]!
  40fe6c:	mov	x29, sp
  40fe70:	str	x19, [sp, #16]
  40fe74:	mov	x19, x0
  40fe78:	ldr	w0, [x0, #92]
  40fe7c:	cbz	w0, 40fe98 <ferror@plt+0xd868>
  40fe80:	ldr	w0, [x19, #92]
  40fe84:	cmp	w0, #0x2
  40fe88:	cset	w0, eq  // eq = none
  40fe8c:	ldr	x19, [sp, #16]
  40fe90:	ldp	x29, x30, [sp], #32
  40fe94:	ret
  40fe98:	ldr	x1, [x19, #16]
  40fe9c:	ldr	x0, [x19]
  40fea0:	bl	40c0cc <ferror@plt+0x9a9c>
  40fea4:	ands	w0, w0, #0xff
  40fea8:	cset	w0, ne  // ne = any
  40feac:	add	w0, w0, #0x1
  40feb0:	str	w0, [x19, #92]
  40feb4:	b	40fe80 <ferror@plt+0xd850>
  40feb8:	cbz	x0, 40fec8 <ferror@plt+0xd898>
  40febc:	ldr	w1, [x0, #84]
  40fec0:	add	w1, w1, #0x1
  40fec4:	str	w1, [x0, #84]
  40fec8:	ret
  40fecc:	stp	x29, x30, [sp, #-80]!
  40fed0:	mov	x29, sp
  40fed4:	stp	x19, x20, [sp, #16]
  40fed8:	stp	x21, x22, [sp, #32]
  40fedc:	stp	x23, x24, [sp, #48]
  40fee0:	mov	x22, x0
  40fee4:	mov	x23, x1
  40fee8:	mov	x21, x3
  40feec:	mov	x19, x4
  40fef0:	mov	x20, x5
  40fef4:	mov	x24, x6
  40fef8:	bl	40beec <ferror@plt+0x98bc>
  40fefc:	cbnz	x0, 40ffc8 <ferror@plt+0xd998>
  40ff00:	cbz	x19, 40ffe4 <ferror@plt+0xd9b4>
  40ff04:	add	x20, x20, #0x2
  40ff08:	add	x20, x20, x21
  40ff0c:	lsl	x0, x20, #1
  40ff10:	add	x0, x0, #0x68
  40ff14:	bl	4021a0 <malloc@plt>
  40ff18:	mov	x19, x0
  40ff1c:	mov	w0, #0xfffffff4            	// #-12
  40ff20:	cbz	x19, 40ffb4 <ferror@plt+0xd984>
  40ff24:	str	x25, [sp, #64]
  40ff28:	stp	xzr, xzr, [x19]
  40ff2c:	stp	xzr, xzr, [x19, #16]
  40ff30:	stp	xzr, xzr, [x19, #32]
  40ff34:	stp	xzr, xzr, [x19, #48]
  40ff38:	stp	xzr, xzr, [x19, #64]
  40ff3c:	stp	xzr, xzr, [x19, #80]
  40ff40:	str	xzr, [x19, #96]
  40ff44:	mov	x0, x22
  40ff48:	bl	40ba84 <ferror@plt+0x9454>
  40ff4c:	mov	x25, x19
  40ff50:	str	x0, [x25], #104
  40ff54:	str	x25, [x19, #16]
  40ff58:	mov	x2, x20
  40ff5c:	mov	x1, x23
  40ff60:	mov	x0, x25
  40ff64:	bl	401fe0 <memcpy@plt>
  40ff68:	strb	wzr, [x25, x21]
  40ff6c:	ldr	x0, [x19, #16]
  40ff70:	add	x21, x21, #0x1
  40ff74:	add	x21, x0, x21
  40ff78:	str	x21, [x19, #64]
  40ff7c:	add	x0, x0, x20
  40ff80:	str	x0, [x19, #8]
  40ff84:	mov	x2, x20
  40ff88:	mov	x1, x23
  40ff8c:	bl	401fe0 <memcpy@plt>
  40ff90:	mov	w0, #0x1                   	// #1
  40ff94:	str	w0, [x19, #84]
  40ff98:	ldr	x2, [x19, #8]
  40ff9c:	mov	x1, x19
  40ffa0:	mov	x0, x22
  40ffa4:	bl	40bf04 <ferror@plt+0x98d4>
  40ffa8:	str	x19, [x24]
  40ffac:	mov	w0, #0x0                   	// #0
  40ffb0:	ldr	x25, [sp, #64]
  40ffb4:	ldp	x19, x20, [sp, #16]
  40ffb8:	ldp	x21, x22, [sp, #32]
  40ffbc:	ldp	x23, x24, [sp, #48]
  40ffc0:	ldp	x29, x30, [sp], #80
  40ffc4:	ret
  40ffc8:	bl	40feb8 <ferror@plt+0xd888>
  40ffcc:	str	x0, [x24]
  40ffd0:	mov	w0, #0x0                   	// #0
  40ffd4:	b	40ffb4 <ferror@plt+0xd984>
  40ffd8:	mov	w0, #0xfffffff4            	// #-12
  40ffdc:	ldr	x25, [sp, #64]
  40ffe0:	b	40ffb4 <ferror@plt+0xd984>
  40ffe4:	str	x25, [sp, #64]
  40ffe8:	add	x25, x21, #0x1
  40ffec:	add	x0, x21, #0x69
  40fff0:	bl	4021a0 <malloc@plt>
  40fff4:	mov	x19, x0
  40fff8:	cbz	x0, 40ffd8 <ferror@plt+0xd9a8>
  40fffc:	stp	xzr, xzr, [x19]
  410000:	stp	xzr, xzr, [x19, #16]
  410004:	stp	xzr, xzr, [x19, #32]
  410008:	stp	xzr, xzr, [x19, #48]
  41000c:	stp	xzr, xzr, [x19, #64]
  410010:	stp	xzr, xzr, [x19, #80]
  410014:	str	xzr, [x19, #96]
  410018:	mov	x0, x22
  41001c:	bl	40ba84 <ferror@plt+0x9454>
  410020:	mov	x20, x19
  410024:	str	x0, [x20], #104
  410028:	str	x20, [x19, #16]
  41002c:	mov	x2, x25
  410030:	mov	x1, x23
  410034:	mov	x0, x20
  410038:	bl	401fe0 <memcpy@plt>
  41003c:	str	x20, [x19, #8]
  410040:	str	xzr, [x19, #64]
  410044:	b	40ff90 <ferror@plt+0xd960>
  410048:	mov	x12, #0x1040                	// #4160
  41004c:	sub	sp, sp, x12
  410050:	stp	x29, x30, [sp]
  410054:	mov	x29, sp
  410058:	stp	x19, x20, [sp, #16]
  41005c:	mov	x20, x0
  410060:	cmp	x1, #0x0
  410064:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  410068:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  41006c:	b.eq	4100c8 <ferror@plt+0xda98>  // b.none
  410070:	str	x21, [sp, #32]
  410074:	mov	x0, x1
  410078:	mov	x21, x2
  41007c:	add	x19, sp, #0x38
  410080:	add	x2, sp, #0x1, lsl #12
  410084:	add	x2, x2, #0x38
  410088:	mov	x1, x19
  41008c:	bl	40b1a4 <ferror@plt+0x8b74>
  410090:	mov	x6, x21
  410094:	mov	x5, #0x0                   	// #0
  410098:	mov	x4, #0x0                   	// #0
  41009c:	ldr	x3, [sp, #4152]
  4100a0:	mov	x2, x19
  4100a4:	mov	x1, x19
  4100a8:	mov	x0, x20
  4100ac:	bl	40fecc <ferror@plt+0xd89c>
  4100b0:	ldr	x21, [sp, #32]
  4100b4:	ldp	x19, x20, [sp, #16]
  4100b8:	ldp	x29, x30, [sp]
  4100bc:	mov	x12, #0x1040                	// #4160
  4100c0:	add	sp, sp, x12
  4100c4:	ret
  4100c8:	mov	w0, #0xfffffffe            	// #-2
  4100cc:	b	4100b4 <ferror@plt+0xda84>
  4100d0:	mov	x12, #0x1050                	// #4176
  4100d4:	sub	sp, sp, x12
  4100d8:	stp	x29, x30, [sp]
  4100dc:	mov	x29, sp
  4100e0:	stp	x19, x20, [sp, #16]
  4100e4:	stp	x21, x22, [sp, #32]
  4100e8:	stp	x23, x24, [sp, #48]
  4100ec:	str	x25, [sp, #64]
  4100f0:	mov	x24, x0
  4100f4:	mov	x22, x1
  4100f8:	mov	x21, x2
  4100fc:	mov	x25, x3
  410100:	mov	x0, x2
  410104:	bl	402020 <strlen@plt>
  410108:	mov	x19, x0
  41010c:	mov	x0, x22
  410110:	bl	402020 <strlen@plt>
  410114:	add	x1, x19, x0
  410118:	add	x1, x1, #0x2
  41011c:	cmp	x1, #0x1, lsl #12
  410120:	b.hi	4101a0 <ferror@plt+0xdb70>  // b.pmore
  410124:	mov	x23, x0
  410128:	add	x20, sp, #0x50
  41012c:	mov	x2, x19
  410130:	mov	x1, x21
  410134:	mov	x0, x20
  410138:	bl	401fe0 <memcpy@plt>
  41013c:	add	x0, x19, #0x1
  410140:	add	x2, x23, #0x1
  410144:	mov	x1, x22
  410148:	add	x0, x20, x0
  41014c:	bl	401fe0 <memcpy@plt>
  410150:	mov	w0, #0x5c                  	// #92
  410154:	strb	w0, [x20, x19]
  410158:	mov	x6, x25
  41015c:	mov	x5, x23
  410160:	mov	x4, x22
  410164:	mov	x3, x19
  410168:	mov	x2, x21
  41016c:	mov	x1, x20
  410170:	mov	x0, x24
  410174:	bl	40fecc <ferror@plt+0xd89c>
  410178:	cmp	w0, #0x0
  41017c:	csel	w0, w0, wzr, le
  410180:	ldp	x19, x20, [sp, #16]
  410184:	ldp	x21, x22, [sp, #32]
  410188:	ldp	x23, x24, [sp, #48]
  41018c:	ldr	x25, [sp, #64]
  410190:	ldp	x29, x30, [sp]
  410194:	mov	x12, #0x1050                	// #4176
  410198:	add	sp, sp, x12
  41019c:	ret
  4101a0:	mov	w0, #0xffffffdc            	// #-36
  4101a4:	b	410180 <ferror@plt+0xdb50>
  4101a8:	mov	x12, #0x10d0                	// #4304
  4101ac:	sub	sp, sp, x12
  4101b0:	stp	x29, x30, [sp, #16]
  4101b4:	add	x29, sp, #0x10
  4101b8:	stp	x19, x20, [sp, #32]
  4101bc:	cmp	x1, #0x0
  4101c0:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4101c4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4101c8:	b.eq	41036c <ferror@plt+0xdd3c>  // b.none
  4101cc:	stp	x21, x22, [sp, #48]
  4101d0:	mov	x21, x0
  4101d4:	mov	x20, x1
  4101d8:	mov	x22, x2
  4101dc:	mov	x0, x1
  4101e0:	bl	40b5c4 <ferror@plt+0x8f94>
  4101e4:	mov	x19, x0
  4101e8:	cbz	x0, 410374 <ferror@plt+0xdd44>
  4101ec:	add	x2, sp, #0x1, lsl #12
  4101f0:	add	x2, x2, #0x48
  4101f4:	mov	x1, x0
  4101f8:	mov	w0, #0x0                   	// #0
  4101fc:	bl	4025b0 <__xstat@plt>
  410200:	tbnz	w0, #31, 410278 <ferror@plt+0xdc48>
  410204:	add	x2, sp, #0x40
  410208:	add	x1, sp, #0x48
  41020c:	mov	x0, x20
  410210:	bl	40b1f8 <ferror@plt+0x8bc8>
  410214:	cbz	x0, 410298 <ferror@plt+0xdc68>
  410218:	add	x1, sp, #0x48
  41021c:	mov	x0, x21
  410220:	bl	40beec <ferror@plt+0x98bc>
  410224:	mov	x1, x0
  410228:	str	x0, [sp, #4296]
  41022c:	cbz	x0, 410318 <ferror@plt+0xdce8>
  410230:	ldr	x0, [x0, #24]
  410234:	cbz	x0, 4102ac <ferror@plt+0xdc7c>
  410238:	mov	x1, x19
  41023c:	bl	402370 <strcmp@plt>
  410240:	cbnz	w0, 4102b4 <ferror@plt+0xdc84>
  410244:	mov	x0, x19
  410248:	bl	4023e0 <free@plt>
  41024c:	ldr	x0, [sp, #4296]
  410250:	bl	40feb8 <ferror@plt+0xd888>
  410254:	str	x0, [x22]
  410258:	mov	w20, #0x0                   	// #0
  41025c:	ldp	x21, x22, [sp, #48]
  410260:	mov	w0, w20
  410264:	ldp	x19, x20, [sp, #32]
  410268:	ldp	x29, x30, [sp, #16]
  41026c:	mov	x12, #0x10d0                	// #4304
  410270:	add	sp, sp, x12
  410274:	ret
  410278:	bl	402580 <__errno_location@plt>
  41027c:	ldr	w0, [x0]
  410280:	neg	w20, w0
  410284:	bl	402270 <strerror@plt>
  410288:	mov	x0, x19
  41028c:	bl	4023e0 <free@plt>
  410290:	ldp	x21, x22, [sp, #48]
  410294:	b	410260 <ferror@plt+0xdc30>
  410298:	mov	x0, x19
  41029c:	bl	4023e0 <free@plt>
  4102a0:	mov	w20, #0xfffffffe            	// #-2
  4102a4:	ldp	x21, x22, [sp, #48]
  4102a8:	b	410260 <ferror@plt+0xdc30>
  4102ac:	str	x19, [x1, #24]
  4102b0:	b	41024c <ferror@plt+0xdc1c>
  4102b4:	mov	x0, x21
  4102b8:	bl	40ba98 <ferror@plt+0x9468>
  4102bc:	cmp	w0, #0x2
  4102c0:	b.gt	4102d8 <ferror@plt+0xdca8>
  4102c4:	mov	x0, x19
  4102c8:	bl	4023e0 <free@plt>
  4102cc:	mov	w20, #0xffffffef            	// #-17
  4102d0:	ldp	x21, x22, [sp, #48]
  4102d4:	b	410260 <ferror@plt+0xdc30>
  4102d8:	ldr	x0, [sp, #4296]
  4102dc:	ldr	x0, [x0, #24]
  4102e0:	str	x0, [sp]
  4102e4:	mov	x7, x19
  4102e8:	add	x6, sp, #0x48
  4102ec:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  4102f0:	add	x5, x5, #0x7a0
  4102f4:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  4102f8:	add	x4, x4, #0xd58
  4102fc:	mov	w3, #0x1ac                 	// #428
  410300:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  410304:	add	x2, x2, #0x7f8
  410308:	mov	w1, #0x3                   	// #3
  41030c:	mov	x0, x21
  410310:	bl	40b9f8 <ferror@plt+0x93c8>
  410314:	b	4102c4 <ferror@plt+0xdc94>
  410318:	add	x1, sp, #0x48
  41031c:	add	x6, sp, #0x1, lsl #12
  410320:	add	x6, x6, #0xc8
  410324:	mov	x5, #0x0                   	// #0
  410328:	mov	x4, #0x0                   	// #0
  41032c:	ldr	x3, [sp, #64]
  410330:	mov	x2, x1
  410334:	mov	x0, x21
  410338:	bl	40fecc <ferror@plt+0xd89c>
  41033c:	mov	w20, w0
  410340:	tbnz	w0, #31, 41035c <ferror@plt+0xdd2c>
  410344:	ldr	x0, [sp, #4296]
  410348:	str	x19, [x0, #24]
  41034c:	str	x0, [x22]
  410350:	mov	w20, #0x0                   	// #0
  410354:	ldp	x21, x22, [sp, #48]
  410358:	b	410260 <ferror@plt+0xdc30>
  41035c:	mov	x0, x19
  410360:	bl	4023e0 <free@plt>
  410364:	ldp	x21, x22, [sp, #48]
  410368:	b	410260 <ferror@plt+0xdc30>
  41036c:	mov	w20, #0xfffffffe            	// #-2
  410370:	b	410260 <ferror@plt+0xdc30>
  410374:	mov	w20, #0xfffffff4            	// #-12
  410378:	ldp	x21, x22, [sp, #48]
  41037c:	b	410260 <ferror@plt+0xdc30>
  410380:	stp	x29, x30, [sp, #-32]!
  410384:	mov	x29, sp
  410388:	str	x19, [sp, #16]
  41038c:	mov	x19, x0
  410390:	cbz	x0, 4103ac <ferror@plt+0xdd7c>
  410394:	ldr	x0, [x19, #16]
  410398:	bl	4106e4 <ferror@plt+0xe0b4>
  41039c:	mov	x0, x19
  4103a0:	bl	40cb34 <ferror@plt+0xa504>
  4103a4:	mov	x19, x0
  4103a8:	cbnz	x0, 410394 <ferror@plt+0xdd64>
  4103ac:	mov	w0, #0x0                   	// #0
  4103b0:	ldr	x19, [sp, #16]
  4103b4:	ldp	x29, x30, [sp], #32
  4103b8:	ret
  4103bc:	mov	x12, #0x1090                	// #4240
  4103c0:	sub	sp, sp, x12
  4103c4:	stp	x29, x30, [sp, #16]
  4103c8:	add	x29, sp, #0x10
  4103cc:	stp	x19, x20, [sp, #32]
  4103d0:	stp	x21, x22, [sp, #48]
  4103d4:	mov	x22, x0
  4103d8:	ldrb	w0, [x0, #88]
  4103dc:	tbnz	w0, #0, 410458 <ferror@plt+0xde28>
  4103e0:	mov	x19, x1
  4103e4:	ldr	x21, [x22, #32]
  4103e8:	cbnz	x21, 410478 <ferror@plt+0xde48>
  4103ec:	stp	x23, x24, [sp, #64]
  4103f0:	stp	x25, x26, [sp, #80]
  4103f4:	ldr	x25, [x22]
  4103f8:	ldrb	w0, [x22, #88]
  4103fc:	orr	w0, w0, #0x1
  410400:	strb	w0, [x22, #88]
  410404:	mov	w1, #0x3a                  	// #58
  410408:	mov	x0, x19
  41040c:	bl	402410 <strchr@plt>
  410410:	mov	x24, x0
  410414:	mov	w20, #0x0                   	// #0
  410418:	cbz	x0, 4106c8 <ferror@plt+0xe098>
  41041c:	stp	x27, x28, [sp, #96]
  410420:	strb	wzr, [x0]
  410424:	ldr	x0, [x22]
  410428:	bl	40ba7c <ferror@plt+0x944c>
  41042c:	mov	x27, x0
  410430:	str	x0, [sp, #120]
  410434:	bl	402020 <strlen@plt>
  410438:	mov	x23, x0
  41043c:	add	x26, x0, #0x2
  410440:	cmp	x26, #0xfff
  410444:	b.ls	4104a4 <ferror@plt+0xde74>  // b.plast
  410448:	ldp	x23, x24, [sp, #64]
  41044c:	ldp	x25, x26, [sp, #80]
  410450:	ldp	x27, x28, [sp, #96]
  410454:	b	41045c <ferror@plt+0xde2c>
  410458:	ldr	w20, [x22, #80]
  41045c:	mov	w0, w20
  410460:	ldp	x19, x20, [sp, #32]
  410464:	ldp	x21, x22, [sp, #48]
  410468:	ldp	x29, x30, [sp, #16]
  41046c:	mov	x12, #0x1090                	// #4240
  410470:	add	sp, sp, x12
  410474:	ret
  410478:	stp	x23, x24, [sp, #64]
  41047c:	stp	x25, x26, [sp, #80]
  410480:	stp	x27, x28, [sp, #96]
  410484:	adrp	x3, 41b000 <ferror@plt+0x189d0>
  410488:	add	x3, x3, #0xc40
  41048c:	mov	w2, #0x95                  	// #149
  410490:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  410494:	add	x1, x1, #0x7f8
  410498:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  41049c:	add	x0, x0, #0x818
  4104a0:	bl	402570 <__assert_fail@plt>
  4104a4:	add	x20, sp, #0x90
  4104a8:	mov	x2, x0
  4104ac:	mov	x1, x27
  4104b0:	mov	x0, x20
  4104b4:	bl	401fe0 <memcpy@plt>
  4104b8:	mov	w0, #0x2f                  	// #47
  4104bc:	strb	w0, [x20, x23]
  4104c0:	add	x23, x23, #0x1
  4104c4:	strb	wzr, [x20, x23]
  4104c8:	ldr	x0, [x22, #24]
  4104cc:	cbz	x0, 41050c <ferror@plt+0xdedc>
  4104d0:	add	x2, sp, #0x88
  4104d4:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4104d8:	add	x1, x1, #0xd90
  4104dc:	add	x0, x24, #0x1
  4104e0:	bl	402180 <strtok_r@plt>
  4104e4:	mov	x19, x0
  4104e8:	cbz	x0, 4106a4 <ferror@plt+0xe074>
  4104ec:	mov	w24, #0x0                   	// #0
  4104f0:	mov	w20, #0x0                   	// #0
  4104f4:	add	x0, sp, #0x90
  4104f8:	add	x23, x0, x23
  4104fc:	str	x0, [sp, #112]
  410500:	add	x27, sp, #0x80
  410504:	add	x28, sp, #0x88
  410508:	b	4105c8 <ferror@plt+0xdf98>
  41050c:	ldrb	w0, [x19]
  410510:	cmp	w0, #0x2f
  410514:	b.eq	410548 <ferror@plt+0xdf18>  // b.none
  410518:	mov	x0, x19
  41051c:	bl	402020 <strlen@plt>
  410520:	add	x1, x26, x0
  410524:	mov	w20, #0x0                   	// #0
  410528:	cmp	x1, #0xfff
  41052c:	b.hi	4106d4 <ferror@plt+0xe0a4>  // b.pmore
  410530:	add	x3, sp, #0x90
  410534:	add	x2, x0, #0x1
  410538:	mov	x1, x19
  41053c:	mov	x19, x3
  410540:	add	x0, x3, x23
  410544:	bl	401fe0 <memcpy@plt>
  410548:	mov	x0, x19
  41054c:	bl	402250 <strdup@plt>
  410550:	str	x0, [x22, #24]
  410554:	cbnz	x0, 4104d0 <ferror@plt+0xdea0>
  410558:	mov	w20, #0x0                   	// #0
  41055c:	ldp	x23, x24, [sp, #64]
  410560:	ldp	x25, x26, [sp, #80]
  410564:	ldp	x27, x28, [sp, #96]
  410568:	b	41045c <ferror@plt+0xde2c>
  41056c:	add	x2, x0, #0x1
  410570:	mov	x1, x19
  410574:	mov	x0, x23
  410578:	bl	401fe0 <memcpy@plt>
  41057c:	ldr	x19, [sp, #112]
  410580:	mov	x2, x27
  410584:	mov	x1, x19
  410588:	mov	x0, x25
  41058c:	bl	4101a8 <ferror@plt+0xdb78>
  410590:	mov	w20, w0
  410594:	tbnz	w0, #31, 410654 <ferror@plt+0xe024>
  410598:	ldr	x1, [sp, #128]
  41059c:	mov	x0, x21
  4105a0:	bl	40cae0 <ferror@plt+0xa4b0>
  4105a4:	mov	x21, x0
  4105a8:	add	w24, w24, #0x1
  4105ac:	mov	x2, x28
  4105b0:	adrp	x1, 419000 <ferror@plt+0x169d0>
  4105b4:	add	x1, x1, #0xd90
  4105b8:	mov	x0, #0x0                   	// #0
  4105bc:	bl	402180 <strtok_r@plt>
  4105c0:	mov	x19, x0
  4105c4:	cbz	x0, 4106ac <ferror@plt+0xe07c>
  4105c8:	str	xzr, [sp, #128]
  4105cc:	ldrb	w0, [x19]
  4105d0:	cmp	w0, #0x2f
  4105d4:	b.eq	410580 <ferror@plt+0xdf50>  // b.none
  4105d8:	mov	x0, x19
  4105dc:	bl	402020 <strlen@plt>
  4105e0:	add	x1, x26, x0
  4105e4:	cmp	x1, #0xfff
  4105e8:	b.ls	41056c <ferror@plt+0xdf3c>  // b.plast
  4105ec:	mov	x0, x25
  4105f0:	bl	40ba98 <ferror@plt+0x9468>
  4105f4:	cmp	w0, #0x2
  4105f8:	b.gt	410620 <ferror@plt+0xdff0>
  4105fc:	mov	x0, x21
  410600:	bl	410380 <ferror@plt+0xdd50>
  410604:	ldrb	w0, [x22, #88]
  410608:	and	w0, w0, #0xfffffffe
  41060c:	strb	w0, [x22, #88]
  410610:	ldp	x23, x24, [sp, #64]
  410614:	ldp	x25, x26, [sp, #80]
  410618:	ldp	x27, x28, [sp, #96]
  41061c:	b	41045c <ferror@plt+0xde2c>
  410620:	mov	x7, x19
  410624:	ldr	x6, [sp, #120]
  410628:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  41062c:	add	x5, x5, #0x830
  410630:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  410634:	add	x4, x4, #0xd38
  410638:	mov	w3, #0xb8                  	// #184
  41063c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  410640:	add	x2, x2, #0x7f8
  410644:	mov	w1, #0x3                   	// #3
  410648:	mov	x0, x25
  41064c:	bl	40b9f8 <ferror@plt+0x93c8>
  410650:	b	4105fc <ferror@plt+0xdfcc>
  410654:	mov	x0, x25
  410658:	bl	40ba98 <ferror@plt+0x9468>
  41065c:	cmp	w0, #0x2
  410660:	b.le	4105fc <ferror@plt+0xdfcc>
  410664:	neg	w0, w20
  410668:	bl	402270 <strerror@plt>
  41066c:	str	x0, [sp]
  410670:	mov	x7, x19
  410674:	mov	x6, x25
  410678:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  41067c:	add	x5, x5, #0x858
  410680:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  410684:	add	x4, x4, #0xd38
  410688:	mov	w3, #0xbf                  	// #191
  41068c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  410690:	add	x2, x2, #0x7f8
  410694:	mov	w1, #0x3                   	// #3
  410698:	mov	x0, x25
  41069c:	bl	40b9f8 <ferror@plt+0x93c8>
  4106a0:	b	4105fc <ferror@plt+0xdfcc>
  4106a4:	mov	x21, x0
  4106a8:	mov	w24, #0x0                   	// #0
  4106ac:	str	x21, [x22, #32]
  4106b0:	str	w24, [x22, #80]
  4106b4:	mov	w20, w24
  4106b8:	ldp	x23, x24, [sp, #64]
  4106bc:	ldp	x25, x26, [sp, #80]
  4106c0:	ldp	x27, x28, [sp, #96]
  4106c4:	b	41045c <ferror@plt+0xde2c>
  4106c8:	ldp	x23, x24, [sp, #64]
  4106cc:	ldp	x25, x26, [sp, #80]
  4106d0:	b	41045c <ferror@plt+0xde2c>
  4106d4:	ldp	x23, x24, [sp, #64]
  4106d8:	ldp	x25, x26, [sp, #80]
  4106dc:	ldp	x27, x28, [sp, #96]
  4106e0:	b	41045c <ferror@plt+0xde2c>
  4106e4:	stp	x29, x30, [sp, #-32]!
  4106e8:	mov	x29, sp
  4106ec:	str	x19, [sp, #16]
  4106f0:	mov	x19, x0
  4106f4:	cbz	x0, 41070c <ferror@plt+0xe0dc>
  4106f8:	ldr	w0, [x0, #84]
  4106fc:	sub	w0, w0, #0x1
  410700:	str	w0, [x19, #84]
  410704:	cmp	w0, #0x0
  410708:	b.le	41071c <ferror@plt+0xe0ec>
  41070c:	mov	x0, x19
  410710:	ldr	x19, [sp, #16]
  410714:	ldp	x29, x30, [sp], #32
  410718:	ret
  41071c:	ldr	x2, [x19, #8]
  410720:	mov	x1, x19
  410724:	ldr	x0, [x19]
  410728:	bl	40bf28 <ferror@plt+0x98f8>
  41072c:	ldr	x0, [x19, #32]
  410730:	bl	410380 <ferror@plt+0xdd50>
  410734:	ldr	x0, [x19, #72]
  410738:	cbz	x0, 410740 <ferror@plt+0xe110>
  41073c:	bl	4138f0 <ferror@plt+0x112c0>
  410740:	ldr	x0, [x19]
  410744:	bl	40c740 <ferror@plt+0xa110>
  410748:	ldr	x0, [x19, #40]
  41074c:	bl	4023e0 <free@plt>
  410750:	ldr	x0, [x19, #24]
  410754:	bl	4023e0 <free@plt>
  410758:	mov	x0, x19
  41075c:	bl	4023e0 <free@plt>
  410760:	mov	x19, #0x0                   	// #0
  410764:	b	41070c <ferror@plt+0xe0dc>
  410768:	mov	x12, #0x1030                	// #4144
  41076c:	sub	sp, sp, x12
  410770:	stp	x29, x30, [sp]
  410774:	mov	x29, sp
  410778:	stp	x19, x20, [sp, #16]
  41077c:	str	x21, [sp, #32]
  410780:	mov	x21, x0
  410784:	cmp	x0, #0x0
  410788:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  41078c:	b.eq	4108d8 <ferror@plt+0xe2a8>  // b.none
  410790:	mov	x0, x1
  410794:	mov	x19, x2
  410798:	cbz	x2, 4107f0 <ferror@plt+0xe1c0>
  41079c:	ldr	x1, [x2]
  4107a0:	cbnz	x1, 4107f0 <ferror@plt+0xe1c0>
  4107a4:	mov	x2, #0x0                   	// #0
  4107a8:	add	x1, sp, #0x30
  4107ac:	bl	40b05c <ferror@plt+0x8a2c>
  4107b0:	tbnz	w0, #31, 4108e0 <ferror@plt+0xe2b0>
  4107b4:	mov	x2, x19
  4107b8:	add	x1, sp, #0x30
  4107bc:	mov	x0, x21
  4107c0:	bl	40c280 <ferror@plt+0x9c50>
  4107c4:	mov	w20, w0
  4107c8:	tbnz	w0, #31, 4108c8 <ferror@plt+0xe298>
  4107cc:	ldr	x0, [x19]
  4107d0:	cbz	x0, 410830 <ferror@plt+0xe200>
  4107d4:	mov	w0, w20
  4107d8:	ldp	x19, x20, [sp, #16]
  4107dc:	ldr	x21, [sp, #32]
  4107e0:	ldp	x29, x30, [sp]
  4107e4:	mov	x12, #0x1030                	// #4144
  4107e8:	add	sp, sp, x12
  4107ec:	ret
  4107f0:	mov	x0, x21
  4107f4:	bl	40ba98 <ferror@plt+0x9468>
  4107f8:	mov	w20, #0xffffffda            	// #-38
  4107fc:	cmp	w0, #0x2
  410800:	b.le	4107d4 <ferror@plt+0xe1a4>
  410804:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  410808:	add	x5, x5, #0x878
  41080c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  410810:	add	x4, x4, #0xd78
  410814:	mov	w3, #0x223                 	// #547
  410818:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  41081c:	add	x2, x2, #0x7f8
  410820:	mov	w1, #0x3                   	// #3
  410824:	mov	x0, x21
  410828:	bl	40b9f8 <ferror@plt+0x93c8>
  41082c:	b	4107d4 <ferror@plt+0xe1a4>
  410830:	mov	x2, x19
  410834:	add	x1, sp, #0x30
  410838:	mov	x0, x21
  41083c:	bl	40c190 <ferror@plt+0x9b60>
  410840:	mov	w20, w0
  410844:	tbnz	w0, #31, 4108c8 <ferror@plt+0xe298>
  410848:	ldr	x0, [x19]
  41084c:	cbnz	x0, 4107d4 <ferror@plt+0xe1a4>
  410850:	mov	x2, x19
  410854:	add	x1, sp, #0x30
  410858:	mov	x0, x21
  41085c:	bl	40bf44 <ferror@plt+0x9914>
  410860:	mov	w20, w0
  410864:	tbnz	w0, #31, 4108c8 <ferror@plt+0xe298>
  410868:	ldr	x0, [x19]
  41086c:	cbnz	x0, 4107d4 <ferror@plt+0xe1a4>
  410870:	mov	x2, x19
  410874:	add	x1, sp, #0x30
  410878:	mov	x0, x21
  41087c:	bl	40c3e0 <ferror@plt+0x9db0>
  410880:	mov	w20, w0
  410884:	tbnz	w0, #31, 4108c8 <ferror@plt+0xe298>
  410888:	ldr	x0, [x19]
  41088c:	cbnz	x0, 4107d4 <ferror@plt+0xe1a4>
  410890:	mov	x2, x19
  410894:	add	x1, sp, #0x30
  410898:	mov	x0, x21
  41089c:	bl	40bfa4 <ferror@plt+0x9974>
  4108a0:	mov	w20, w0
  4108a4:	tbnz	w0, #31, 4108c8 <ferror@plt+0xe298>
  4108a8:	ldr	x0, [x19]
  4108ac:	cbnz	x0, 4107d4 <ferror@plt+0xe1a4>
  4108b0:	mov	x2, x19
  4108b4:	add	x1, sp, #0x30
  4108b8:	mov	x0, x21
  4108bc:	bl	40bfc4 <ferror@plt+0x9994>
  4108c0:	mov	w20, w0
  4108c4:	tbz	w0, #31, 4107d4 <ferror@plt+0xe1a4>
  4108c8:	ldr	x0, [x19]
  4108cc:	bl	410380 <ferror@plt+0xdd50>
  4108d0:	str	xzr, [x19]
  4108d4:	b	4107d4 <ferror@plt+0xe1a4>
  4108d8:	mov	w20, #0xfffffffe            	// #-2
  4108dc:	b	4107d4 <ferror@plt+0xe1a4>
  4108e0:	mov	w20, #0xffffffea            	// #-22
  4108e4:	b	4107d4 <ferror@plt+0xe1a4>
  4108e8:	stp	x29, x30, [sp, #-96]!
  4108ec:	mov	x29, sp
  4108f0:	stp	x19, x20, [sp, #16]
  4108f4:	cbz	w2, 4109c8 <ferror@plt+0xe398>
  4108f8:	stp	x21, x22, [sp, #32]
  4108fc:	stp	x23, x24, [sp, #48]
  410900:	stp	x25, x26, [sp, #64]
  410904:	mov	x23, x0
  410908:	mov	x19, x1
  41090c:	sub	w2, w2, #0x1
  410910:	add	x1, x1, #0x8
  410914:	add	x22, x1, x2, lsl #3
  410918:	mov	x20, #0x0                   	// #0
  41091c:	add	x24, sp, #0x58
  410920:	adrp	x26, 41b000 <ferror@plt+0x189d0>
  410924:	add	x26, x26, #0x8a8
  410928:	adrp	x25, 41b000 <ferror@plt+0x189d0>
  41092c:	add	x25, x25, #0xe40
  410930:	b	410950 <ferror@plt+0xe320>
  410934:	mov	x0, x23
  410938:	bl	40ba98 <ferror@plt+0x9468>
  41093c:	cmp	w0, #0x2
  410940:	b.gt	410984 <ferror@plt+0xe354>
  410944:	add	x19, x19, #0x8
  410948:	cmp	x19, x22
  41094c:	b.eq	4109ac <ferror@plt+0xe37c>  // b.none
  410950:	ldr	x21, [x19]
  410954:	str	xzr, [sp, #88]
  410958:	mov	x2, x24
  41095c:	mov	x1, x21
  410960:	mov	x0, x23
  410964:	bl	410768 <ferror@plt+0xe138>
  410968:	tbnz	w0, #31, 410934 <ferror@plt+0xe304>
  41096c:	ldr	x1, [sp, #88]
  410970:	cbz	x1, 410944 <ferror@plt+0xe314>
  410974:	mov	x0, x20
  410978:	bl	40caac <ferror@plt+0xa47c>
  41097c:	mov	x20, x0
  410980:	b	410944 <ferror@plt+0xe314>
  410984:	mov	x6, x21
  410988:	mov	x5, x26
  41098c:	mov	x4, x25
  410990:	mov	w3, #0x5db                 	// #1499
  410994:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  410998:	add	x2, x2, #0x7f8
  41099c:	mov	w1, #0x3                   	// #3
  4109a0:	mov	x0, x23
  4109a4:	bl	40b9f8 <ferror@plt+0x93c8>
  4109a8:	b	410944 <ferror@plt+0xe314>
  4109ac:	ldp	x21, x22, [sp, #32]
  4109b0:	ldp	x23, x24, [sp, #48]
  4109b4:	ldp	x25, x26, [sp, #64]
  4109b8:	mov	x0, x20
  4109bc:	ldp	x19, x20, [sp, #16]
  4109c0:	ldp	x29, x30, [sp], #96
  4109c4:	ret
  4109c8:	mov	x20, #0x0                   	// #0
  4109cc:	b	4109b8 <ferror@plt+0xe388>
  4109d0:	stp	x29, x30, [sp, #-48]!
  4109d4:	mov	x29, sp
  4109d8:	stp	x19, x20, [sp, #16]
  4109dc:	stp	x21, x22, [sp, #32]
  4109e0:	mov	x21, x0
  4109e4:	cbz	x0, 410ac4 <ferror@plt+0xe494>
  4109e8:	ldrb	w0, [x0, #88]
  4109ec:	tbz	w0, #0, 410a00 <ferror@plt+0xe3d0>
  4109f0:	ldr	x20, [x21, #32]
  4109f4:	cbz	x20, 410acc <ferror@plt+0xe49c>
  4109f8:	mov	x19, #0x0                   	// #0
  4109fc:	b	410a54 <ferror@plt+0xe424>
  410a00:	ldr	x1, [x21, #16]
  410a04:	ldr	x0, [x21]
  410a08:	bl	40c0f8 <ferror@plt+0x9ac8>
  410a0c:	mov	x19, x0
  410a10:	cbz	x0, 4109f0 <ferror@plt+0xe3c0>
  410a14:	mov	x1, x0
  410a18:	mov	x0, x21
  410a1c:	bl	4103bc <ferror@plt+0xdd8c>
  410a20:	mov	x0, x19
  410a24:	bl	4023e0 <free@plt>
  410a28:	b	4109f0 <ferror@plt+0xe3c0>
  410a2c:	ldr	x0, [x20, #16]
  410a30:	bl	4106e4 <ferror@plt+0xe0b4>
  410a34:	ldr	x0, [x21]
  410a38:	bl	40ba98 <ferror@plt+0x9468>
  410a3c:	cmp	w0, #0x2
  410a40:	b.gt	410a98 <ferror@plt+0xe468>
  410a44:	mov	x0, x22
  410a48:	bl	410380 <ferror@plt+0xdd50>
  410a4c:	b	410a84 <ferror@plt+0xe454>
  410a50:	cbz	x20, 410a84 <ferror@plt+0xe454>
  410a54:	ldr	x0, [x20, #16]
  410a58:	bl	40feb8 <ferror@plt+0xd888>
  410a5c:	mov	x1, x0
  410a60:	mov	x22, x19
  410a64:	mov	x0, x19
  410a68:	bl	40ca00 <ferror@plt+0xa3d0>
  410a6c:	mov	x19, x0
  410a70:	cbz	x0, 410a2c <ferror@plt+0xe3fc>
  410a74:	ldr	x20, [x20]
  410a78:	ldr	x0, [x21, #32]
  410a7c:	cmp	x20, x0
  410a80:	b.ne	410a50 <ferror@plt+0xe420>  // b.any
  410a84:	mov	x0, x19
  410a88:	ldp	x19, x20, [sp, #16]
  410a8c:	ldp	x21, x22, [sp, #32]
  410a90:	ldp	x29, x30, [sp], #48
  410a94:	ret
  410a98:	adrp	x5, 417000 <ferror@plt+0x149d0>
  410a9c:	add	x5, x5, #0x690
  410aa0:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  410aa4:	add	x4, x4, #0xd98
  410aa8:	mov	w3, #0x2ab                 	// #683
  410aac:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  410ab0:	add	x2, x2, #0x7f8
  410ab4:	mov	w1, #0x3                   	// #3
  410ab8:	ldr	x0, [x21]
  410abc:	bl	40b9f8 <ferror@plt+0x93c8>
  410ac0:	b	410a44 <ferror@plt+0xe414>
  410ac4:	mov	x19, x0
  410ac8:	b	410a84 <ferror@plt+0xe454>
  410acc:	mov	x19, x20
  410ad0:	b	410a84 <ferror@plt+0xe454>
  410ad4:	cbz	x0, 410af0 <ferror@plt+0xe4c0>
  410ad8:	stp	x29, x30, [sp, #-16]!
  410adc:	mov	x29, sp
  410ae0:	ldr	x0, [x0, #16]
  410ae4:	bl	40feb8 <ferror@plt+0xd888>
  410ae8:	ldp	x29, x30, [sp], #16
  410aec:	ret
  410af0:	ret
  410af4:	cbz	x0, 410afc <ferror@plt+0xe4cc>
  410af8:	ldr	x0, [x0, #16]
  410afc:	ret
  410b00:	stp	x29, x30, [sp, #-32]!
  410b04:	mov	x29, sp
  410b08:	stp	x19, x20, [sp, #16]
  410b0c:	mov	x19, x0
  410b10:	cbz	x0, 410b64 <ferror@plt+0xe534>
  410b14:	ldr	x20, [x0, #24]
  410b18:	cbz	x20, 410b2c <ferror@plt+0xe4fc>
  410b1c:	mov	x0, x20
  410b20:	ldp	x19, x20, [sp, #16]
  410b24:	ldp	x29, x30, [sp], #32
  410b28:	ret
  410b2c:	ldrb	w0, [x0, #88]
  410b30:	tbnz	w0, #0, 410b1c <ferror@plt+0xe4ec>
  410b34:	ldr	x1, [x19, #16]
  410b38:	ldr	x0, [x19]
  410b3c:	bl	40c0f8 <ferror@plt+0x9ac8>
  410b40:	mov	x20, x0
  410b44:	cbz	x0, 410b1c <ferror@plt+0xe4ec>
  410b48:	mov	x1, x0
  410b4c:	mov	x0, x19
  410b50:	bl	4103bc <ferror@plt+0xdd8c>
  410b54:	mov	x0, x20
  410b58:	bl	4023e0 <free@plt>
  410b5c:	ldr	x20, [x19, #24]
  410b60:	b	410b1c <ferror@plt+0xe4ec>
  410b64:	mov	x20, x0
  410b68:	b	410b1c <ferror@plt+0xe4ec>
  410b6c:	stp	x29, x30, [sp, #-32]!
  410b70:	mov	x29, sp
  410b74:	stp	x19, x20, [sp, #16]
  410b78:	mov	x20, x0
  410b7c:	ldr	x0, [x0, #72]
  410b80:	cbz	x0, 410ba0 <ferror@plt+0xe570>
  410b84:	ldr	x0, [x20, #72]
  410b88:	bl	41371c <ferror@plt+0x110ec>
  410b8c:	mov	x19, x0
  410b90:	mov	x0, x19
  410b94:	ldp	x19, x20, [sp, #16]
  410b98:	ldp	x29, x30, [sp], #32
  410b9c:	ret
  410ba0:	mov	x0, x20
  410ba4:	bl	410b00 <ferror@plt+0xe4d0>
  410ba8:	mov	x19, x0
  410bac:	cbz	x0, 410bcc <ferror@plt+0xe59c>
  410bb0:	mov	x1, x0
  410bb4:	ldr	x0, [x20]
  410bb8:	bl	413754 <ferror@plt+0x11124>
  410bbc:	mov	x19, x0
  410bc0:	str	x0, [x20, #72]
  410bc4:	cbnz	x0, 410b84 <ferror@plt+0xe554>
  410bc8:	b	410b90 <ferror@plt+0xe560>
  410bcc:	bl	402580 <__errno_location@plt>
  410bd0:	mov	w1, #0x2                   	// #2
  410bd4:	str	w1, [x0]
  410bd8:	b	410b90 <ferror@plt+0xe560>
  410bdc:	stp	x29, x30, [sp, #-32]!
  410be0:	mov	x29, sp
  410be4:	stp	x19, x20, [sp, #16]
  410be8:	cbz	x0, 410c64 <ferror@plt+0xe634>
  410bec:	mov	x19, x0
  410bf0:	and	w1, w1, #0x200
  410bf4:	orr	w1, w1, #0x800
  410bf8:	ldr	x0, [x0, #16]
  410bfc:	bl	402610 <delete_module@plt>
  410c00:	mov	w20, w0
  410c04:	cbnz	w0, 410c18 <ferror@plt+0xe5e8>
  410c08:	mov	w0, w20
  410c0c:	ldp	x19, x20, [sp, #16]
  410c10:	ldp	x29, x30, [sp], #32
  410c14:	ret
  410c18:	bl	402580 <__errno_location@plt>
  410c1c:	ldr	w20, [x0]
  410c20:	neg	w20, w20
  410c24:	ldr	x0, [x19]
  410c28:	bl	40ba98 <ferror@plt+0x9468>
  410c2c:	cmp	w0, #0x2
  410c30:	b.le	410c08 <ferror@plt+0xe5d8>
  410c34:	ldr	x6, [x19, #16]
  410c38:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  410c3c:	add	x5, x5, #0x8e8
  410c40:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  410c44:	add	x4, x4, #0xdb8
  410c48:	mov	w3, #0x319                 	// #793
  410c4c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  410c50:	add	x2, x2, #0x7f8
  410c54:	mov	w1, #0x3                   	// #3
  410c58:	ldr	x0, [x19]
  410c5c:	bl	40b9f8 <ferror@plt+0x93c8>
  410c60:	b	410c08 <ferror@plt+0xe5d8>
  410c64:	mov	w20, #0xfffffffe            	// #-2
  410c68:	b	410c08 <ferror@plt+0xe5d8>
  410c6c:	stp	x29, x30, [sp, #-80]!
  410c70:	mov	x29, sp
  410c74:	stp	x19, x20, [sp, #16]
  410c78:	stp	x21, x22, [sp, #32]
  410c7c:	mov	x19, x0
  410c80:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  410c84:	add	x0, x0, #0xcf0
  410c88:	cmp	x2, #0x0
  410c8c:	csel	x20, x0, x2, eq  // eq = none
  410c90:	cbz	x19, 410f2c <ferror@plt+0xe8fc>
  410c94:	stp	x23, x24, [sp, #48]
  410c98:	mov	w21, w1
  410c9c:	mov	x0, x19
  410ca0:	bl	410b00 <ferror@plt+0xe4d0>
  410ca4:	mov	x23, x0
  410ca8:	cbz	x0, 410d40 <ferror@plt+0xe710>
  410cac:	ldr	x0, [x19, #72]
  410cb0:	cbz	x0, 410d90 <ferror@plt+0xe760>
  410cb4:	ldr	x0, [x19, #72]
  410cb8:	bl	4138e0 <ferror@plt+0x112b0>
  410cbc:	and	w0, w0, #0xff
  410cc0:	cbz	w0, 410d10 <ferror@plt+0xe6e0>
  410cc4:	ands	w22, w21, #0x1
  410cc8:	mov	w0, #0x2                   	// #2
  410ccc:	csel	w22, w22, w0, eq  // eq = none
  410cd0:	orr	w0, w22, #0x1
  410cd4:	tst	x21, #0x2
  410cd8:	csel	w22, w0, w22, ne  // ne = any
  410cdc:	ldr	x0, [x19, #72]
  410ce0:	bl	4138e8 <ferror@plt+0x112b8>
  410ce4:	mov	w3, w22
  410ce8:	mov	x2, x20
  410cec:	mov	w1, w0
  410cf0:	mov	x0, #0x111                 	// #273
  410cf4:	bl	4025c0 <syscall@plt>
  410cf8:	mov	w22, w0
  410cfc:	cbz	w0, 410f34 <ferror@plt+0xe904>
  410d00:	bl	402580 <__errno_location@plt>
  410d04:	ldr	w0, [x0]
  410d08:	cmp	w0, #0x26
  410d0c:	b.ne	410eb8 <ferror@plt+0xe888>  // b.any
  410d10:	tst	x21, #0x3
  410d14:	b.eq	410e90 <ferror@plt+0xe860>  // b.none
  410d18:	ldr	x0, [x19, #72]
  410d1c:	bl	41371c <ferror@plt+0x110ec>
  410d20:	mov	x22, x0
  410d24:	cbz	x0, 410db8 <ferror@plt+0xe788>
  410d28:	tbnz	w21, #1, 410dcc <ferror@plt+0xe79c>
  410d2c:	tbnz	w21, #0, 410e34 <ferror@plt+0xe804>
  410d30:	mov	x0, x22
  410d34:	bl	4141f0 <ferror@plt+0x11bc0>
  410d38:	mov	x21, x0
  410d3c:	b	410e9c <ferror@plt+0xe86c>
  410d40:	ldr	x0, [x19]
  410d44:	bl	40ba98 <ferror@plt+0x9468>
  410d48:	mov	w22, #0xfffffffe            	// #-2
  410d4c:	cmp	w0, #0x2
  410d50:	b.gt	410d5c <ferror@plt+0xe72c>
  410d54:	ldp	x23, x24, [sp, #48]
  410d58:	b	410ec0 <ferror@plt+0xe890>
  410d5c:	ldr	x6, [x19, #16]
  410d60:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  410d64:	add	x5, x5, #0x908
  410d68:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  410d6c:	add	x4, x4, #0xdd8
  410d70:	mov	w3, #0x340                 	// #832
  410d74:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  410d78:	add	x2, x2, #0x7f8
  410d7c:	mov	w1, #0x3                   	// #3
  410d80:	ldr	x0, [x19]
  410d84:	bl	40b9f8 <ferror@plt+0x93c8>
  410d88:	ldp	x23, x24, [sp, #48]
  410d8c:	b	410ec0 <ferror@plt+0xe890>
  410d90:	mov	x1, x23
  410d94:	ldr	x0, [x19]
  410d98:	bl	413754 <ferror@plt+0x11124>
  410d9c:	str	x0, [x19, #72]
  410da0:	cbnz	x0, 410cb4 <ferror@plt+0xe684>
  410da4:	bl	402580 <__errno_location@plt>
  410da8:	ldr	w22, [x0]
  410dac:	neg	w22, w22
  410db0:	ldp	x23, x24, [sp, #48]
  410db4:	b	410ec0 <ferror@plt+0xe890>
  410db8:	bl	402580 <__errno_location@plt>
  410dbc:	ldr	w22, [x0]
  410dc0:	neg	w22, w22
  410dc4:	ldp	x23, x24, [sp, #48]
  410dc8:	b	410ec0 <ferror@plt+0xe890>
  410dcc:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  410dd0:	add	x1, x1, #0x930
  410dd4:	bl	414aa8 <ferror@plt+0x12478>
  410dd8:	mov	w24, w0
  410ddc:	tbz	w0, #31, 410d2c <ferror@plt+0xe6fc>
  410de0:	ldr	x0, [x19]
  410de4:	bl	40ba98 <ferror@plt+0x9468>
  410de8:	cmp	w0, #0x5
  410dec:	b.le	410d2c <ferror@plt+0xe6fc>
  410df0:	str	x25, [sp, #64]
  410df4:	ldr	x25, [x19]
  410df8:	neg	w0, w24
  410dfc:	bl	402270 <strerror@plt>
  410e00:	mov	x6, x0
  410e04:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  410e08:	add	x5, x5, #0x940
  410e0c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  410e10:	add	x4, x4, #0xdd8
  410e14:	mov	w3, #0x363                 	// #867
  410e18:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  410e1c:	add	x2, x2, #0x7f8
  410e20:	mov	w1, #0x6                   	// #6
  410e24:	mov	x0, x25
  410e28:	bl	40b9f8 <ferror@plt+0x93c8>
  410e2c:	ldr	x25, [sp, #64]
  410e30:	b	410d2c <ferror@plt+0xe6fc>
  410e34:	mov	x0, x22
  410e38:	bl	415060 <ferror@plt+0x12a30>
  410e3c:	mov	w21, w0
  410e40:	tbz	w0, #31, 410d30 <ferror@plt+0xe700>
  410e44:	ldr	x0, [x19]
  410e48:	bl	40ba98 <ferror@plt+0x9468>
  410e4c:	cmp	w0, #0x5
  410e50:	b.le	410d30 <ferror@plt+0xe700>
  410e54:	ldr	x24, [x19]
  410e58:	neg	w0, w21
  410e5c:	bl	402270 <strerror@plt>
  410e60:	mov	x6, x0
  410e64:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  410e68:	add	x5, x5, #0x960
  410e6c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  410e70:	add	x4, x4, #0xdd8
  410e74:	mov	w3, #0x369                 	// #873
  410e78:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  410e7c:	add	x2, x2, #0x7f8
  410e80:	mov	w1, #0x6                   	// #6
  410e84:	mov	x0, x24
  410e88:	bl	40b9f8 <ferror@plt+0x93c8>
  410e8c:	b	410d30 <ferror@plt+0xe700>
  410e90:	ldr	x0, [x19, #72]
  410e94:	bl	4138d0 <ferror@plt+0x112a0>
  410e98:	mov	x21, x0
  410e9c:	ldr	x0, [x19, #72]
  410ea0:	bl	4138d8 <ferror@plt+0x112a8>
  410ea4:	mov	x2, x20
  410ea8:	mov	x1, x0
  410eac:	mov	x0, x21
  410eb0:	bl	402430 <init_module@plt>
  410eb4:	mov	w22, w0
  410eb8:	tbnz	w22, #31, 410ed4 <ferror@plt+0xe8a4>
  410ebc:	ldp	x23, x24, [sp, #48]
  410ec0:	mov	w0, w22
  410ec4:	ldp	x19, x20, [sp, #16]
  410ec8:	ldp	x21, x22, [sp, #32]
  410ecc:	ldp	x29, x30, [sp], #80
  410ed0:	ret
  410ed4:	bl	402580 <__errno_location@plt>
  410ed8:	ldr	w22, [x0]
  410edc:	neg	w22, w22
  410ee0:	ldr	x0, [x19]
  410ee4:	bl	40ba98 <ferror@plt+0x9468>
  410ee8:	cmp	w0, #0x5
  410eec:	b.gt	410ef8 <ferror@plt+0xe8c8>
  410ef0:	ldp	x23, x24, [sp, #48]
  410ef4:	b	410ec0 <ferror@plt+0xe890>
  410ef8:	mov	x6, x23
  410efc:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  410f00:	add	x5, x5, #0x980
  410f04:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  410f08:	add	x4, x4, #0xdd8
  410f0c:	mov	w3, #0x376                 	// #886
  410f10:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  410f14:	add	x2, x2, #0x7f8
  410f18:	mov	w1, #0x6                   	// #6
  410f1c:	ldr	x0, [x19]
  410f20:	bl	40b9f8 <ferror@plt+0x93c8>
  410f24:	ldp	x23, x24, [sp, #48]
  410f28:	b	410ec0 <ferror@plt+0xe890>
  410f2c:	mov	w22, #0xfffffffe            	// #-2
  410f30:	b	410ec0 <ferror@plt+0xe890>
  410f34:	ldp	x23, x24, [sp, #48]
  410f38:	b	410ec0 <ferror@plt+0xe890>
  410f3c:	cmp	x0, #0x0
  410f40:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  410f44:	b.eq	411010 <ferror@plt+0xe9e0>  // b.none
  410f48:	stp	x29, x30, [sp, #-64]!
  410f4c:	mov	x29, sp
  410f50:	stp	x21, x22, [sp, #32]
  410f54:	mov	x22, x2
  410f58:	mov	x21, x3
  410f5c:	str	xzr, [x3]
  410f60:	cbz	x2, 411018 <ferror@plt+0xe9e8>
  410f64:	stp	x19, x20, [sp, #16]
  410f68:	stp	x23, x24, [sp, #48]
  410f6c:	mov	x19, x2
  410f70:	and	w24, w1, #0x1
  410f74:	and	w23, w1, #0x2
  410f78:	b	410fbc <ferror@plt+0xe98c>
  410f7c:	mov	x0, x20
  410f80:	bl	40fc54 <ferror@plt+0xd624>
  410f84:	and	w0, w0, #0xff
  410f88:	cbz	w0, 410fc4 <ferror@plt+0xe994>
  410f8c:	b	410fac <ferror@plt+0xe97c>
  410f90:	mov	x1, x20
  410f94:	ldr	x0, [x21]
  410f98:	bl	40ca00 <ferror@plt+0xa3d0>
  410f9c:	cbz	x0, 410fdc <ferror@plt+0xe9ac>
  410fa0:	str	x0, [x21]
  410fa4:	mov	x0, x20
  410fa8:	bl	40feb8 <ferror@plt+0xd888>
  410fac:	ldr	x19, [x19]
  410fb0:	cmp	x19, x22
  410fb4:	b.eq	411020 <ferror@plt+0xe9f0>  // b.none
  410fb8:	cbz	x19, 410ff8 <ferror@plt+0xe9c8>
  410fbc:	ldr	x20, [x19, #16]
  410fc0:	cbnz	w24, 410f7c <ferror@plt+0xe94c>
  410fc4:	cbz	w23, 410f90 <ferror@plt+0xe960>
  410fc8:	mov	x0, x20
  410fcc:	bl	40fe68 <ferror@plt+0xd838>
  410fd0:	and	w0, w0, #0xff
  410fd4:	cbz	w0, 410f90 <ferror@plt+0xe960>
  410fd8:	b	410fac <ferror@plt+0xe97c>
  410fdc:	ldr	x0, [x21]
  410fe0:	bl	410380 <ferror@plt+0xdd50>
  410fe4:	str	xzr, [x21]
  410fe8:	mov	w0, #0xfffffff4            	// #-12
  410fec:	ldp	x19, x20, [sp, #16]
  410ff0:	ldp	x23, x24, [sp, #48]
  410ff4:	b	411004 <ferror@plt+0xe9d4>
  410ff8:	mov	w0, #0x0                   	// #0
  410ffc:	ldp	x19, x20, [sp, #16]
  411000:	ldp	x23, x24, [sp, #48]
  411004:	ldp	x21, x22, [sp, #32]
  411008:	ldp	x29, x30, [sp], #64
  41100c:	ret
  411010:	mov	w0, #0xfffffffe            	// #-2
  411014:	ret
  411018:	mov	w0, #0x0                   	// #0
  41101c:	b	411004 <ferror@plt+0xe9d4>
  411020:	mov	w0, #0x0                   	// #0
  411024:	ldp	x19, x20, [sp, #16]
  411028:	ldp	x23, x24, [sp, #48]
  41102c:	b	411004 <ferror@plt+0xe9d4>
  411030:	stp	x29, x30, [sp, #-96]!
  411034:	mov	x29, sp
  411038:	stp	x21, x22, [sp, #32]
  41103c:	mov	x21, x0
  411040:	cbz	x0, 4111cc <ferror@plt+0xeb9c>
  411044:	ldrb	w0, [x0, #88]
  411048:	tbz	w0, #1, 411060 <ferror@plt+0xea30>
  41104c:	ldr	x22, [x21, #40]
  411050:	mov	x0, x22
  411054:	ldp	x21, x22, [sp, #32]
  411058:	ldp	x29, x30, [sp], #96
  41105c:	ret
  411060:	stp	x19, x20, [sp, #16]
  411064:	stp	x23, x24, [sp, #48]
  411068:	stp	x25, x26, [sp, #64]
  41106c:	ldr	x0, [x21]
  411070:	bl	40c9f8 <ferror@plt+0xa3c8>
  411074:	mov	x24, x0
  411078:	ldr	x19, [x0, #24]
  41107c:	cbz	x19, 411164 <ferror@plt+0xeb34>
  411080:	str	x27, [sp, #80]
  411084:	mov	x23, #0x0                   	// #0
  411088:	mov	x25, #0x0                   	// #0
  41108c:	mov	w26, #0x20                  	// #32
  411090:	b	4110f0 <ferror@plt+0xeac0>
  411094:	mov	x0, x25
  411098:	bl	4023e0 <free@plt>
  41109c:	ldr	x0, [x21]
  4110a0:	bl	40ba98 <ferror@plt+0x9468>
  4110a4:	cmp	w0, #0x2
  4110a8:	b.gt	411190 <ferror@plt+0xeb60>
  4110ac:	ldp	x19, x20, [sp, #16]
  4110b0:	ldp	x23, x24, [sp, #48]
  4110b4:	ldp	x25, x26, [sp, #64]
  4110b8:	ldr	x27, [sp, #80]
  4110bc:	b	411050 <ferror@plt+0xea20>
  4110c0:	mov	x2, x20
  4110c4:	mov	x1, x27
  4110c8:	add	x0, x22, x23
  4110cc:	bl	401fe0 <memcpy@plt>
  4110d0:	add	x23, x23, x20
  4110d4:	strb	wzr, [x22, x23]
  4110d8:	mov	x25, x22
  4110dc:	ldr	x19, [x19]
  4110e0:	ldr	x0, [x24, #24]
  4110e4:	cmp	x19, x0
  4110e8:	b.eq	41116c <ferror@plt+0xeb3c>  // b.none
  4110ec:	cbz	x19, 41115c <ferror@plt+0xeb2c>
  4110f0:	mov	x0, x19
  4110f4:	bl	40ccdc <ferror@plt+0xa6ac>
  4110f8:	mov	x20, x0
  4110fc:	ldr	x1, [x21, #16]
  411100:	bl	402370 <strcmp@plt>
  411104:	cbz	w0, 41111c <ferror@plt+0xeaec>
  411108:	ldr	x1, [x21, #64]
  41110c:	cbz	x1, 4110dc <ferror@plt+0xeaac>
  411110:	mov	x0, x20
  411114:	bl	402370 <strcmp@plt>
  411118:	cbnz	w0, 4110dc <ferror@plt+0xeaac>
  41111c:	mov	x0, x19
  411120:	bl	40ccd0 <ferror@plt+0xa6a0>
  411124:	mov	x27, x0
  411128:	bl	402020 <strlen@plt>
  41112c:	mov	x20, x0
  411130:	cbz	x0, 4110dc <ferror@plt+0xeaac>
  411134:	add	x1, x23, #0x2
  411138:	add	x1, x1, x0
  41113c:	mov	x0, x25
  411140:	bl	402230 <realloc@plt>
  411144:	mov	x22, x0
  411148:	cbz	x0, 411094 <ferror@plt+0xea64>
  41114c:	cbz	x23, 4110c0 <ferror@plt+0xea90>
  411150:	strb	w26, [x0, x23]
  411154:	add	x23, x23, #0x1
  411158:	b	4110c0 <ferror@plt+0xea90>
  41115c:	ldr	x27, [sp, #80]
  411160:	b	411170 <ferror@plt+0xeb40>
  411164:	mov	x25, x19
  411168:	b	411170 <ferror@plt+0xeb40>
  41116c:	ldr	x27, [sp, #80]
  411170:	ldrb	w0, [x21, #88]
  411174:	orr	w0, w0, #0x2
  411178:	strb	w0, [x21, #88]
  41117c:	str	x25, [x21, #40]
  411180:	ldp	x19, x20, [sp, #16]
  411184:	ldp	x23, x24, [sp, #48]
  411188:	ldp	x25, x26, [sp, #64]
  41118c:	b	41104c <ferror@plt+0xea1c>
  411190:	adrp	x5, 417000 <ferror@plt+0x149d0>
  411194:	add	x5, x5, #0x690
  411198:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  41119c:	add	x4, x4, #0xe28
  4111a0:	mov	w3, #0x595                 	// #1429
  4111a4:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4111a8:	add	x2, x2, #0x7f8
  4111ac:	mov	w1, #0x3                   	// #3
  4111b0:	ldr	x0, [x21]
  4111b4:	bl	40b9f8 <ferror@plt+0x93c8>
  4111b8:	ldp	x19, x20, [sp, #16]
  4111bc:	ldp	x23, x24, [sp, #48]
  4111c0:	ldp	x25, x26, [sp, #64]
  4111c4:	ldr	x27, [sp, #80]
  4111c8:	b	411050 <ferror@plt+0xea20>
  4111cc:	mov	x22, x0
  4111d0:	b	411050 <ferror@plt+0xea20>
  4111d4:	stp	x29, x30, [sp, #-48]!
  4111d8:	mov	x29, sp
  4111dc:	stp	x19, x20, [sp, #16]
  4111e0:	mov	x19, x0
  4111e4:	cbz	x0, 4111f4 <ferror@plt+0xebc4>
  4111e8:	ldrb	w0, [x0, #88]
  4111ec:	tbz	w0, #2, 411200 <ferror@plt+0xebd0>
  4111f0:	ldr	x0, [x19, #48]
  4111f4:	ldp	x19, x20, [sp, #16]
  4111f8:	ldp	x29, x30, [sp], #48
  4111fc:	ret
  411200:	str	x21, [sp, #32]
  411204:	ldr	x0, [x19]
  411208:	bl	40c9f8 <ferror@plt+0xa3c8>
  41120c:	mov	x21, x0
  411210:	ldr	x20, [x0, #40]
  411214:	cbz	x20, 411250 <ferror@plt+0xec20>
  411218:	mov	x0, x20
  41121c:	bl	40ccf4 <ferror@plt+0xa6c4>
  411220:	mov	w2, #0x0                   	// #0
  411224:	ldr	x1, [x19, #16]
  411228:	bl	402450 <fnmatch@plt>
  41122c:	cbz	w0, 411244 <ferror@plt+0xec14>
  411230:	ldr	x20, [x20]
  411234:	ldr	x0, [x21, #40]
  411238:	cmp	x20, x0
  41123c:	b.ne	411214 <ferror@plt+0xebe4>  // b.any
  411240:	b	411250 <ferror@plt+0xec20>
  411244:	mov	x0, x20
  411248:	bl	40cce8 <ferror@plt+0xa6b8>
  41124c:	str	x0, [x19, #48]
  411250:	ldrb	w0, [x19, #88]
  411254:	orr	w0, w0, #0x4
  411258:	strb	w0, [x19, #88]
  41125c:	ldr	x21, [sp, #32]
  411260:	b	4111f0 <ferror@plt+0xebc0>
  411264:	ldrb	w2, [x0, #88]
  411268:	orr	w2, w2, #0x4
  41126c:	strb	w2, [x0, #88]
  411270:	str	x1, [x0, #48]
  411274:	ret
  411278:	stp	x29, x30, [sp, #-80]!
  41127c:	mov	x29, sp
  411280:	stp	x21, x22, [sp, #32]
  411284:	cmp	x1, #0x0
  411288:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  41128c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  411290:	b.eq	4113b4 <ferror@plt+0xed84>  // b.none
  411294:	stp	x19, x20, [sp, #16]
  411298:	stp	x23, x24, [sp, #48]
  41129c:	mov	x20, x0
  4112a0:	mov	x24, x1
  4112a4:	mov	x23, x2
  4112a8:	ldr	x0, [x1]
  4112ac:	cbnz	x0, 411308 <ferror@plt+0xecd8>
  4112b0:	ldr	x0, [x2]
  4112b4:	cbnz	x0, 411328 <ferror@plt+0xecf8>
  4112b8:	ldr	x0, [x20]
  4112bc:	bl	40c9f8 <ferror@plt+0xa3c8>
  4112c0:	mov	x22, x0
  4112c4:	ldr	x19, [x0, #48]
  4112c8:	cbz	x19, 4113a4 <ferror@plt+0xed74>
  4112cc:	mov	x0, x19
  4112d0:	bl	40cd00 <ferror@plt+0xa6d0>
  4112d4:	mov	w2, #0x0                   	// #0
  4112d8:	ldr	x1, [x20, #16]
  4112dc:	bl	402450 <fnmatch@plt>
  4112e0:	mov	w21, w0
  4112e4:	cbz	w0, 411348 <ferror@plt+0xed18>
  4112e8:	ldr	x19, [x19]
  4112ec:	ldr	x0, [x22, #48]
  4112f0:	cmp	x19, x0
  4112f4:	b.ne	4112c8 <ferror@plt+0xec98>  // b.any
  4112f8:	mov	w21, #0x0                   	// #0
  4112fc:	ldp	x19, x20, [sp, #16]
  411300:	ldp	x23, x24, [sp, #48]
  411304:	b	411394 <ferror@plt+0xed64>
  411308:	adrp	x3, 41b000 <ferror@plt+0x189d0>
  41130c:	add	x3, x3, #0xca0
  411310:	mov	w2, #0x5fe                 	// #1534
  411314:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  411318:	add	x1, x1, #0x7f8
  41131c:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  411320:	add	x0, x0, #0x9a8
  411324:	bl	402570 <__assert_fail@plt>
  411328:	adrp	x3, 41b000 <ferror@plt+0x189d0>
  41132c:	add	x3, x3, #0xca0
  411330:	mov	w2, #0x5ff                 	// #1535
  411334:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  411338:	add	x1, x1, #0x7f8
  41133c:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  411340:	add	x0, x0, #0x9b8
  411344:	bl	402570 <__assert_fail@plt>
  411348:	add	x22, sp, #0x4c
  41134c:	mov	x1, x22
  411350:	mov	x0, x19
  411354:	bl	40d488 <ferror@plt+0xae58>
  411358:	ldr	w2, [sp, #76]
  41135c:	mov	x1, x0
  411360:	ldr	x0, [x20]
  411364:	bl	4108e8 <ferror@plt+0xe2b8>
  411368:	str	x0, [x24]
  41136c:	mov	x1, x22
  411370:	mov	x0, x19
  411374:	bl	40d49c <ferror@plt+0xae6c>
  411378:	ldr	w2, [sp, #76]
  41137c:	mov	x1, x0
  411380:	ldr	x0, [x20]
  411384:	bl	4108e8 <ferror@plt+0xe2b8>
  411388:	str	x0, [x23]
  41138c:	ldp	x19, x20, [sp, #16]
  411390:	ldp	x23, x24, [sp, #48]
  411394:	mov	w0, w21
  411398:	ldp	x21, x22, [sp, #32]
  41139c:	ldp	x29, x30, [sp], #80
  4113a0:	ret
  4113a4:	mov	w21, #0x0                   	// #0
  4113a8:	ldp	x19, x20, [sp, #16]
  4113ac:	ldp	x23, x24, [sp, #48]
  4113b0:	b	411394 <ferror@plt+0xed64>
  4113b4:	mov	w21, #0xfffffffe            	// #-2
  4113b8:	b	411394 <ferror@plt+0xed64>
  4113bc:	stp	x29, x30, [sp, #-64]!
  4113c0:	mov	x29, sp
  4113c4:	stp	x19, x20, [sp, #16]
  4113c8:	stp	x21, x22, [sp, #32]
  4113cc:	mov	x22, x0
  4113d0:	mov	x21, x1
  4113d4:	str	xzr, [sp, #56]
  4113d8:	str	xzr, [sp, #48]
  4113dc:	add	x2, sp, #0x30
  4113e0:	add	x1, sp, #0x38
  4113e4:	bl	411278 <ferror@plt+0xec48>
  4113e8:	mov	w19, w0
  4113ec:	tbnz	w0, #31, 4113fc <ferror@plt+0xedcc>
  4113f0:	ldr	x20, [sp, #56]
  4113f4:	cbnz	x20, 41144c <ferror@plt+0xee1c>
  4113f8:	b	411478 <ferror@plt+0xee48>
  4113fc:	ldr	x0, [x22]
  411400:	bl	40ba98 <ferror@plt+0x9468>
  411404:	cmp	w0, #0x2
  411408:	b.le	41150c <ferror@plt+0xeedc>
  41140c:	ldr	x20, [x22]
  411410:	neg	w0, w19
  411414:	bl	402270 <strerror@plt>
  411418:	mov	x6, x0
  41141c:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  411420:	add	x5, x5, #0x9c8
  411424:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  411428:	add	x4, x4, #0xe08
  41142c:	mov	w3, #0x43a                 	// #1082
  411430:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  411434:	add	x2, x2, #0x7f8
  411438:	mov	w1, #0x3                   	// #3
  41143c:	mov	x0, x20
  411440:	bl	40b9f8 <ferror@plt+0x93c8>
  411444:	b	41150c <ferror@plt+0xeedc>
  411448:	cbz	x20, 411478 <ferror@plt+0xee48>
  41144c:	mov	x3, x21
  411450:	mov	w2, #0x0                   	// #0
  411454:	mov	w1, #0x0                   	// #0
  411458:	ldr	x0, [x20, #16]
  41145c:	bl	411530 <ferror@plt+0xef00>
  411460:	mov	w19, w0
  411464:	tbnz	w0, #31, 41150c <ferror@plt+0xeedc>
  411468:	ldr	x20, [x20]
  41146c:	ldr	x2, [sp, #56]
  411470:	cmp	x20, x2
  411474:	b.ne	411448 <ferror@plt+0xee18>  // b.any
  411478:	ldr	x20, [x21]
  41147c:	mov	x0, x22
  411480:	bl	40feb8 <ferror@plt+0xd888>
  411484:	mov	x1, x0
  411488:	mov	x0, x20
  41148c:	bl	40ca00 <ferror@plt+0xa3d0>
  411490:	cbz	x0, 4114bc <ferror@plt+0xee8c>
  411494:	str	x0, [x21]
  411498:	ldr	x0, [sp, #56]
  41149c:	mov	w1, #0x1                   	// #1
  4114a0:	cbz	x0, 4114cc <ferror@plt+0xee9c>
  4114a4:	ldrb	w0, [x22, #96]
  4114a8:	bfi	w0, w1, #1, #1
  4114ac:	strb	w0, [x22, #96]
  4114b0:	ldr	x20, [sp, #48]
  4114b4:	cbnz	x20, 4114e0 <ferror@plt+0xeeb0>
  4114b8:	b	41150c <ferror@plt+0xeedc>
  4114bc:	mov	x0, x22
  4114c0:	bl	4106e4 <ferror@plt+0xe0b4>
  4114c4:	mov	w19, #0xfffffff4            	// #-12
  4114c8:	b	41150c <ferror@plt+0xeedc>
  4114cc:	ldr	x0, [sp, #48]
  4114d0:	cmp	x0, #0x0
  4114d4:	cset	w1, ne  // ne = any
  4114d8:	b	4114a4 <ferror@plt+0xee74>
  4114dc:	cbz	x20, 41150c <ferror@plt+0xeedc>
  4114e0:	mov	x3, x21
  4114e4:	mov	w2, #0x0                   	// #0
  4114e8:	mov	w1, #0x0                   	// #0
  4114ec:	ldr	x0, [x20, #16]
  4114f0:	bl	411530 <ferror@plt+0xef00>
  4114f4:	mov	w19, w0
  4114f8:	tbnz	w0, #31, 41150c <ferror@plt+0xeedc>
  4114fc:	ldr	x20, [x20]
  411500:	ldr	x0, [sp, #48]
  411504:	cmp	x20, x0
  411508:	b.ne	4114dc <ferror@plt+0xeeac>  // b.any
  41150c:	ldr	x0, [sp, #56]
  411510:	bl	410380 <ferror@plt+0xdd50>
  411514:	ldr	x0, [sp, #48]
  411518:	bl	410380 <ferror@plt+0xdd50>
  41151c:	mov	w0, w19
  411520:	ldp	x19, x20, [sp, #16]
  411524:	ldp	x21, x22, [sp, #32]
  411528:	ldp	x29, x30, [sp], #64
  41152c:	ret
  411530:	stp	x29, x30, [sp, #-64]!
  411534:	mov	x29, sp
  411538:	stp	x19, x20, [sp, #16]
  41153c:	stp	x23, x24, [sp, #48]
  411540:	mov	x23, x0
  411544:	ldrb	w0, [x0, #96]
  411548:	mov	w20, #0x0                   	// #0
  41154c:	tbz	w0, #0, 411564 <ferror@plt+0xef34>
  411550:	mov	w0, w20
  411554:	ldp	x19, x20, [sp, #16]
  411558:	ldp	x23, x24, [sp, #48]
  41155c:	ldp	x29, x30, [sp], #64
  411560:	ret
  411564:	stp	x21, x22, [sp, #32]
  411568:	and	w19, w1, #0xff
  41156c:	and	w24, w2, #0xff
  411570:	mov	x22, x3
  411574:	ldrb	w0, [x23, #96]
  411578:	orr	w0, w0, #0x1
  41157c:	strb	w0, [x23, #96]
  411580:	mov	x0, x23
  411584:	bl	4109d0 <ferror@plt+0xe3a0>
  411588:	mov	x21, x0
  41158c:	cbz	w19, 4115c0 <ferror@plt+0xef90>
  411590:	ldrb	w0, [x23, #96]
  411594:	orr	w0, w0, #0x4
  411598:	strb	w0, [x23, #96]
  41159c:	mov	x1, x21
  4115a0:	cbz	x1, 4115c0 <ferror@plt+0xef90>
  4115a4:	ldr	x0, [x1, #16]
  4115a8:	ldrb	w2, [x0, #96]
  4115ac:	orr	w2, w2, #0x4
  4115b0:	strb	w2, [x0, #96]
  4115b4:	ldr	x1, [x1]
  4115b8:	cmp	x1, x21
  4115bc:	b.ne	4115a0 <ferror@plt+0xef70>  // b.any
  4115c0:	cbz	x21, 411624 <ferror@plt+0xeff4>
  4115c4:	mov	x19, x21
  4115c8:	b	4115d0 <ferror@plt+0xefa0>
  4115cc:	cbz	x19, 4115f0 <ferror@plt+0xefc0>
  4115d0:	mov	x1, x22
  4115d4:	ldr	x0, [x19, #16]
  4115d8:	bl	4113bc <ferror@plt+0xed8c>
  4115dc:	mov	w20, w0
  4115e0:	tbnz	w0, #31, 41164c <ferror@plt+0xf01c>
  4115e4:	ldr	x19, [x19]
  4115e8:	cmp	x19, x21
  4115ec:	b.ne	4115cc <ferror@plt+0xef9c>  // b.any
  4115f0:	cbz	w24, 41163c <ferror@plt+0xf00c>
  4115f4:	ldr	x19, [x22]
  4115f8:	mov	x0, x23
  4115fc:	bl	40feb8 <ferror@plt+0xd888>
  411600:	mov	x1, x0
  411604:	mov	x0, x19
  411608:	bl	40ca00 <ferror@plt+0xa3d0>
  41160c:	cbz	x0, 41162c <ferror@plt+0xeffc>
  411610:	str	x0, [x22]
  411614:	ldrb	w0, [x23, #96]
  411618:	orr	w0, w0, #0x2
  41161c:	strb	w0, [x23, #96]
  411620:	b	41164c <ferror@plt+0xf01c>
  411624:	mov	w20, #0x0                   	// #0
  411628:	b	4115f0 <ferror@plt+0xefc0>
  41162c:	mov	x0, x23
  411630:	bl	4106e4 <ferror@plt+0xe0b4>
  411634:	mov	w20, #0xfffffff4            	// #-12
  411638:	b	41164c <ferror@plt+0xf01c>
  41163c:	mov	x1, x22
  411640:	mov	x0, x23
  411644:	bl	4113bc <ferror@plt+0xed8c>
  411648:	mov	w20, w0
  41164c:	mov	x0, x21
  411650:	bl	410380 <ferror@plt+0xdd50>
  411654:	ldp	x21, x22, [sp, #32]
  411658:	b	411550 <ferror@plt+0xef20>
  41165c:	stp	x29, x30, [sp, #-48]!
  411660:	mov	x29, sp
  411664:	stp	x19, x20, [sp, #16]
  411668:	mov	x19, x0
  41166c:	cbz	x0, 41167c <ferror@plt+0xf04c>
  411670:	ldrb	w0, [x0, #88]
  411674:	tbz	w0, #3, 411688 <ferror@plt+0xf058>
  411678:	ldr	x0, [x19, #56]
  41167c:	ldp	x19, x20, [sp, #16]
  411680:	ldp	x29, x30, [sp], #48
  411684:	ret
  411688:	str	x21, [sp, #32]
  41168c:	ldr	x0, [x19]
  411690:	bl	40c9f8 <ferror@plt+0xa3c8>
  411694:	mov	x21, x0
  411698:	ldr	x20, [x0, #32]
  41169c:	cbz	x20, 4116d8 <ferror@plt+0xf0a8>
  4116a0:	mov	x0, x20
  4116a4:	bl	40ccf4 <ferror@plt+0xa6c4>
  4116a8:	mov	w2, #0x0                   	// #0
  4116ac:	ldr	x1, [x19, #16]
  4116b0:	bl	402450 <fnmatch@plt>
  4116b4:	cbz	w0, 4116cc <ferror@plt+0xf09c>
  4116b8:	ldr	x20, [x20]
  4116bc:	ldr	x0, [x21, #32]
  4116c0:	cmp	x20, x0
  4116c4:	b.ne	41169c <ferror@plt+0xf06c>  // b.any
  4116c8:	b	4116d8 <ferror@plt+0xf0a8>
  4116cc:	mov	x0, x20
  4116d0:	bl	40cce8 <ferror@plt+0xa6b8>
  4116d4:	str	x0, [x19, #56]
  4116d8:	ldrb	w0, [x19, #88]
  4116dc:	orr	w0, w0, #0x8
  4116e0:	strb	w0, [x19, #88]
  4116e4:	ldr	x21, [sp, #32]
  4116e8:	b	411678 <ferror@plt+0xf048>
  4116ec:	ldrb	w2, [x0, #88]
  4116f0:	orr	w2, w2, #0x8
  4116f4:	strb	w2, [x0, #88]
  4116f8:	str	x1, [x0, #56]
  4116fc:	ret
  411700:	mov	x12, #0x1080                	// #4224
  411704:	sub	sp, sp, x12
  411708:	stp	x29, x30, [sp]
  41170c:	mov	x29, sp
  411710:	stp	x19, x20, [sp, #16]
  411714:	stp	x25, x26, [sp, #64]
  411718:	mov	x25, x0
  41171c:	str	x1, [sp, #104]
  411720:	cmp	x0, #0x0
  411724:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  411728:	b.eq	411930 <ferror@plt+0xf300>  // b.none
  41172c:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  411730:	add	x1, x1, #0xd90
  411734:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  411738:	add	x0, x0, #0x9e8
  41173c:	bl	402190 <fopen@plt>
  411740:	mov	x20, x0
  411744:	mov	x26, #0x0                   	// #0
  411748:	cbz	x0, 411808 <ferror@plt+0xf1d8>
  41174c:	stp	x21, x22, [sp, #32]
  411750:	stp	x23, x24, [sp, #48]
  411754:	stp	x27, x28, [sp, #80]
  411758:	add	x19, sp, #0x80
  41175c:	add	x28, sp, #0x78
  411760:	add	x27, sp, #0x70
  411764:	add	x21, sp, #0x7f
  411768:	mov	x2, x20
  41176c:	mov	w1, #0x1000                	// #4096
  411770:	mov	x0, x19
  411774:	bl	4025f0 <fgets@plt>
  411778:	cbz	x0, 4118f4 <ferror@plt+0xf2c4>
  41177c:	mov	x0, x19
  411780:	bl	402020 <strlen@plt>
  411784:	mov	x24, x0
  411788:	mov	x2, x28
  41178c:	adrp	x1, 419000 <ferror@plt+0x169d0>
  411790:	add	x1, x1, #0xd90
  411794:	mov	x0, x19
  411798:	bl	402180 <strtok_r@plt>
  41179c:	mov	x22, x0
  4117a0:	mov	x2, x27
  4117a4:	mov	x1, x0
  4117a8:	mov	x0, x25
  4117ac:	bl	410048 <ferror@plt+0xda18>
  4117b0:	mov	w23, w0
  4117b4:	tbnz	w0, #31, 411860 <ferror@plt+0xf230>
  4117b8:	ldr	x1, [sp, #112]
  4117bc:	mov	x0, x26
  4117c0:	bl	40ca00 <ferror@plt+0xa3d0>
  4117c4:	cbz	x0, 4118ac <ferror@plt+0xf27c>
  4117c8:	mov	x26, x0
  4117cc:	ldrb	w0, [x21, x24]
  4117d0:	cmp	w0, #0xa
  4117d4:	b.eq	411768 <ferror@plt+0xf138>  // b.none
  4117d8:	mov	w22, #0x1000                	// #4096
  4117dc:	mov	x2, x20
  4117e0:	mov	w1, w22
  4117e4:	mov	x0, x19
  4117e8:	bl	4025f0 <fgets@plt>
  4117ec:	cbz	x0, 411768 <ferror@plt+0xf138>
  4117f0:	mov	x0, x19
  4117f4:	bl	402020 <strlen@plt>
  4117f8:	ldrb	w0, [x21, x0]
  4117fc:	cmp	w0, #0xa
  411800:	b.ne	4117dc <ferror@plt+0xf1ac>  // b.any
  411804:	b	411768 <ferror@plt+0xf138>
  411808:	bl	402580 <__errno_location@plt>
  41180c:	mov	x20, x0
  411810:	ldr	w19, [x0]
  411814:	neg	w19, w19
  411818:	mov	x0, x25
  41181c:	bl	40ba98 <ferror@plt+0x9468>
  411820:	cmp	w0, #0x2
  411824:	b.le	411914 <ferror@plt+0xf2e4>
  411828:	ldr	w0, [x20]
  41182c:	bl	402270 <strerror@plt>
  411830:	mov	x6, x0
  411834:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  411838:	add	x5, x5, #0x9f8
  41183c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  411840:	add	x4, x4, #0xe50
  411844:	mov	w3, #0x679                 	// #1657
  411848:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  41184c:	add	x2, x2, #0x7f8
  411850:	mov	w1, #0x3                   	// #3
  411854:	mov	x0, x25
  411858:	bl	40b9f8 <ferror@plt+0x93c8>
  41185c:	b	411914 <ferror@plt+0xf2e4>
  411860:	mov	x0, x25
  411864:	bl	40ba98 <ferror@plt+0x9468>
  411868:	cmp	w0, #0x2
  41186c:	b.le	4117cc <ferror@plt+0xf19c>
  411870:	neg	w0, w23
  411874:	bl	402270 <strerror@plt>
  411878:	mov	x7, x0
  41187c:	mov	x6, x22
  411880:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  411884:	add	x5, x5, #0xa20
  411888:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  41188c:	add	x4, x4, #0xe50
  411890:	mov	w3, #0x686                 	// #1670
  411894:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  411898:	add	x2, x2, #0x7f8
  41189c:	mov	w1, #0x3                   	// #3
  4118a0:	mov	x0, x25
  4118a4:	bl	40b9f8 <ferror@plt+0x93c8>
  4118a8:	b	4117cc <ferror@plt+0xf19c>
  4118ac:	mov	x0, x25
  4118b0:	bl	40ba98 <ferror@plt+0x9468>
  4118b4:	cmp	w0, #0x2
  4118b8:	b.gt	4118c8 <ferror@plt+0xf298>
  4118bc:	ldr	x0, [sp, #112]
  4118c0:	bl	4106e4 <ferror@plt+0xe0b4>
  4118c4:	b	4117cc <ferror@plt+0xf19c>
  4118c8:	adrp	x5, 417000 <ferror@plt+0x149d0>
  4118cc:	add	x5, x5, #0x690
  4118d0:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  4118d4:	add	x4, x4, #0xe50
  4118d8:	mov	w3, #0x68f                 	// #1679
  4118dc:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4118e0:	add	x2, x2, #0x7f8
  4118e4:	mov	w1, #0x3                   	// #3
  4118e8:	mov	x0, x25
  4118ec:	bl	40b9f8 <ferror@plt+0x93c8>
  4118f0:	b	4118bc <ferror@plt+0xf28c>
  4118f4:	mov	x0, x20
  4118f8:	bl	402160 <fclose@plt>
  4118fc:	ldr	x0, [sp, #104]
  411900:	str	x26, [x0]
  411904:	mov	w19, #0x0                   	// #0
  411908:	ldp	x21, x22, [sp, #32]
  41190c:	ldp	x23, x24, [sp, #48]
  411910:	ldp	x27, x28, [sp, #80]
  411914:	mov	w0, w19
  411918:	ldp	x19, x20, [sp, #16]
  41191c:	ldp	x25, x26, [sp, #64]
  411920:	ldp	x29, x30, [sp]
  411924:	mov	x12, #0x1080                	// #4224
  411928:	add	sp, sp, x12
  41192c:	ret
  411930:	mov	w19, #0xfffffffe            	// #-2
  411934:	b	411914 <ferror@plt+0xf2e4>
  411938:	mov	x12, #0x10d0                	// #4304
  41193c:	sub	sp, sp, x12
  411940:	stp	x29, x30, [sp]
  411944:	mov	x29, sp
  411948:	stp	x19, x20, [sp, #16]
  41194c:	cbz	x0, 411b30 <ferror@plt+0xf500>
  411950:	mov	x19, x0
  411954:	bl	40fe68 <ferror@plt+0xd838>
  411958:	and	w0, w0, #0xff
  41195c:	mov	w20, #0x0                   	// #0
  411960:	cbz	w0, 41197c <ferror@plt+0xf34c>
  411964:	mov	w0, w20
  411968:	ldp	x19, x20, [sp, #16]
  41196c:	ldp	x29, x30, [sp]
  411970:	mov	x12, #0x10d0                	// #4304
  411974:	add	sp, sp, x12
  411978:	ret
  41197c:	stp	x21, x22, [sp, #32]
  411980:	add	x20, sp, #0xd0
  411984:	ldr	x3, [x19, #16]
  411988:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  41198c:	add	x2, x2, #0xa50
  411990:	mov	x1, #0x1000                	// #4096
  411994:	mov	x0, x20
  411998:	bl	402150 <snprintf@plt>
  41199c:	mov	w22, w0
  4119a0:	mov	w1, #0x80000               	// #524288
  4119a4:	mov	x0, x20
  4119a8:	bl	4021b0 <open@plt>
  4119ac:	mov	w21, w0
  4119b0:	tbnz	w0, #31, 411a38 <ferror@plt+0xf408>
  4119b4:	mov	x2, #0x20                  	// #32
  4119b8:	add	x1, sp, #0xb0
  4119bc:	bl	40b2a8 <ferror@plt+0x8c78>
  4119c0:	mov	x22, x0
  4119c4:	mov	w20, w0
  4119c8:	mov	w0, w21
  4119cc:	bl	402280 <close@plt>
  4119d0:	tbnz	w22, #31, 411a9c <ferror@plt+0xf46c>
  4119d4:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4119d8:	add	x1, x1, #0xa90
  4119dc:	add	x0, sp, #0xb0
  4119e0:	bl	402370 <strcmp@plt>
  4119e4:	mov	w20, #0x1                   	// #1
  4119e8:	cbz	w0, 411b38 <ferror@plt+0xf508>
  4119ec:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4119f0:	add	x1, x1, #0xa98
  4119f4:	add	x0, sp, #0xb0
  4119f8:	bl	402370 <strcmp@plt>
  4119fc:	mov	w20, #0x2                   	// #2
  411a00:	cbz	w0, 411b40 <ferror@plt+0xf510>
  411a04:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  411a08:	add	x1, x1, #0xaa0
  411a0c:	add	x0, sp, #0xb0
  411a10:	bl	402370 <strcmp@plt>
  411a14:	mov	w20, #0x3                   	// #3
  411a18:	cbz	w0, 411b48 <ferror@plt+0xf518>
  411a1c:	ldr	x0, [x19]
  411a20:	bl	40ba98 <ferror@plt+0x9468>
  411a24:	mov	w20, #0xffffffea            	// #-22
  411a28:	cmp	w0, #0x2
  411a2c:	b.gt	411af8 <ferror@plt+0xf4c8>
  411a30:	ldp	x21, x22, [sp, #32]
  411a34:	b	411964 <ferror@plt+0xf334>
  411a38:	bl	402580 <__errno_location@plt>
  411a3c:	ldr	w19, [x0]
  411a40:	neg	w20, w19
  411a44:	mov	w0, w19
  411a48:	bl	402270 <strerror@plt>
  411a4c:	cmp	w22, #0xa
  411a50:	b.le	411a80 <ferror@plt+0xf450>
  411a54:	add	x0, sp, #0xc6
  411a58:	strb	wzr, [x0, w22, sxtw]
  411a5c:	add	x2, sp, #0x30
  411a60:	add	x1, sp, #0xd0
  411a64:	mov	w0, #0x0                   	// #0
  411a68:	bl	4025b0 <__xstat@plt>
  411a6c:	cbnz	w0, 411a80 <ferror@plt+0xf450>
  411a70:	ldr	w0, [sp, #64]
  411a74:	and	w0, w0, #0xf000
  411a78:	cmp	w0, #0x4, lsl #12
  411a7c:	b.eq	411a90 <ferror@plt+0xf460>  // b.none
  411a80:	mov	w0, w19
  411a84:	bl	402270 <strerror@plt>
  411a88:	ldp	x21, x22, [sp, #32]
  411a8c:	b	411964 <ferror@plt+0xf334>
  411a90:	mov	w20, #0x2                   	// #2
  411a94:	ldp	x21, x22, [sp, #32]
  411a98:	b	411964 <ferror@plt+0xf334>
  411a9c:	ldr	x0, [x19]
  411aa0:	bl	40ba98 <ferror@plt+0x9468>
  411aa4:	cmp	w0, #0x2
  411aa8:	b.gt	411ab4 <ferror@plt+0xf484>
  411aac:	ldp	x21, x22, [sp, #32]
  411ab0:	b	411964 <ferror@plt+0xf334>
  411ab4:	ldr	x19, [x19]
  411ab8:	neg	w0, w22
  411abc:	bl	402270 <strerror@plt>
  411ac0:	mov	x7, x0
  411ac4:	add	x6, sp, #0xd0
  411ac8:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  411acc:	add	x5, x5, #0xa70
  411ad0:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  411ad4:	add	x4, x4, #0xe70
  411ad8:	mov	w3, #0x6e7                 	// #1767
  411adc:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  411ae0:	add	x2, x2, #0x7f8
  411ae4:	mov	w1, #0x3                   	// #3
  411ae8:	mov	x0, x19
  411aec:	bl	40b9f8 <ferror@plt+0x93c8>
  411af0:	ldp	x21, x22, [sp, #32]
  411af4:	b	411964 <ferror@plt+0xf334>
  411af8:	add	x7, sp, #0xb0
  411afc:	add	x6, sp, #0xd0
  411b00:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  411b04:	add	x5, x5, #0xaa8
  411b08:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  411b0c:	add	x4, x4, #0xe70
  411b10:	mov	w3, #0x6f3                 	// #1779
  411b14:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  411b18:	add	x2, x2, #0x7f8
  411b1c:	mov	w1, #0x3                   	// #3
  411b20:	ldr	x0, [x19]
  411b24:	bl	40b9f8 <ferror@plt+0x93c8>
  411b28:	ldp	x21, x22, [sp, #32]
  411b2c:	b	411964 <ferror@plt+0xf334>
  411b30:	mov	w20, #0xfffffffe            	// #-2
  411b34:	b	411964 <ferror@plt+0xf334>
  411b38:	ldp	x21, x22, [sp, #32]
  411b3c:	b	411964 <ferror@plt+0xf334>
  411b40:	ldp	x21, x22, [sp, #32]
  411b44:	b	411964 <ferror@plt+0xf334>
  411b48:	ldp	x21, x22, [sp, #32]
  411b4c:	b	411964 <ferror@plt+0xf334>
  411b50:	stp	x29, x30, [sp, #-208]!
  411b54:	mov	x29, sp
  411b58:	stp	x21, x22, [sp, #32]
  411b5c:	str	w1, [sp, #104]
  411b60:	str	x2, [sp, #144]
  411b64:	str	x3, [sp, #176]
  411b68:	str	x4, [sp, #184]
  411b6c:	str	x5, [sp, #152]
  411b70:	str	xzr, [sp, #200]
  411b74:	cbz	x0, 412068 <ferror@plt+0xfa38>
  411b78:	stp	x27, x28, [sp, #80]
  411b7c:	mov	x28, x0
  411b80:	and	w0, w1, #0x8
  411b84:	str	w0, [sp, #168]
  411b88:	tbz	w1, #3, 411c50 <ferror@plt+0xf620>
  411b8c:	ldr	x0, [x28, #64]
  411b90:	cbz	x0, 411ba0 <ferror@plt+0xf570>
  411b94:	ldr	w0, [sp, #104]
  411b98:	and	w22, w0, #0x40000
  411b9c:	tbnz	w0, #18, 411bb4 <ferror@plt+0xf584>
  411ba0:	ldr	w0, [sp, #104]
  411ba4:	and	w22, w0, #0x10000
  411ba8:	tbnz	w0, #16, 411bb4 <ferror@plt+0xf584>
  411bac:	and	w22, w0, #0x20000
  411bb0:	tbz	w0, #17, 411bc4 <ferror@plt+0xf594>
  411bb4:	mov	x0, x28
  411bb8:	bl	40fc54 <ferror@plt+0xd624>
  411bbc:	and	w0, w0, #0xff
  411bc0:	cbnz	w0, 41211c <ferror@plt+0xfaec>
  411bc4:	stp	x19, x20, [sp, #16]
  411bc8:	ldr	x0, [sp, #104]
  411bcc:	ubfx	x19, x0, #2, #1
  411bd0:	ldr	x0, [sp, #200]
  411bd4:	str	x0, [sp, #112]
  411bd8:	cbnz	x0, 411c78 <ferror@plt+0xf648>
  411bdc:	mov	w1, #0x0                   	// #0
  411be0:	ldr	x0, [x28]
  411be4:	bl	40c630 <ferror@plt+0xa000>
  411be8:	mov	w1, #0x0                   	// #0
  411bec:	ldr	x0, [x28]
  411bf0:	bl	40c690 <ferror@plt+0xa060>
  411bf4:	add	x3, sp, #0xc8
  411bf8:	mov	w2, w19
  411bfc:	mov	w1, #0x1                   	// #1
  411c00:	mov	x0, x28
  411c04:	bl	411530 <ferror@plt+0xef00>
  411c08:	mov	w22, w0
  411c0c:	tbnz	w0, #31, 411ca0 <ferror@plt+0xf670>
  411c10:	stp	x25, x26, [sp, #64]
  411c14:	ldr	x0, [sp, #104]
  411c18:	tbnz	w0, #16, 411cb4 <ferror@plt+0xf684>
  411c1c:	ldr	x26, [sp, #200]
  411c20:	cbz	x26, 412044 <ferror@plt+0xfa14>
  411c24:	stp	x23, x24, [sp, #48]
  411c28:	ldr	w0, [sp, #104]
  411c2c:	and	w0, w0, #0x20
  411c30:	str	w0, [sp, #172]
  411c34:	adrp	x0, 41a000 <ferror@plt+0x179d0>
  411c38:	add	x0, x0, #0xcf0
  411c3c:	str	x0, [sp, #160]
  411c40:	adrp	x0, 418000 <ferror@plt+0x159d0>
  411c44:	add	x0, x0, #0x78
  411c48:	str	x0, [sp, #136]
  411c4c:	b	411d40 <ferror@plt+0xf710>
  411c50:	mov	x0, x28
  411c54:	bl	411938 <ferror@plt+0xf308>
  411c58:	cmp	w0, #0x1
  411c5c:	b.hi	411b8c <ferror@plt+0xf55c>  // b.pmore
  411c60:	ldr	x0, [sp, #104]
  411c64:	tst	x0, #0x20
  411c68:	mov	w22, #0xffffffef            	// #-17
  411c6c:	csel	w22, w22, wzr, ne  // ne = any
  411c70:	ldp	x27, x28, [sp, #80]
  411c74:	b	412058 <ferror@plt+0xfa28>
  411c78:	stp	x23, x24, [sp, #48]
  411c7c:	stp	x25, x26, [sp, #64]
  411c80:	adrp	x3, 41b000 <ferror@plt+0x189d0>
  411c84:	add	x3, x3, #0xc80
  411c88:	mov	w2, #0x49a                 	// #1178
  411c8c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  411c90:	add	x1, x1, #0x7f8
  411c94:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  411c98:	add	x0, x0, #0xac0
  411c9c:	bl	402570 <__assert_fail@plt>
  411ca0:	ldr	x0, [sp, #200]
  411ca4:	bl	410380 <ferror@plt+0xdd50>
  411ca8:	ldp	x19, x20, [sp, #16]
  411cac:	ldp	x27, x28, [sp, #80]
  411cb0:	b	412058 <ferror@plt+0xfa28>
  411cb4:	str	xzr, [sp, #192]
  411cb8:	add	x3, sp, #0xc0
  411cbc:	ldr	x2, [sp, #200]
  411cc0:	mov	w1, #0x1                   	// #1
  411cc4:	ldr	x0, [x28]
  411cc8:	bl	410f3c <ferror@plt+0xe90c>
  411ccc:	mov	w22, w0
  411cd0:	tbnz	w0, #31, 412124 <ferror@plt+0xfaf4>
  411cd4:	ldr	x0, [sp, #200]
  411cd8:	bl	410380 <ferror@plt+0xdd50>
  411cdc:	ldr	x26, [sp, #192]
  411ce0:	cbz	x26, 411cf0 <ferror@plt+0xf6c0>
  411ce4:	stp	x23, x24, [sp, #48]
  411ce8:	str	x26, [sp, #200]
  411cec:	b	411c28 <ferror@plt+0xf5f8>
  411cf0:	mov	w22, #0x10000               	// #65536
  411cf4:	ldp	x19, x20, [sp, #16]
  411cf8:	ldp	x25, x26, [sp, #64]
  411cfc:	ldp	x27, x28, [sp, #80]
  411d00:	b	412058 <ferror@plt+0xfa28>
  411d04:	mov	x0, x21
  411d08:	bl	411938 <ferror@plt+0xf308>
  411d0c:	cmp	w0, #0x1
  411d10:	b.hi	411d64 <ferror@plt+0xf734>  // b.pmore
  411d14:	mov	w22, #0x0                   	// #0
  411d18:	cmp	x28, x21
  411d1c:	b.ne	411d2c <ferror@plt+0xf6fc>  // b.any
  411d20:	ldr	w0, [sp, #172]
  411d24:	cbnz	w0, 412034 <ferror@plt+0xfa04>
  411d28:	mov	w22, #0x0                   	// #0
  411d2c:	ldr	x26, [x26]
  411d30:	ldr	x0, [sp, #200]
  411d34:	cmp	x26, x0
  411d38:	b.eq	412040 <ferror@plt+0xfa10>  // b.none
  411d3c:	cbz	x26, 41202c <ferror@plt+0xf9fc>
  411d40:	ldr	x21, [x26, #16]
  411d44:	mov	x0, x21
  411d48:	bl	411030 <ferror@plt+0xea00>
  411d4c:	mov	x20, x0
  411d50:	mov	x0, x21
  411d54:	bl	4111d4 <ferror@plt+0xeba4>
  411d58:	mov	x27, x0
  411d5c:	ldr	w0, [sp, #168]
  411d60:	cbz	w0, 411d04 <ferror@plt+0xf6d4>
  411d64:	cmp	x28, x21
  411d68:	ldr	x0, [sp, #144]
  411d6c:	ldr	x1, [sp, #112]
  411d70:	csel	x25, x0, x1, eq  // eq = none
  411d74:	cbz	x20, 4120b8 <ferror@plt+0xfa88>
  411d78:	mov	x0, x20
  411d7c:	bl	402020 <strlen@plt>
  411d80:	mov	x19, x0
  411d84:	cbz	x25, 412100 <ferror@plt+0xfad0>
  411d88:	mov	x0, x25
  411d8c:	bl	402020 <strlen@plt>
  411d90:	mov	x24, x0
  411d94:	orr	x0, x0, x19
  411d98:	ldr	x23, [sp, #112]
  411d9c:	cbz	x0, 411dec <ferror@plt+0xf7bc>
  411da0:	add	x0, x24, x19
  411da4:	add	x0, x0, #0x2
  411da8:	bl	4021a0 <malloc@plt>
  411dac:	mov	x23, x0
  411db0:	cbz	x20, 411dd0 <ferror@plt+0xf7a0>
  411db4:	mov	x2, x19
  411db8:	mov	x1, x20
  411dbc:	mov	x0, x23
  411dc0:	bl	401fe0 <memcpy@plt>
  411dc4:	mov	w0, #0x20                  	// #32
  411dc8:	strb	w0, [x23, x19]
  411dcc:	add	x19, x19, #0x1
  411dd0:	cbz	x25, 411de4 <ferror@plt+0xf7b4>
  411dd4:	mov	x2, x24
  411dd8:	mov	x1, x25
  411ddc:	add	x0, x23, x19
  411de0:	bl	401fe0 <memcpy@plt>
  411de4:	add	x19, x23, x19
  411de8:	strb	wzr, [x19, x24]
  411dec:	cbz	x27, 411fac <ferror@plt+0xf97c>
  411df0:	ldrb	w0, [x21, #96]
  411df4:	tbnz	w0, #1, 411fac <ferror@plt+0xf97c>
  411df8:	ldr	x3, [sp, #152]
  411dfc:	cbz	x3, 411e18 <ferror@plt+0xf7e8>
  411e00:	cmp	x23, #0x0
  411e04:	ldr	x0, [sp, #160]
  411e08:	csel	x2, x0, x23, eq  // eq = none
  411e0c:	mov	w1, #0x1                   	// #1
  411e10:	mov	x0, x21
  411e14:	blr	x3
  411e18:	ldr	x0, [sp, #104]
  411e1c:	tbnz	w0, #4, 411fd4 <ferror@plt+0xf9a4>
  411e20:	mov	x0, x21
  411e24:	bl	4111d4 <ferror@plt+0xeba4>
  411e28:	mov	x19, x0
  411e2c:	cbz	x0, 411ef0 <ferror@plt+0xf8c0>
  411e30:	cmp	x23, #0x0
  411e34:	ldr	x0, [sp, #160]
  411e38:	csel	x0, x0, x23, eq  // eq = none
  411e3c:	str	x0, [sp, #120]
  411e40:	bl	402020 <strlen@plt>
  411e44:	mov	x20, x0
  411e48:	mov	x0, x19
  411e4c:	bl	402020 <strlen@plt>
  411e50:	mov	x25, x0
  411e54:	add	x1, x0, #0x1
  411e58:	mov	x0, x19
  411e5c:	bl	40aff0 <ferror@plt+0x89c0>
  411e60:	mov	x24, x0
  411e64:	cbz	x0, 411f9c <ferror@plt+0xf96c>
  411e68:	sub	x0, x20, #0xd
  411e6c:	str	x0, [sp, #128]
  411e70:	ldr	x1, [sp, #136]
  411e74:	mov	x0, x24
  411e78:	bl	4024e0 <strstr@plt>
  411e7c:	cbz	x0, 411f10 <ferror@plt+0xf8e0>
  411e80:	sub	x22, x0, x24
  411e84:	sub	x27, x25, #0xd
  411e88:	sub	x27, x27, x22
  411e8c:	ldr	x1, [sp, #128]
  411e90:	add	x25, x25, x1
  411e94:	add	x0, x0, #0xd
  411e98:	str	x0, [sp, #96]
  411e9c:	add	x0, x25, #0x1
  411ea0:	bl	4021a0 <malloc@plt>
  411ea4:	mov	x19, x0
  411ea8:	cbz	x0, 411fa4 <ferror@plt+0xf974>
  411eac:	mov	x2, x22
  411eb0:	mov	x1, x24
  411eb4:	bl	401fe0 <memcpy@plt>
  411eb8:	mov	x2, x20
  411ebc:	ldr	x1, [sp, #120]
  411ec0:	add	x0, x19, x22
  411ec4:	bl	401fe0 <memcpy@plt>
  411ec8:	add	x0, x20, x22
  411ecc:	mov	x2, x27
  411ed0:	ldr	x1, [sp, #96]
  411ed4:	add	x0, x19, x0
  411ed8:	bl	401fe0 <memcpy@plt>
  411edc:	strb	wzr, [x19, x25]
  411ee0:	mov	x0, x24
  411ee4:	bl	4023e0 <free@plt>
  411ee8:	mov	x24, x19
  411eec:	b	411e70 <ferror@plt+0xf840>
  411ef0:	adrp	x3, 41b000 <ferror@plt+0x189d0>
  411ef4:	add	x3, x3, #0xc60
  411ef8:	mov	w2, #0x3ea                 	// #1002
  411efc:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  411f00:	add	x1, x1, #0x7f8
  411f04:	adrp	x0, 417000 <ferror@plt+0x149d0>
  411f08:	add	x0, x0, #0xe50
  411f0c:	bl	402570 <__assert_fail@plt>
  411f10:	ldr	x3, [sp, #176]
  411f14:	cbz	x3, 411f38 <ferror@plt+0xf908>
  411f18:	ldr	x2, [sp, #184]
  411f1c:	mov	x1, x24
  411f20:	mov	x0, x21
  411f24:	blr	x3
  411f28:	mov	w22, w0
  411f2c:	mov	x0, x24
  411f30:	bl	4023e0 <free@plt>
  411f34:	b	411fd4 <ferror@plt+0xf9a4>
  411f38:	mov	x0, x21
  411f3c:	bl	410af4 <ferror@plt+0xe4c4>
  411f40:	mov	x20, x0
  411f44:	adrp	x19, 418000 <ferror@plt+0x159d0>
  411f48:	add	x19, x19, #0x88
  411f4c:	mov	w2, #0x1                   	// #1
  411f50:	mov	x1, x0
  411f54:	mov	x0, x19
  411f58:	bl	402090 <setenv@plt>
  411f5c:	mov	x0, x24
  411f60:	bl	402240 <system@plt>
  411f64:	mov	w22, w0
  411f68:	mov	x0, x19
  411f6c:	bl	4024a0 <unsetenv@plt>
  411f70:	cmn	w22, #0x1
  411f74:	b.eq	412070 <ferror@plt+0xfa40>  // b.none
  411f78:	tst	x22, #0xff00
  411f7c:	b.eq	411f2c <ferror@plt+0xf8fc>  // b.none
  411f80:	ldr	x0, [x21]
  411f84:	bl	40ba98 <ferror@plt+0x9468>
  411f88:	cmp	w0, #0x2
  411f8c:	b.gt	4120c8 <ferror@plt+0xfa98>
  411f90:	ubfx	x22, x22, #8, #8
  411f94:	neg	w22, w22
  411f98:	b	411f2c <ferror@plt+0xf8fc>
  411f9c:	mov	w22, #0xfffffff4            	// #-12
  411fa0:	b	411f2c <ferror@plt+0xf8fc>
  411fa4:	mov	w22, #0xfffffff4            	// #-12
  411fa8:	b	411f2c <ferror@plt+0xf8fc>
  411fac:	ldr	x3, [sp, #152]
  411fb0:	cbz	x3, 411fcc <ferror@plt+0xf99c>
  411fb4:	cmp	x23, #0x0
  411fb8:	ldr	x0, [sp, #160]
  411fbc:	csel	x2, x0, x23, eq  // eq = none
  411fc0:	mov	w1, #0x0                   	// #0
  411fc4:	mov	x0, x21
  411fc8:	blr	x3
  411fcc:	ldr	x0, [sp, #104]
  411fd0:	tbz	w0, #4, 412004 <ferror@plt+0xf9d4>
  411fd4:	mov	x0, x23
  411fd8:	bl	4023e0 <free@plt>
  411fdc:	cmp	x28, x21
  411fe0:	ccmn	w22, #0x11, #0x0, eq  // eq = none
  411fe4:	b.eq	411d20 <ferror@plt+0xf6f0>  // b.none
  411fe8:	cmn	w22, #0x11
  411fec:	b.eq	41201c <ferror@plt+0xf9ec>  // b.none
  411ff0:	ldrb	w0, [x21, #96]
  411ff4:	tbz	w0, #2, 412024 <ferror@plt+0xf9f4>
  411ff8:	tbz	w22, #31, 411d2c <ferror@plt+0xf6fc>
  411ffc:	ldp	x23, x24, [sp, #48]
  412000:	b	412044 <ferror@plt+0xfa14>
  412004:	mov	x2, x23
  412008:	ldr	w1, [sp, #104]
  41200c:	mov	x0, x21
  412010:	bl	410c6c <ferror@plt+0xe63c>
  412014:	mov	w22, w0
  412018:	b	411fd4 <ferror@plt+0xf9a4>
  41201c:	mov	w22, #0x0                   	// #0
  412020:	b	411d2c <ferror@plt+0xf6fc>
  412024:	mov	w22, #0x0                   	// #0
  412028:	b	411d2c <ferror@plt+0xf6fc>
  41202c:	ldp	x23, x24, [sp, #48]
  412030:	b	412044 <ferror@plt+0xfa14>
  412034:	mov	w22, #0xffffffef            	// #-17
  412038:	ldp	x23, x24, [sp, #48]
  41203c:	b	412044 <ferror@plt+0xfa14>
  412040:	ldp	x23, x24, [sp, #48]
  412044:	ldr	x0, [sp, #200]
  412048:	bl	410380 <ferror@plt+0xdd50>
  41204c:	ldp	x19, x20, [sp, #16]
  412050:	ldp	x25, x26, [sp, #64]
  412054:	ldp	x27, x28, [sp, #80]
  412058:	mov	w0, w22
  41205c:	ldp	x21, x22, [sp, #32]
  412060:	ldp	x29, x30, [sp], #208
  412064:	ret
  412068:	mov	w22, #0xfffffffe            	// #-2
  41206c:	b	412058 <ferror@plt+0xfa28>
  412070:	ldr	x0, [x21]
  412074:	bl	40ba98 <ferror@plt+0x9468>
  412078:	cmp	w0, #0x2
  41207c:	b.le	411f2c <ferror@plt+0xf8fc>
  412080:	mov	x7, x20
  412084:	adrp	x6, 417000 <ferror@plt+0x149d0>
  412088:	add	x6, x6, #0xe18
  41208c:	adrp	x5, 418000 <ferror@plt+0x159d0>
  412090:	add	x5, x5, #0x98
  412094:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  412098:	add	x4, x4, #0xdf8
  41209c:	mov	w3, #0x3d2                 	// #978
  4120a0:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4120a4:	add	x2, x2, #0x7f8
  4120a8:	mov	w1, #0x3                   	// #3
  4120ac:	ldr	x0, [x21]
  4120b0:	bl	40b9f8 <ferror@plt+0x93c8>
  4120b4:	b	411f2c <ferror@plt+0xf8fc>
  4120b8:	mov	x19, #0x0                   	// #0
  4120bc:	mov	x23, x25
  4120c0:	cbnz	x25, 411d88 <ferror@plt+0xf758>
  4120c4:	b	411dec <ferror@plt+0xf7bc>
  4120c8:	mov	x7, x20
  4120cc:	adrp	x6, 417000 <ferror@plt+0x149d0>
  4120d0:	add	x6, x6, #0xe18
  4120d4:	adrp	x5, 418000 <ferror@plt+0x159d0>
  4120d8:	add	x5, x5, #0x98
  4120dc:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  4120e0:	add	x4, x4, #0xdf8
  4120e4:	mov	w3, #0x3d2                 	// #978
  4120e8:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4120ec:	add	x2, x2, #0x7f8
  4120f0:	mov	w1, #0x3                   	// #3
  4120f4:	ldr	x0, [x21]
  4120f8:	bl	40b9f8 <ferror@plt+0x93c8>
  4120fc:	b	411f90 <ferror@plt+0xf960>
  412100:	mov	x23, x25
  412104:	cbz	x0, 411dec <ferror@plt+0xf7bc>
  412108:	add	x0, x19, #0x2
  41210c:	bl	4021a0 <malloc@plt>
  412110:	mov	x23, x0
  412114:	mov	x24, #0x0                   	// #0
  412118:	b	411db4 <ferror@plt+0xf784>
  41211c:	ldp	x27, x28, [sp, #80]
  412120:	b	412058 <ferror@plt+0xfa28>
  412124:	ldp	x19, x20, [sp, #16]
  412128:	ldp	x25, x26, [sp, #64]
  41212c:	ldp	x27, x28, [sp, #80]
  412130:	b	412058 <ferror@plt+0xfa28>
  412134:	mov	x12, #0x1080                	// #4224
  412138:	sub	sp, sp, x12
  41213c:	stp	x29, x30, [sp]
  412140:	mov	x29, sp
  412144:	stp	x23, x24, [sp, #48]
  412148:	mov	x23, x0
  41214c:	mov	x0, #0xfffffffffffffffe    	// #-2
  412150:	str	x0, [sp, #120]
  412154:	cbz	x23, 41244c <ferror@plt+0xfe1c>
  412158:	stp	x19, x20, [sp, #16]
  41215c:	stp	x25, x26, [sp, #64]
  412160:	add	x19, sp, #0x80
  412164:	ldr	x3, [x23, #16]
  412168:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  41216c:	add	x2, x2, #0xae0
  412170:	mov	x1, #0x1000                	// #4096
  412174:	mov	x0, x19
  412178:	bl	402150 <snprintf@plt>
  41217c:	mov	w1, #0x80000               	// #524288
  412180:	mov	x0, x19
  412184:	bl	4021b0 <open@plt>
  412188:	mov	w25, w0
  41218c:	tbnz	w0, #31, 412260 <ferror@plt+0xfc30>
  412190:	mov	w2, #0x80000               	// #524288
  412194:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  412198:	add	x1, x1, #0xaf0
  41219c:	bl	402550 <openat@plt>
  4121a0:	mov	w19, w0
  4121a4:	tbz	w0, #31, 41227c <ferror@plt+0xfc4c>
  4121a8:	adrp	x1, 41a000 <ferror@plt+0x179d0>
  4121ac:	add	x1, x1, #0xd90
  4121b0:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  4121b4:	add	x0, x0, #0x9e8
  4121b8:	bl	402190 <fopen@plt>
  4121bc:	mov	x20, x0
  4121c0:	mov	w24, #0x0                   	// #0
  4121c4:	cbz	x0, 4122d8 <ferror@plt+0xfca8>
  4121c8:	stp	x21, x22, [sp, #32]
  4121cc:	str	x27, [sp, #80]
  4121d0:	add	x19, sp, #0x80
  4121d4:	mov	w21, #0x1000                	// #4096
  4121d8:	add	x26, sp, #0x68
  4121dc:	add	x22, sp, #0x7f
  4121e0:	mov	x2, x20
  4121e4:	mov	w1, w21
  4121e8:	mov	x0, x19
  4121ec:	bl	4025f0 <fgets@plt>
  4121f0:	cbz	x0, 412414 <ferror@plt+0xfde4>
  4121f4:	mov	x0, x19
  4121f8:	bl	402020 <strlen@plt>
  4121fc:	mov	x27, x0
  412200:	mov	x2, x26
  412204:	adrp	x1, 419000 <ferror@plt+0x169d0>
  412208:	add	x1, x1, #0xd90
  41220c:	mov	x0, x19
  412210:	bl	402180 <strtok_r@plt>
  412214:	add	w24, w24, #0x1
  412218:	cbz	x0, 412228 <ferror@plt+0xfbf8>
  41221c:	ldr	x1, [x23, #16]
  412220:	bl	402370 <strcmp@plt>
  412224:	cbz	w0, 412354 <ferror@plt+0xfd24>
  412228:	ldrb	w0, [x22, x27]
  41222c:	cmp	w0, #0xa
  412230:	b.eq	4121e0 <ferror@plt+0xfbb0>  // b.none
  412234:	mov	x2, x20
  412238:	mov	w1, w21
  41223c:	mov	x0, x19
  412240:	bl	4025f0 <fgets@plt>
  412244:	cbz	x0, 4121e0 <ferror@plt+0xfbb0>
  412248:	mov	x0, x19
  41224c:	bl	402020 <strlen@plt>
  412250:	ldrb	w1, [x22, x0]
  412254:	cmp	w1, #0xa
  412258:	b.ne	412234 <ferror@plt+0xfc04>  // b.any
  41225c:	b	4121e0 <ferror@plt+0xfbb0>
  412260:	bl	402580 <__errno_location@plt>
  412264:	ldr	w0, [x0]
  412268:	neg	w0, w0
  41226c:	sxtw	x0, w0
  412270:	ldp	x19, x20, [sp, #16]
  412274:	ldp	x25, x26, [sp, #64]
  412278:	b	412438 <ferror@plt+0xfe08>
  41227c:	mov	w2, #0xa                   	// #10
  412280:	add	x1, sp, #0x78
  412284:	bl	40b3b4 <ferror@plt+0x8d84>
  412288:	tbnz	w0, #31, 412298 <ferror@plt+0xfc68>
  41228c:	mov	w0, w19
  412290:	bl	402280 <close@plt>
  412294:	b	412424 <ferror@plt+0xfdf4>
  412298:	ldr	x0, [x23]
  41229c:	bl	40ba98 <ferror@plt+0x9468>
  4122a0:	cmp	w0, #0x2
  4122a4:	b.le	41228c <ferror@plt+0xfc5c>
  4122a8:	add	x6, sp, #0x80
  4122ac:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  4122b0:	add	x5, x5, #0xb00
  4122b4:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  4122b8:	add	x4, x4, #0xe90
  4122bc:	mov	w3, #0x71a                 	// #1818
  4122c0:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4122c4:	add	x2, x2, #0x7f8
  4122c8:	mov	w1, #0x3                   	// #3
  4122cc:	ldr	x0, [x23]
  4122d0:	bl	40b9f8 <ferror@plt+0x93c8>
  4122d4:	b	41228c <ferror@plt+0xfc5c>
  4122d8:	bl	402580 <__errno_location@plt>
  4122dc:	mov	x20, x0
  4122e0:	ldr	w0, [x0]
  4122e4:	neg	w19, w0
  4122e8:	ldr	x0, [x23]
  4122ec:	bl	40ba98 <ferror@plt+0x9468>
  4122f0:	cmp	w0, #0x2
  4122f4:	b.gt	412310 <ferror@plt+0xfce0>
  4122f8:	mov	w0, w25
  4122fc:	bl	402280 <close@plt>
  412300:	sxtw	x0, w19
  412304:	ldp	x19, x20, [sp, #16]
  412308:	ldp	x25, x26, [sp, #64]
  41230c:	b	412438 <ferror@plt+0xfe08>
  412310:	stp	x21, x22, [sp, #32]
  412314:	ldr	x21, [x23]
  412318:	ldr	w0, [x20]
  41231c:	bl	402270 <strerror@plt>
  412320:	mov	x6, x0
  412324:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  412328:	add	x5, x5, #0x9f8
  41232c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  412330:	add	x4, x4, #0xe90
  412334:	mov	w3, #0x723                 	// #1827
  412338:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  41233c:	add	x2, x2, #0x7f8
  412340:	mov	w1, #0x3                   	// #3
  412344:	mov	x0, x21
  412348:	bl	40b9f8 <ferror@plt+0x93c8>
  41234c:	ldp	x21, x22, [sp, #32]
  412350:	b	4122f8 <ferror@plt+0xfcc8>
  412354:	add	x2, sp, #0x68
  412358:	adrp	x1, 419000 <ferror@plt+0x169d0>
  41235c:	add	x1, x1, #0xd90
  412360:	mov	x0, #0x0                   	// #0
  412364:	bl	402180 <strtok_r@plt>
  412368:	mov	x19, x0
  41236c:	cbz	x0, 4123d0 <ferror@plt+0xfda0>
  412370:	mov	w2, #0xa                   	// #10
  412374:	add	x1, sp, #0x70
  412378:	bl	4023b0 <strtol@plt>
  41237c:	ldr	x1, [sp, #112]
  412380:	cmp	x1, x19
  412384:	b.eq	412390 <ferror@plt+0xfd60>  // b.none
  412388:	ldrb	w1, [x1]
  41238c:	cbz	w1, 412410 <ferror@plt+0xfde0>
  412390:	ldr	x0, [x23]
  412394:	bl	40ba98 <ferror@plt+0x9468>
  412398:	cmp	w0, #0x2
  41239c:	b.le	412414 <ferror@plt+0xfde4>
  4123a0:	mov	w6, w24
  4123a4:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  4123a8:	add	x5, x5, #0xb28
  4123ac:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  4123b0:	add	x4, x4, #0xe90
  4123b4:	mov	w3, #0x73b                 	// #1851
  4123b8:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4123bc:	add	x2, x2, #0x7f8
  4123c0:	mov	w1, #0x3                   	// #3
  4123c4:	ldr	x0, [x23]
  4123c8:	bl	40b9f8 <ferror@plt+0x93c8>
  4123cc:	b	412414 <ferror@plt+0xfde4>
  4123d0:	ldr	x0, [x23]
  4123d4:	bl	40ba98 <ferror@plt+0x9468>
  4123d8:	cmp	w0, #0x2
  4123dc:	b.le	412414 <ferror@plt+0xfde4>
  4123e0:	mov	w6, w24
  4123e4:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  4123e8:	add	x5, x5, #0xb28
  4123ec:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  4123f0:	add	x4, x4, #0xe90
  4123f4:	mov	w3, #0x734                 	// #1844
  4123f8:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4123fc:	add	x2, x2, #0x7f8
  412400:	mov	w1, #0x3                   	// #3
  412404:	ldr	x0, [x23]
  412408:	bl	40b9f8 <ferror@plt+0x93c8>
  41240c:	b	412414 <ferror@plt+0xfde4>
  412410:	str	x0, [sp, #120]
  412414:	mov	x0, x20
  412418:	bl	402160 <fclose@plt>
  41241c:	ldp	x21, x22, [sp, #32]
  412420:	ldr	x27, [sp, #80]
  412424:	mov	w0, w25
  412428:	bl	402280 <close@plt>
  41242c:	ldr	x0, [sp, #120]
  412430:	ldp	x19, x20, [sp, #16]
  412434:	ldp	x25, x26, [sp, #64]
  412438:	ldp	x23, x24, [sp, #48]
  41243c:	ldp	x29, x30, [sp]
  412440:	mov	x12, #0x1080                	// #4224
  412444:	add	sp, sp, x12
  412448:	ret
  41244c:	mov	x0, #0xfffffffffffffffe    	// #-2
  412450:	b	412438 <ferror@plt+0xfe08>
  412454:	mov	x12, #0x1040                	// #4160
  412458:	sub	sp, sp, x12
  41245c:	stp	x29, x30, [sp]
  412460:	mov	x29, sp
  412464:	str	x21, [sp, #32]
  412468:	cbz	x0, 412554 <ferror@plt+0xff24>
  41246c:	stp	x19, x20, [sp, #16]
  412470:	mov	x20, x0
  412474:	add	x19, sp, #0x40
  412478:	ldr	x3, [x0, #16]
  41247c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  412480:	add	x2, x2, #0xb58
  412484:	mov	x1, #0x1000                	// #4096
  412488:	mov	x0, x19
  41248c:	bl	402150 <snprintf@plt>
  412490:	mov	w1, #0x80000               	// #524288
  412494:	mov	x0, x19
  412498:	bl	4021b0 <open@plt>
  41249c:	mov	w19, w0
  4124a0:	tbnz	w0, #31, 4124e0 <ferror@plt+0xfeb0>
  4124a4:	mov	w2, #0xa                   	// #10
  4124a8:	add	x1, sp, #0x38
  4124ac:	bl	40b3b4 <ferror@plt+0x8d84>
  4124b0:	mov	w21, w0
  4124b4:	mov	w0, w19
  4124b8:	bl	402280 <close@plt>
  4124bc:	tbnz	w21, #31, 4124f8 <ferror@plt+0xfec8>
  4124c0:	ldr	w21, [sp, #56]
  4124c4:	ldp	x19, x20, [sp, #16]
  4124c8:	mov	w0, w21
  4124cc:	ldr	x21, [sp, #32]
  4124d0:	ldp	x29, x30, [sp]
  4124d4:	mov	x12, #0x1040                	// #4160
  4124d8:	add	sp, sp, x12
  4124dc:	ret
  4124e0:	bl	402580 <__errno_location@plt>
  4124e4:	ldr	w0, [x0]
  4124e8:	neg	w21, w0
  4124ec:	bl	402270 <strerror@plt>
  4124f0:	ldp	x19, x20, [sp, #16]
  4124f4:	b	4124c8 <ferror@plt+0xfe98>
  4124f8:	ldr	x0, [x20]
  4124fc:	bl	40ba98 <ferror@plt+0x9468>
  412500:	cmp	w0, #0x2
  412504:	b.gt	412510 <ferror@plt+0xfee0>
  412508:	ldp	x19, x20, [sp, #16]
  41250c:	b	4124c8 <ferror@plt+0xfe98>
  412510:	ldr	x19, [x20]
  412514:	neg	w0, w21
  412518:	bl	402270 <strerror@plt>
  41251c:	mov	x7, x0
  412520:	add	x6, sp, #0x40
  412524:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  412528:	add	x5, x5, #0xb70
  41252c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  412530:	add	x4, x4, #0xea8
  412534:	mov	w3, #0x76b                 	// #1899
  412538:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  41253c:	add	x2, x2, #0x7f8
  412540:	mov	w1, #0x3                   	// #3
  412544:	mov	x0, x19
  412548:	bl	40b9f8 <ferror@plt+0x93c8>
  41254c:	ldp	x19, x20, [sp, #16]
  412550:	b	4124c8 <ferror@plt+0xfe98>
  412554:	mov	w21, #0xfffffffe            	// #-2
  412558:	b	4124c8 <ferror@plt+0xfe98>
  41255c:	mov	x12, #0x1050                	// #4176
  412560:	sub	sp, sp, x12
  412564:	stp	x29, x30, [sp]
  412568:	mov	x29, sp
  41256c:	stp	x21, x22, [sp, #32]
  412570:	mov	x22, x0
  412574:	cbz	x0, 412774 <ferror@plt+0x10144>
  412578:	ldr	x21, [x0]
  41257c:	cbz	x21, 412718 <ferror@plt+0x100e8>
  412580:	stp	x19, x20, [sp, #16]
  412584:	stp	x23, x24, [sp, #48]
  412588:	add	x19, sp, #0x50
  41258c:	ldr	x3, [x0, #16]
  412590:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  412594:	add	x2, x2, #0xb98
  412598:	mov	x1, #0x1000                	// #4096
  41259c:	mov	x0, x19
  4125a0:	bl	402150 <snprintf@plt>
  4125a4:	mov	x0, x19
  4125a8:	bl	4020d0 <opendir@plt>
  4125ac:	mov	x23, x0
  4125b0:	cbz	x0, 4125c8 <ferror@plt+0xff98>
  4125b4:	bl	402220 <readdir@plt>
  4125b8:	cbz	x0, 41275c <ferror@plt+0x1012c>
  4125bc:	mov	x21, #0x0                   	// #0
  4125c0:	add	x24, sp, #0x48
  4125c4:	b	412670 <ferror@plt+0x10040>
  4125c8:	ldr	x0, [x22]
  4125cc:	bl	40ba98 <ferror@plt+0x9468>
  4125d0:	mov	x21, x23
  4125d4:	cmp	w0, #0x2
  4125d8:	b.gt	4125e8 <ferror@plt+0xffb8>
  4125dc:	ldp	x19, x20, [sp, #16]
  4125e0:	ldp	x23, x24, [sp, #48]
  4125e4:	b	412718 <ferror@plt+0x100e8>
  4125e8:	ldr	x19, [x22]
  4125ec:	bl	402580 <__errno_location@plt>
  4125f0:	ldr	w0, [x0]
  4125f4:	bl	402270 <strerror@plt>
  4125f8:	mov	x7, x0
  4125fc:	add	x6, sp, #0x50
  412600:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  412604:	add	x5, x5, #0xbb0
  412608:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  41260c:	add	x4, x4, #0xec0
  412610:	mov	w3, #0x78a                 	// #1930
  412614:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  412618:	add	x2, x2, #0x7f8
  41261c:	mov	w1, #0x3                   	// #3
  412620:	mov	x0, x19
  412624:	bl	40b9f8 <ferror@plt+0x93c8>
  412628:	ldp	x19, x20, [sp, #16]
  41262c:	ldp	x23, x24, [sp, #48]
  412630:	b	412718 <ferror@plt+0x100e8>
  412634:	add	x19, x0, #0x13
  412638:	mov	x2, x24
  41263c:	mov	x1, x19
  412640:	ldr	x0, [x22]
  412644:	bl	410048 <ferror@plt+0xda18>
  412648:	mov	w20, w0
  41264c:	tbnz	w0, #31, 412694 <ferror@plt+0x10064>
  412650:	ldr	x1, [sp, #72]
  412654:	mov	x0, x21
  412658:	bl	40ca00 <ferror@plt+0xa3d0>
  41265c:	cbz	x0, 4126e4 <ferror@plt+0x100b4>
  412660:	mov	x21, x0
  412664:	mov	x0, x23
  412668:	bl	402220 <readdir@plt>
  41266c:	cbz	x0, 412760 <ferror@plt+0x10130>
  412670:	ldrb	w1, [x0, #19]
  412674:	cmp	w1, #0x2e
  412678:	b.ne	412634 <ferror@plt+0x10004>  // b.any
  41267c:	ldrb	w1, [x0, #20]
  412680:	cbz	w1, 412664 <ferror@plt+0x10034>
  412684:	ldrh	w1, [x0, #20]
  412688:	cmp	w1, #0x2e
  41268c:	b.ne	412634 <ferror@plt+0x10004>  // b.any
  412690:	b	412664 <ferror@plt+0x10034>
  412694:	ldr	x0, [x22]
  412698:	bl	40ba98 <ferror@plt+0x9468>
  41269c:	cmp	w0, #0x2
  4126a0:	b.le	4126fc <ferror@plt+0x100cc>
  4126a4:	ldr	x22, [x22]
  4126a8:	neg	w0, w20
  4126ac:	bl	402270 <strerror@plt>
  4126b0:	mov	x7, x0
  4126b4:	mov	x6, x19
  4126b8:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  4126bc:	add	x5, x5, #0xbd0
  4126c0:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  4126c4:	add	x4, x4, #0xec0
  4126c8:	mov	w3, #0x79d                 	// #1949
  4126cc:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4126d0:	add	x2, x2, #0x7f8
  4126d4:	mov	w1, #0x3                   	// #3
  4126d8:	mov	x0, x22
  4126dc:	bl	40b9f8 <ferror@plt+0x93c8>
  4126e0:	b	4126fc <ferror@plt+0x100cc>
  4126e4:	ldr	x0, [x22]
  4126e8:	bl	40ba98 <ferror@plt+0x9468>
  4126ec:	cmp	w0, #0x2
  4126f0:	b.gt	412730 <ferror@plt+0x10100>
  4126f4:	ldr	x0, [sp, #72]
  4126f8:	bl	4106e4 <ferror@plt+0xe0b4>
  4126fc:	mov	x0, x23
  412700:	bl	402260 <closedir@plt>
  412704:	mov	x0, x21
  412708:	bl	410380 <ferror@plt+0xdd50>
  41270c:	mov	x21, #0x0                   	// #0
  412710:	ldp	x19, x20, [sp, #16]
  412714:	ldp	x23, x24, [sp, #48]
  412718:	mov	x0, x21
  41271c:	ldp	x21, x22, [sp, #32]
  412720:	ldp	x29, x30, [sp]
  412724:	mov	x12, #0x1050                	// #4176
  412728:	add	sp, sp, x12
  41272c:	ret
  412730:	adrp	x5, 417000 <ferror@plt+0x149d0>
  412734:	add	x5, x5, #0x690
  412738:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  41273c:	add	x4, x4, #0xec0
  412740:	mov	w3, #0x7a6                 	// #1958
  412744:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  412748:	add	x2, x2, #0x7f8
  41274c:	mov	w1, #0x3                   	// #3
  412750:	ldr	x0, [x22]
  412754:	bl	40b9f8 <ferror@plt+0x93c8>
  412758:	b	4126f4 <ferror@plt+0x100c4>
  41275c:	mov	x21, x0
  412760:	mov	x0, x23
  412764:	bl	402260 <closedir@plt>
  412768:	ldp	x19, x20, [sp, #16]
  41276c:	ldp	x23, x24, [sp, #48]
  412770:	b	412718 <ferror@plt+0x100e8>
  412774:	mov	x21, x0
  412778:	b	412718 <ferror@plt+0x100e8>
  41277c:	cbz	x0, 412788 <ferror@plt+0x10158>
  412780:	ldr	x0, [x0, #16]
  412784:	ldr	x0, [x0]
  412788:	ret
  41278c:	cbz	x0, 412798 <ferror@plt+0x10168>
  412790:	ldr	x0, [x0, #16]
  412794:	add	x0, x0, #0x8
  412798:	ret
  41279c:	stp	x29, x30, [sp, #-32]!
  4127a0:	mov	x29, sp
  4127a4:	str	x19, [sp, #16]
  4127a8:	mov	x19, x0
  4127ac:	cbz	x0, 4127c8 <ferror@plt+0x10198>
  4127b0:	ldr	x0, [x19, #16]
  4127b4:	bl	4023e0 <free@plt>
  4127b8:	mov	x0, x19
  4127bc:	bl	40cb34 <ferror@plt+0xa504>
  4127c0:	mov	x19, x0
  4127c4:	cbnz	x0, 4127b0 <ferror@plt+0x10180>
  4127c8:	ldr	x19, [sp, #16]
  4127cc:	ldp	x29, x30, [sp], #32
  4127d0:	ret
  4127d4:	stp	x29, x30, [sp, #-192]!
  4127d8:	mov	x29, sp
  4127dc:	stp	x23, x24, [sp, #48]
  4127e0:	stp	xzr, xzr, [sp, #96]
  4127e4:	stp	xzr, xzr, [sp, #112]
  4127e8:	stp	xzr, xzr, [sp, #128]
  4127ec:	stp	xzr, xzr, [sp, #144]
  4127f0:	stp	xzr, xzr, [sp, #160]
  4127f4:	str	xzr, [sp, #176]
  4127f8:	cmp	x0, #0x0
  4127fc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  412800:	b.eq	412a18 <ferror@plt+0x103e8>  // b.none
  412804:	stp	x21, x22, [sp, #32]
  412808:	stp	x25, x26, [sp, #64]
  41280c:	mov	x25, x0
  412810:	mov	x22, x1
  412814:	ldr	x0, [x1]
  412818:	cbnz	x0, 41286c <ferror@plt+0x1023c>
  41281c:	mov	x0, x25
  412820:	bl	410b6c <ferror@plt+0xe53c>
  412824:	cbz	x0, 412894 <ferror@plt+0x10264>
  412828:	add	x2, sp, #0xb8
  41282c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  412830:	add	x1, x1, #0xbf8
  412834:	bl	414620 <ferror@plt+0x11ff0>
  412838:	mov	w24, w0
  41283c:	tbnz	w0, #31, 412a40 <ferror@plt+0x10410>
  412840:	stp	x19, x20, [sp, #16]
  412844:	cmp	w0, #0x0
  412848:	b.le	412918 <ferror@plt+0x102e8>
  41284c:	stp	x27, x28, [sp, #80]
  412850:	sub	w23, w0, #0x1
  412854:	add	x23, x23, #0x1
  412858:	lsl	x23, x23, #3
  41285c:	mov	x20, #0x0                   	// #0
  412860:	mov	w26, #0x3d                  	// #61
  412864:	mov	x27, #0x0                   	// #0
  412868:	b	4128e4 <ferror@plt+0x102b4>
  41286c:	stp	x19, x20, [sp, #16]
  412870:	stp	x27, x28, [sp, #80]
  412874:	adrp	x3, 41b000 <ferror@plt+0x189d0>
  412878:	add	x3, x3, #0xcc0
  41287c:	mov	w2, #0x8e9                 	// #2281
  412880:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  412884:	add	x1, x1, #0x7f8
  412888:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  41288c:	add	x0, x0, #0xad0
  412890:	bl	402570 <__assert_fail@plt>
  412894:	bl	402580 <__errno_location@plt>
  412898:	ldr	w24, [x0]
  41289c:	neg	w24, w24
  4128a0:	ldp	x21, x22, [sp, #32]
  4128a4:	ldp	x25, x26, [sp, #64]
  4128a8:	b	412948 <ferror@plt+0x10318>
  4128ac:	mov	x0, x19
  4128b0:	bl	402020 <strlen@plt>
  4128b4:	mov	x21, x0
  4128b8:	mov	x28, x19
  4128bc:	mov	x4, x27
  4128c0:	mov	x3, x28
  4128c4:	mov	x2, x21
  4128c8:	mov	x1, x19
  4128cc:	mov	x0, x22
  4128d0:	bl	40fb9c <ferror@plt+0xd56c>
  4128d4:	cbz	x0, 412a20 <ferror@plt+0x103f0>
  4128d8:	add	x20, x20, #0x8
  4128dc:	cmp	x20, x23
  4128e0:	b.eq	412914 <ferror@plt+0x102e4>  // b.none
  4128e4:	ldr	x0, [sp, #184]
  4128e8:	ldr	x19, [x0, x20]
  4128ec:	mov	w1, w26
  4128f0:	mov	x0, x19
  4128f4:	bl	402410 <strchr@plt>
  4128f8:	cbz	x0, 4128ac <ferror@plt+0x1027c>
  4128fc:	sub	x21, x0, x19
  412900:	add	x28, x0, #0x1
  412904:	mov	x0, x28
  412908:	bl	402020 <strlen@plt>
  41290c:	mov	x4, x0
  412910:	b	4128c0 <ferror@plt+0x10290>
  412914:	ldp	x27, x28, [sp, #80]
  412918:	add	x1, sp, #0x60
  41291c:	ldr	x0, [x25, #72]
  412920:	bl	4168e8 <ferror@plt+0x142b8>
  412924:	and	w0, w0, #0xff
  412928:	cbnz	w0, 412958 <ferror@plt+0x10328>
  41292c:	add	x0, sp, #0x60
  412930:	bl	416a6c <ferror@plt+0x1443c>
  412934:	ldr	x0, [sp, #184]
  412938:	bl	4023e0 <free@plt>
  41293c:	ldp	x19, x20, [sp, #16]
  412940:	ldp	x21, x22, [sp, #32]
  412944:	ldp	x25, x26, [sp, #64]
  412948:	mov	w0, w24
  41294c:	ldp	x23, x24, [sp, #48]
  412950:	ldp	x29, x30, [sp], #192
  412954:	ret
  412958:	ldr	x19, [sp, #144]
  41295c:	mov	x0, x19
  412960:	bl	402020 <strlen@plt>
  412964:	mov	x4, x0
  412968:	mov	x3, x19
  41296c:	mov	x2, #0x6                   	// #6
  412970:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  412974:	add	x1, x1, #0xc08
  412978:	mov	x0, x22
  41297c:	bl	40fb9c <ferror@plt+0xd56c>
  412980:	cbz	x0, 412a24 <ferror@plt+0x103f4>
  412984:	ldr	x4, [sp, #104]
  412988:	ldr	x3, [sp, #96]
  41298c:	mov	x2, #0x6                   	// #6
  412990:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  412994:	add	x1, x1, #0xc10
  412998:	mov	x0, x22
  41299c:	bl	40fb9c <ferror@plt+0xd56c>
  4129a0:	cbz	x0, 412a24 <ferror@plt+0x103f4>
  4129a4:	ldr	x4, [sp, #120]
  4129a8:	ldr	x3, [sp, #112]
  4129ac:	mov	x2, #0x7                   	// #7
  4129b0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4129b4:	add	x1, x1, #0xc18
  4129b8:	mov	x0, x22
  4129bc:	bl	40fcc0 <ferror@plt+0xd690>
  4129c0:	cbz	x0, 412a24 <ferror@plt+0x103f4>
  4129c4:	ldr	x19, [sp, #136]
  4129c8:	mov	x0, x19
  4129cc:	bl	402020 <strlen@plt>
  4129d0:	mov	x4, x0
  4129d4:	mov	x3, x19
  4129d8:	mov	x2, #0xc                   	// #12
  4129dc:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4129e0:	add	x1, x1, #0xc20
  4129e4:	mov	x0, x22
  4129e8:	bl	40fb9c <ferror@plt+0xd56c>
  4129ec:	cbz	x0, 412a24 <ferror@plt+0x103f4>
  4129f0:	ldr	x4, [sp, #160]
  4129f4:	ldr	x3, [sp, #152]
  4129f8:	mov	x2, #0x9                   	// #9
  4129fc:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  412a00:	add	x1, x1, #0xc30
  412a04:	mov	x0, x22
  412a08:	bl	40fcc0 <ferror@plt+0xd690>
  412a0c:	cbz	x0, 412a24 <ferror@plt+0x103f4>
  412a10:	add	w24, w24, #0x5
  412a14:	b	41292c <ferror@plt+0x102fc>
  412a18:	mov	w24, #0xfffffffe            	// #-2
  412a1c:	b	412948 <ferror@plt+0x10318>
  412a20:	ldp	x27, x28, [sp, #80]
  412a24:	add	x0, sp, #0x60
  412a28:	bl	416a6c <ferror@plt+0x1443c>
  412a2c:	ldr	x0, [x22]
  412a30:	bl	41279c <ferror@plt+0x1016c>
  412a34:	str	xzr, [x22]
  412a38:	mov	w24, #0xfffffff4            	// #-12
  412a3c:	b	412934 <ferror@plt+0x10304>
  412a40:	ldp	x21, x22, [sp, #32]
  412a44:	ldp	x25, x26, [sp, #64]
  412a48:	b	412948 <ferror@plt+0x10318>
  412a4c:	cbz	x0, 412a60 <ferror@plt+0x10430>
  412a50:	ldr	x0, [x0, #16]
  412a54:	add	x1, x0, #0x8
  412a58:	cmp	x0, #0x0
  412a5c:	csel	x0, x1, x0, ne  // ne = any
  412a60:	ret
  412a64:	cbz	x0, 412a78 <ferror@plt+0x10448>
  412a68:	ldr	x0, [x0, #16]
  412a6c:	cbz	x0, 412a80 <ferror@plt+0x10450>
  412a70:	ldr	x0, [x0]
  412a74:	ret
  412a78:	mov	x0, #0x0                   	// #0
  412a7c:	b	412a74 <ferror@plt+0x10444>
  412a80:	mov	x0, #0x0                   	// #0
  412a84:	b	412a74 <ferror@plt+0x10444>
  412a88:	stp	x29, x30, [sp, #-32]!
  412a8c:	mov	x29, sp
  412a90:	str	x19, [sp, #16]
  412a94:	mov	x19, x0
  412a98:	cbz	x0, 412ab4 <ferror@plt+0x10484>
  412a9c:	ldr	x0, [x19, #16]
  412aa0:	bl	4023e0 <free@plt>
  412aa4:	mov	x0, x19
  412aa8:	bl	40cb34 <ferror@plt+0xa504>
  412aac:	mov	x19, x0
  412ab0:	cbnz	x0, 412a9c <ferror@plt+0x1046c>
  412ab4:	ldr	x19, [sp, #16]
  412ab8:	ldp	x29, x30, [sp], #32
  412abc:	ret
  412ac0:	stp	x29, x30, [sp, #-96]!
  412ac4:	mov	x29, sp
  412ac8:	stp	x23, x24, [sp, #48]
  412acc:	cmp	x0, #0x0
  412ad0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  412ad4:	b.eq	412c0c <ferror@plt+0x105dc>  // b.none
  412ad8:	stp	x21, x22, [sp, #32]
  412adc:	mov	x21, x1
  412ae0:	ldr	x1, [x1]
  412ae4:	cbnz	x1, 412b8c <ferror@plt+0x1055c>
  412ae8:	bl	410b6c <ferror@plt+0xe53c>
  412aec:	cbz	x0, 412bb4 <ferror@plt+0x10584>
  412af0:	add	x1, sp, #0x58
  412af4:	bl	4147e0 <ferror@plt+0x121b0>
  412af8:	mov	w23, w0
  412afc:	tbnz	w0, #31, 412bc8 <ferror@plt+0x10598>
  412b00:	cmp	w0, #0x0
  412b04:	b.le	412bf0 <ferror@plt+0x105c0>
  412b08:	stp	x19, x20, [sp, #16]
  412b0c:	stp	x25, x26, [sp, #64]
  412b10:	sub	w22, w23, #0x1
  412b14:	add	x22, x22, #0x1
  412b18:	add	x22, x22, x22, lsl #1
  412b1c:	lsl	x22, x22, #3
  412b20:	mov	x20, #0x0                   	// #0
  412b24:	ldr	x0, [sp, #88]
  412b28:	add	x1, x0, x20
  412b2c:	ldr	x25, [x0, x20]
  412b30:	ldr	x24, [x1, #16]
  412b34:	mov	x0, x24
  412b38:	bl	402020 <strlen@plt>
  412b3c:	add	x26, x0, #0x1
  412b40:	add	x0, x0, #0x9
  412b44:	bl	4021a0 <malloc@plt>
  412b48:	mov	x19, x0
  412b4c:	cbz	x0, 412c14 <ferror@plt+0x105e4>
  412b50:	str	x25, [x0], #8
  412b54:	mov	x2, x26
  412b58:	mov	x1, x24
  412b5c:	bl	401fe0 <memcpy@plt>
  412b60:	mov	x1, x19
  412b64:	ldr	x0, [x21]
  412b68:	bl	40ca00 <ferror@plt+0xa3d0>
  412b6c:	cbz	x0, 412bd0 <ferror@plt+0x105a0>
  412b70:	str	x0, [x21]
  412b74:	add	x20, x20, #0x18
  412b78:	cmp	x20, x22
  412b7c:	b.ne	412b24 <ferror@plt+0x104f4>  // b.any
  412b80:	ldp	x19, x20, [sp, #16]
  412b84:	ldp	x25, x26, [sp, #64]
  412b88:	b	412bf0 <ferror@plt+0x105c0>
  412b8c:	stp	x19, x20, [sp, #16]
  412b90:	stp	x25, x26, [sp, #64]
  412b94:	adrp	x3, 41b000 <ferror@plt+0x189d0>
  412b98:	add	x3, x3, #0xcd8
  412b9c:	mov	w2, #0x9a8                 	// #2472
  412ba0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  412ba4:	add	x1, x1, #0x7f8
  412ba8:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  412bac:	add	x0, x0, #0xad0
  412bb0:	bl	402570 <__assert_fail@plt>
  412bb4:	bl	402580 <__errno_location@plt>
  412bb8:	ldr	w23, [x0]
  412bbc:	neg	w23, w23
  412bc0:	ldp	x21, x22, [sp, #32]
  412bc4:	b	412bfc <ferror@plt+0x105cc>
  412bc8:	ldp	x21, x22, [sp, #32]
  412bcc:	b	412bfc <ferror@plt+0x105cc>
  412bd0:	mov	x0, x19
  412bd4:	bl	4023e0 <free@plt>
  412bd8:	ldr	x0, [x21]
  412bdc:	bl	412a88 <ferror@plt+0x10458>
  412be0:	str	xzr, [x21]
  412be4:	mov	w23, #0xfffffff4            	// #-12
  412be8:	ldp	x19, x20, [sp, #16]
  412bec:	ldp	x25, x26, [sp, #64]
  412bf0:	ldr	x0, [sp, #88]
  412bf4:	bl	4023e0 <free@plt>
  412bf8:	ldp	x21, x22, [sp, #32]
  412bfc:	mov	w0, w23
  412c00:	ldp	x23, x24, [sp, #48]
  412c04:	ldp	x29, x30, [sp], #96
  412c08:	ret
  412c0c:	mov	w23, #0xfffffffe            	// #-2
  412c10:	b	412bfc <ferror@plt+0x105cc>
  412c14:	bl	402580 <__errno_location@plt>
  412c18:	ldr	w23, [x0]
  412c1c:	neg	w23, w23
  412c20:	ldr	x0, [x21]
  412c24:	bl	412a88 <ferror@plt+0x10458>
  412c28:	str	xzr, [x21]
  412c2c:	ldp	x19, x20, [sp, #16]
  412c30:	ldp	x25, x26, [sp, #64]
  412c34:	b	412bf0 <ferror@plt+0x105c0>
  412c38:	cbz	x0, 412c4c <ferror@plt+0x1061c>
  412c3c:	ldr	x0, [x0, #16]
  412c40:	add	x1, x0, #0x8
  412c44:	cmp	x0, #0x0
  412c48:	csel	x0, x1, x0, ne  // ne = any
  412c4c:	ret
  412c50:	cbz	x0, 412c64 <ferror@plt+0x10634>
  412c54:	ldr	x0, [x0, #16]
  412c58:	cbz	x0, 412c6c <ferror@plt+0x1063c>
  412c5c:	ldr	x0, [x0]
  412c60:	ret
  412c64:	mov	x0, #0x0                   	// #0
  412c68:	b	412c60 <ferror@plt+0x10630>
  412c6c:	mov	x0, #0x0                   	// #0
  412c70:	b	412c60 <ferror@plt+0x10630>
  412c74:	stp	x29, x30, [sp, #-32]!
  412c78:	mov	x29, sp
  412c7c:	str	x19, [sp, #16]
  412c80:	mov	x19, x0
  412c84:	cbz	x0, 412ca0 <ferror@plt+0x10670>
  412c88:	ldr	x0, [x19, #16]
  412c8c:	bl	4023e0 <free@plt>
  412c90:	mov	x0, x19
  412c94:	bl	40cb34 <ferror@plt+0xa504>
  412c98:	mov	x19, x0
  412c9c:	cbnz	x0, 412c88 <ferror@plt+0x10658>
  412ca0:	ldr	x19, [sp, #16]
  412ca4:	ldp	x29, x30, [sp], #32
  412ca8:	ret
  412cac:	stp	x29, x30, [sp, #-96]!
  412cb0:	mov	x29, sp
  412cb4:	stp	x23, x24, [sp, #48]
  412cb8:	cmp	x0, #0x0
  412cbc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  412cc0:	b.eq	412df8 <ferror@plt+0x107c8>  // b.none
  412cc4:	stp	x21, x22, [sp, #32]
  412cc8:	mov	x21, x1
  412ccc:	ldr	x1, [x1]
  412cd0:	cbnz	x1, 412d78 <ferror@plt+0x10748>
  412cd4:	bl	410b6c <ferror@plt+0xe53c>
  412cd8:	cbz	x0, 412da0 <ferror@plt+0x10770>
  412cdc:	add	x1, sp, #0x58
  412ce0:	bl	41521c <ferror@plt+0x12bec>
  412ce4:	mov	w23, w0
  412ce8:	tbnz	w0, #31, 412db4 <ferror@plt+0x10784>
  412cec:	cmp	w0, #0x0
  412cf0:	b.le	412ddc <ferror@plt+0x107ac>
  412cf4:	stp	x19, x20, [sp, #16]
  412cf8:	stp	x25, x26, [sp, #64]
  412cfc:	sub	w22, w23, #0x1
  412d00:	add	x22, x22, #0x1
  412d04:	add	x22, x22, x22, lsl #1
  412d08:	lsl	x22, x22, #3
  412d0c:	mov	x20, #0x0                   	// #0
  412d10:	ldr	x0, [sp, #88]
  412d14:	add	x1, x0, x20
  412d18:	ldr	x25, [x0, x20]
  412d1c:	ldr	x24, [x1, #16]
  412d20:	mov	x0, x24
  412d24:	bl	402020 <strlen@plt>
  412d28:	add	x26, x0, #0x1
  412d2c:	add	x0, x0, #0x9
  412d30:	bl	4021a0 <malloc@plt>
  412d34:	mov	x19, x0
  412d38:	cbz	x0, 412e00 <ferror@plt+0x107d0>
  412d3c:	str	x25, [x0], #8
  412d40:	mov	x2, x26
  412d44:	mov	x1, x24
  412d48:	bl	401fe0 <memcpy@plt>
  412d4c:	mov	x1, x19
  412d50:	ldr	x0, [x21]
  412d54:	bl	40ca00 <ferror@plt+0xa3d0>
  412d58:	cbz	x0, 412dbc <ferror@plt+0x1078c>
  412d5c:	str	x0, [x21]
  412d60:	add	x20, x20, #0x18
  412d64:	cmp	x20, x22
  412d68:	b.ne	412d10 <ferror@plt+0x106e0>  // b.any
  412d6c:	ldp	x19, x20, [sp, #16]
  412d70:	ldp	x25, x26, [sp, #64]
  412d74:	b	412ddc <ferror@plt+0x107ac>
  412d78:	stp	x19, x20, [sp, #16]
  412d7c:	stp	x25, x26, [sp, #64]
  412d80:	adrp	x3, 41b000 <ferror@plt+0x189d0>
  412d84:	add	x3, x3, #0xcf8
  412d88:	mov	w2, #0xa34                 	// #2612
  412d8c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  412d90:	add	x1, x1, #0x7f8
  412d94:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  412d98:	add	x0, x0, #0xad0
  412d9c:	bl	402570 <__assert_fail@plt>
  412da0:	bl	402580 <__errno_location@plt>
  412da4:	ldr	w23, [x0]
  412da8:	neg	w23, w23
  412dac:	ldp	x21, x22, [sp, #32]
  412db0:	b	412de8 <ferror@plt+0x107b8>
  412db4:	ldp	x21, x22, [sp, #32]
  412db8:	b	412de8 <ferror@plt+0x107b8>
  412dbc:	mov	x0, x19
  412dc0:	bl	4023e0 <free@plt>
  412dc4:	ldr	x0, [x21]
  412dc8:	bl	412c74 <ferror@plt+0x10644>
  412dcc:	str	xzr, [x21]
  412dd0:	mov	w23, #0xfffffff4            	// #-12
  412dd4:	ldp	x19, x20, [sp, #16]
  412dd8:	ldp	x25, x26, [sp, #64]
  412ddc:	ldr	x0, [sp, #88]
  412de0:	bl	4023e0 <free@plt>
  412de4:	ldp	x21, x22, [sp, #32]
  412de8:	mov	w0, w23
  412dec:	ldp	x23, x24, [sp, #48]
  412df0:	ldp	x29, x30, [sp], #96
  412df4:	ret
  412df8:	mov	w23, #0xfffffffe            	// #-2
  412dfc:	b	412de8 <ferror@plt+0x107b8>
  412e00:	bl	402580 <__errno_location@plt>
  412e04:	ldr	w23, [x0]
  412e08:	neg	w23, w23
  412e0c:	ldr	x0, [x21]
  412e10:	bl	412c74 <ferror@plt+0x10644>
  412e14:	str	xzr, [x21]
  412e18:	ldp	x19, x20, [sp, #16]
  412e1c:	ldp	x25, x26, [sp, #64]
  412e20:	b	412ddc <ferror@plt+0x107ac>
  412e24:	cbz	x0, 412e38 <ferror@plt+0x10808>
  412e28:	ldr	x0, [x0, #16]
  412e2c:	add	x1, x0, #0x9
  412e30:	cmp	x0, #0x0
  412e34:	csel	x0, x1, x0, ne  // ne = any
  412e38:	ret
  412e3c:	cbz	x0, 412e50 <ferror@plt+0x10820>
  412e40:	ldr	x0, [x0, #16]
  412e44:	cbz	x0, 412e58 <ferror@plt+0x10828>
  412e48:	ldr	x0, [x0]
  412e4c:	ret
  412e50:	mov	x0, #0x0                   	// #0
  412e54:	b	412e4c <ferror@plt+0x1081c>
  412e58:	mov	x0, #0x0                   	// #0
  412e5c:	b	412e4c <ferror@plt+0x1081c>
  412e60:	cbz	x0, 412e74 <ferror@plt+0x10844>
  412e64:	ldr	x0, [x0, #16]
  412e68:	cbz	x0, 412e7c <ferror@plt+0x1084c>
  412e6c:	ldrb	w0, [x0, #8]
  412e70:	ret
  412e74:	mov	w0, #0x0                   	// #0
  412e78:	b	412e70 <ferror@plt+0x10840>
  412e7c:	mov	w0, #0x0                   	// #0
  412e80:	b	412e70 <ferror@plt+0x10840>
  412e84:	stp	x29, x30, [sp, #-32]!
  412e88:	mov	x29, sp
  412e8c:	str	x19, [sp, #16]
  412e90:	mov	x19, x0
  412e94:	cbz	x0, 412eb0 <ferror@plt+0x10880>
  412e98:	ldr	x0, [x19, #16]
  412e9c:	bl	4023e0 <free@plt>
  412ea0:	mov	x0, x19
  412ea4:	bl	40cb34 <ferror@plt+0xa504>
  412ea8:	mov	x19, x0
  412eac:	cbnz	x0, 412e98 <ferror@plt+0x10868>
  412eb0:	ldr	x19, [sp, #16]
  412eb4:	ldp	x29, x30, [sp], #32
  412eb8:	ret
  412ebc:	stp	x29, x30, [sp, #-112]!
  412ec0:	mov	x29, sp
  412ec4:	stp	x23, x24, [sp, #48]
  412ec8:	cmp	x0, #0x0
  412ecc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  412ed0:	b.eq	413024 <ferror@plt+0x109f4>  // b.none
  412ed4:	stp	x21, x22, [sp, #32]
  412ed8:	mov	x21, x1
  412edc:	ldr	x1, [x1]
  412ee0:	cbnz	x1, 412f9c <ferror@plt+0x1096c>
  412ee4:	bl	410b6c <ferror@plt+0xe53c>
  412ee8:	cbz	x0, 412fc8 <ferror@plt+0x10998>
  412eec:	add	x1, sp, #0x68
  412ef0:	bl	415c94 <ferror@plt+0x13664>
  412ef4:	mov	w24, w0
  412ef8:	tbnz	w0, #31, 412fdc <ferror@plt+0x109ac>
  412efc:	cmp	w0, #0x0
  412f00:	b.le	413008 <ferror@plt+0x109d8>
  412f04:	stp	x19, x20, [sp, #16]
  412f08:	stp	x25, x26, [sp, #64]
  412f0c:	str	x27, [sp, #80]
  412f10:	sub	w23, w24, #0x1
  412f14:	add	x23, x23, #0x1
  412f18:	add	x23, x23, x23, lsl #1
  412f1c:	lsl	x23, x23, #3
  412f20:	mov	x20, #0x0                   	// #0
  412f24:	ldr	x1, [sp, #104]
  412f28:	add	x0, x1, x20
  412f2c:	ldr	x26, [x1, x20]
  412f30:	ldrb	w25, [x0, #8]
  412f34:	ldr	x22, [x0, #16]
  412f38:	mov	x0, x22
  412f3c:	bl	402020 <strlen@plt>
  412f40:	add	x27, x0, #0x1
  412f44:	add	x0, x0, #0x11
  412f48:	bl	4021a0 <malloc@plt>
  412f4c:	mov	x19, x0
  412f50:	cbz	x0, 41302c <ferror@plt+0x109fc>
  412f54:	str	x26, [x0]
  412f58:	strb	w25, [x0, #8]
  412f5c:	mov	x2, x27
  412f60:	mov	x1, x22
  412f64:	add	x0, x0, #0x9
  412f68:	bl	401fe0 <memcpy@plt>
  412f6c:	mov	x1, x19
  412f70:	ldr	x0, [x21]
  412f74:	bl	40ca00 <ferror@plt+0xa3d0>
  412f78:	cbz	x0, 412fe4 <ferror@plt+0x109b4>
  412f7c:	str	x0, [x21]
  412f80:	add	x20, x20, #0x18
  412f84:	cmp	x20, x23
  412f88:	b.ne	412f24 <ferror@plt+0x108f4>  // b.any
  412f8c:	ldp	x19, x20, [sp, #16]
  412f90:	ldp	x25, x26, [sp, #64]
  412f94:	ldr	x27, [sp, #80]
  412f98:	b	413008 <ferror@plt+0x109d8>
  412f9c:	stp	x19, x20, [sp, #16]
  412fa0:	stp	x25, x26, [sp, #64]
  412fa4:	str	x27, [sp, #80]
  412fa8:	adrp	x3, 41b000 <ferror@plt+0x189d0>
  412fac:	add	x3, x3, #0xd10
  412fb0:	mov	w2, #0xac3                 	// #2755
  412fb4:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  412fb8:	add	x1, x1, #0x7f8
  412fbc:	adrp	x0, 41b000 <ferror@plt+0x189d0>
  412fc0:	add	x0, x0, #0xad0
  412fc4:	bl	402570 <__assert_fail@plt>
  412fc8:	bl	402580 <__errno_location@plt>
  412fcc:	ldr	w24, [x0]
  412fd0:	neg	w24, w24
  412fd4:	ldp	x21, x22, [sp, #32]
  412fd8:	b	413014 <ferror@plt+0x109e4>
  412fdc:	ldp	x21, x22, [sp, #32]
  412fe0:	b	413014 <ferror@plt+0x109e4>
  412fe4:	mov	x0, x19
  412fe8:	bl	4023e0 <free@plt>
  412fec:	ldr	x0, [x21]
  412ff0:	bl	412e84 <ferror@plt+0x10854>
  412ff4:	str	xzr, [x21]
  412ff8:	mov	w24, #0xfffffff4            	// #-12
  412ffc:	ldp	x19, x20, [sp, #16]
  413000:	ldp	x25, x26, [sp, #64]
  413004:	ldr	x27, [sp, #80]
  413008:	ldr	x0, [sp, #104]
  41300c:	bl	4023e0 <free@plt>
  413010:	ldp	x21, x22, [sp, #32]
  413014:	mov	w0, w24
  413018:	ldp	x23, x24, [sp, #48]
  41301c:	ldp	x29, x30, [sp], #112
  413020:	ret
  413024:	mov	w24, #0xfffffffe            	// #-2
  413028:	b	413014 <ferror@plt+0x109e4>
  41302c:	bl	402580 <__errno_location@plt>
  413030:	ldr	w24, [x0]
  413034:	neg	w24, w24
  413038:	ldr	x0, [x21]
  41303c:	bl	412e84 <ferror@plt+0x10854>
  413040:	str	xzr, [x21]
  413044:	ldp	x19, x20, [sp, #16]
  413048:	ldp	x25, x26, [sp, #64]
  41304c:	ldr	x27, [sp, #80]
  413050:	b	413008 <ferror@plt+0x109d8>
  413054:	ldrb	w1, [x0]
  413058:	cbnz	w1, 413060 <ferror@plt+0x10a30>
  41305c:	ret
  413060:	stp	x29, x30, [sp, #-16]!
  413064:	mov	x29, sp
  413068:	ldr	x0, [x0, #32]
  41306c:	bl	4023e0 <free@plt>
  413070:	ldp	x29, x30, [sp], #16
  413074:	ret
  413078:	stp	x29, x30, [sp, #-16]!
  41307c:	mov	x29, sp
  413080:	ldr	x1, [x0, #24]
  413084:	ldr	x0, [x0, #32]
  413088:	bl	402460 <munmap@plt>
  41308c:	ldp	x29, x30, [sp], #16
  413090:	ret
  413094:	stp	x29, x30, [sp, #-160]!
  413098:	mov	x29, sp
  41309c:	str	x19, [sp, #16]
  4130a0:	mov	x19, x0
  4130a4:	add	x2, sp, #0x20
  4130a8:	ldr	w1, [x0, #16]
  4130ac:	mov	w0, #0x0                   	// #0
  4130b0:	bl	4024d0 <__fxstat@plt>
  4130b4:	tbnz	w0, #31, 4130fc <ferror@plt+0x10acc>
  4130b8:	ldr	x1, [sp, #80]
  4130bc:	str	x1, [x19, #24]
  4130c0:	mov	x5, #0x0                   	// #0
  4130c4:	ldr	w4, [x19, #16]
  4130c8:	mov	w3, #0x2                   	// #2
  4130cc:	mov	w2, #0x1                   	// #1
  4130d0:	mov	x0, #0x0                   	// #0
  4130d4:	bl	4023a0 <mmap@plt>
  4130d8:	str	x0, [x19, #32]
  4130dc:	cmn	x0, #0x1
  4130e0:	b.eq	41310c <ferror@plt+0x10adc>  // b.none
  4130e4:	mov	w0, #0x1                   	// #1
  4130e8:	strb	w0, [x19, #20]
  4130ec:	mov	w0, #0x0                   	// #0
  4130f0:	ldr	x19, [sp, #16]
  4130f4:	ldp	x29, x30, [sp], #160
  4130f8:	ret
  4130fc:	bl	402580 <__errno_location@plt>
  413100:	ldr	w0, [x0]
  413104:	neg	w0, w0
  413108:	b	4130f0 <ferror@plt+0x10ac0>
  41310c:	bl	402580 <__errno_location@plt>
  413110:	ldr	w0, [x0]
  413114:	neg	w0, w0
  413118:	b	4130f0 <ferror@plt+0x10ac0>
  41311c:	stp	x29, x30, [sp, #-32]!
  413120:	mov	x29, sp
  413124:	str	x19, [sp, #16]
  413128:	mov	x19, x0
  41312c:	ldr	x0, [x0, #8]
  413130:	cbz	x0, 413144 <ferror@plt+0x10b14>
  413134:	ldr	x0, [x19, #32]
  413138:	bl	4023e0 <free@plt>
  41313c:	ldr	x0, [x19, #8]
  413140:	bl	402000 <gzclose@plt>
  413144:	ldr	x19, [sp, #16]
  413148:	ldp	x29, x30, [sp], #32
  41314c:	ret
  413150:	stp	x29, x30, [sp, #-80]!
  413154:	mov	x29, sp
  413158:	stp	x19, x20, [sp, #16]
  41315c:	stp	x21, x22, [sp, #32]
  413160:	stp	x23, x24, [sp, #48]
  413164:	mov	x23, x0
  413168:	bl	402580 <__errno_location@plt>
  41316c:	mov	x24, x0
  413170:	str	wzr, [x0]
  413174:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  413178:	add	x1, x1, #0xed8
  41317c:	ldr	w0, [x23, #16]
  413180:	bl	402130 <gzdopen@plt>
  413184:	str	x0, [x23, #8]
  413188:	cbz	x0, 4131a4 <ferror@plt+0x10b74>
  41318c:	mov	w0, #0xffffffff            	// #-1
  413190:	str	w0, [x23, #16]
  413194:	mov	x22, #0x0                   	// #0
  413198:	mov	x21, #0x0                   	// #0
  41319c:	mov	x20, #0x0                   	// #0
  4131a0:	b	4131e0 <ferror@plt+0x10bb0>
  4131a4:	mov	x22, x0
  4131a8:	ldr	w19, [x24]
  4131ac:	neg	w19, w19
  4131b0:	b	413288 <ferror@plt+0x10c58>
  4131b4:	ldr	w19, [x24]
  4131b8:	neg	w19, w19
  4131bc:	b	413234 <ferror@plt+0x10c04>
  4131c0:	sub	w2, w21, w20
  4131c4:	add	x1, x22, x20
  4131c8:	ldr	x0, [x23, #8]
  4131cc:	bl	402290 <gzread@plt>
  4131d0:	mov	w19, w0
  4131d4:	cbz	w0, 41327c <ferror@plt+0x10c4c>
  4131d8:	tbnz	w0, #31, 413204 <ferror@plt+0x10bd4>
  4131dc:	add	x20, x20, w0, sxtw
  4131e0:	cmp	x20, x21
  4131e4:	b.ne	4131c0 <ferror@plt+0x10b90>  // b.any
  4131e8:	add	x21, x21, #0x400, lsl #12
  4131ec:	mov	x1, x21
  4131f0:	mov	x0, x22
  4131f4:	bl	402230 <realloc@plt>
  4131f8:	cbz	x0, 4131b4 <ferror@plt+0x10b84>
  4131fc:	mov	x22, x0
  413200:	b	4131c0 <ferror@plt+0x10b90>
  413204:	add	x1, sp, #0x4c
  413208:	ldr	x0, [x23, #8]
  41320c:	bl	4023d0 <gzerror@plt>
  413210:	mov	x19, x0
  413214:	ldr	x0, [x23, #48]
  413218:	bl	40ba98 <ferror@plt+0x9468>
  41321c:	cmp	w0, #0x2
  413220:	b.gt	413240 <ferror@plt+0x10c10>
  413224:	mov	w19, #0xffffffea            	// #-22
  413228:	ldr	w0, [sp, #76]
  41322c:	cmn	w0, #0x1
  413230:	b.eq	413270 <ferror@plt+0x10c40>  // b.none
  413234:	ldr	x0, [x23, #8]
  413238:	bl	402000 <gzclose@plt>
  41323c:	b	413288 <ferror@plt+0x10c58>
  413240:	mov	x6, x19
  413244:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  413248:	add	x5, x5, #0xee0
  41324c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  413250:	add	x4, x4, #0xfd0
  413254:	mov	w3, #0xce                  	// #206
  413258:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  41325c:	add	x2, x2, #0xef0
  413260:	mov	w1, #0x3                   	// #3
  413264:	ldr	x0, [x23, #48]
  413268:	bl	40b9f8 <ferror@plt+0x93c8>
  41326c:	b	413224 <ferror@plt+0x10bf4>
  413270:	ldr	w19, [x24]
  413274:	neg	w19, w19
  413278:	b	413234 <ferror@plt+0x10c04>
  41327c:	str	x22, [x23, #32]
  413280:	str	x20, [x23, #24]
  413284:	mov	x22, #0x0                   	// #0
  413288:	mov	x0, x22
  41328c:	bl	4023e0 <free@plt>
  413290:	mov	w0, w19
  413294:	ldp	x19, x20, [sp, #16]
  413298:	ldp	x21, x22, [sp, #32]
  41329c:	ldp	x23, x24, [sp, #48]
  4132a0:	ldp	x29, x30, [sp], #80
  4132a4:	ret
  4132a8:	mov	x12, #0x4070                	// #16496
  4132ac:	sub	sp, sp, x12
  4132b0:	stp	x29, x30, [sp]
  4132b4:	mov	x29, sp
  4132b8:	stp	x19, x20, [sp, #16]
  4132bc:	stp	x21, x22, [sp, #32]
  4132c0:	stp	x23, x24, [sp, #48]
  4132c4:	stp	x25, x26, [sp, #64]
  4132c8:	stp	x27, x28, [sp, #80]
  4132cc:	mov	x19, x0
  4132d0:	str	x1, [sp, #104]
  4132d4:	str	xzr, [x0, #8]
  4132d8:	add	x0, sp, #0x70
  4132dc:	str	x0, [x19, #24]
  4132e0:	mov	x0, #0x2000                	// #8192
  4132e4:	str	x0, [x19, #32]
  4132e8:	mov	x24, #0x0                   	// #0
  4132ec:	str	xzr, [sp, #96]
  4132f0:	mov	w23, #0x0                   	// #0
  4132f4:	add	x28, sp, #0x2, lsl #12
  4132f8:	add	x28, x28, #0x70
  4132fc:	mov	x26, x0
  413300:	add	x27, sp, #0x70
  413304:	b	4133b0 <ferror@plt+0x10d80>
  413308:	bl	402580 <__errno_location@plt>
  41330c:	ldr	w0, [x0]
  413310:	neg	w19, w0
  413314:	ldr	x22, [sp, #96]
  413318:	mov	x0, x22
  41331c:	bl	4023e0 <free@plt>
  413320:	mov	w0, w19
  413324:	ldp	x19, x20, [sp, #16]
  413328:	ldp	x21, x22, [sp, #32]
  41332c:	ldp	x23, x24, [sp, #48]
  413330:	ldp	x25, x26, [sp, #64]
  413334:	ldp	x27, x28, [sp, #80]
  413338:	ldp	x29, x30, [sp]
  41333c:	mov	x12, #0x4070                	// #16496
  413340:	add	sp, sp, x12
  413344:	ret
  413348:	mov	w1, w23
  41334c:	mov	x0, x19
  413350:	bl	402060 <lzma_code@plt>
  413354:	mov	w20, w0
  413358:	ldr	x21, [x19, #32]
  41335c:	cmp	x21, #0x0
  413360:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  413364:	b.eq	4133b0 <ferror@plt+0x10d80>  // b.none
  413368:	sub	x21, x26, x21
  41336c:	add	x25, x24, x21
  413370:	mov	x1, x25
  413374:	ldr	x0, [sp, #96]
  413378:	bl	402230 <realloc@plt>
  41337c:	mov	x22, x0
  413380:	cbz	x0, 4133e8 <ferror@plt+0x10db8>
  413384:	mov	x2, x21
  413388:	mov	x1, x27
  41338c:	add	x0, x0, x24
  413390:	bl	401fe0 <memcpy@plt>
  413394:	str	x27, [x19, #24]
  413398:	str	x26, [x19, #32]
  41339c:	cmp	w20, #0x1
  4133a0:	b.eq	4135ec <ferror@plt+0x10fbc>  // b.none
  4133a4:	cbnz	w20, 4133fc <ferror@plt+0x10dcc>
  4133a8:	mov	x24, x25
  4133ac:	str	x22, [sp, #96]
  4133b0:	ldr	x0, [x19, #8]
  4133b4:	cbnz	x0, 413348 <ferror@plt+0x10d18>
  4133b8:	mov	x2, x26
  4133bc:	mov	x1, x28
  4133c0:	ldr	x0, [sp, #104]
  4133c4:	ldr	w0, [x0, #16]
  4133c8:	bl	4024c0 <read@plt>
  4133cc:	tbnz	x0, #63, 413308 <ferror@plt+0x10cd8>
  4133d0:	str	x28, [x19]
  4133d4:	str	x0, [x19, #8]
  4133d8:	cmp	x0, #0x0
  4133dc:	mov	w0, #0x3                   	// #3
  4133e0:	csel	w23, w23, w0, ne  // ne = any
  4133e4:	b	413348 <ferror@plt+0x10d18>
  4133e8:	bl	402580 <__errno_location@plt>
  4133ec:	ldr	w0, [x0]
  4133f0:	neg	w19, w0
  4133f4:	ldr	x22, [sp, #96]
  4133f8:	b	413318 <ferror@plt+0x10ce8>
  4133fc:	cmp	w20, #0x8
  413400:	b.eq	413514 <ferror@plt+0x10ee4>  // b.none
  413404:	b.hi	413460 <ferror@plt+0x10e30>  // b.pmore
  413408:	cmp	w20, #0x5
  41340c:	b.eq	4134b8 <ferror@plt+0x10e88>  // b.none
  413410:	cmp	w20, #0x7
  413414:	b.ne	4135a4 <ferror@plt+0x10f74>  // b.any
  413418:	ldr	x0, [sp, #104]
  41341c:	ldr	x0, [x0, #48]
  413420:	bl	40ba98 <ferror@plt+0x9468>
  413424:	mov	w19, #0xffffffea            	// #-22
  413428:	cmp	w0, #0x2
  41342c:	b.le	413318 <ferror@plt+0x10ce8>
  413430:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  413434:	add	x5, x5, #0xf10
  413438:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  41343c:	add	x4, x4, #0xfb0
  413440:	mov	w3, #0x47                  	// #71
  413444:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  413448:	add	x2, x2, #0xef0
  41344c:	mov	w1, #0x3                   	// #3
  413450:	ldr	x0, [sp, #104]
  413454:	ldr	x0, [x0, #48]
  413458:	bl	40b9f8 <ferror@plt+0x93c8>
  41345c:	b	413318 <ferror@plt+0x10ce8>
  413460:	cmp	w20, #0x9
  413464:	b.eq	41355c <ferror@plt+0x10f2c>  // b.none
  413468:	cmp	w20, #0xa
  41346c:	b.ne	4135a4 <ferror@plt+0x10f74>  // b.any
  413470:	ldr	x0, [sp, #104]
  413474:	ldr	x0, [x0, #48]
  413478:	bl	40ba98 <ferror@plt+0x9468>
  41347c:	mov	w19, #0xffffffea            	// #-22
  413480:	cmp	w0, #0x2
  413484:	b.le	413318 <ferror@plt+0x10ce8>
  413488:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  41348c:	add	x5, x5, #0xf70
  413490:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  413494:	add	x4, x4, #0xfb0
  413498:	mov	w3, #0x50                  	// #80
  41349c:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4134a0:	add	x2, x2, #0xef0
  4134a4:	mov	w1, #0x3                   	// #3
  4134a8:	ldr	x0, [sp, #104]
  4134ac:	ldr	x0, [x0, #48]
  4134b0:	bl	40b9f8 <ferror@plt+0x93c8>
  4134b4:	b	413318 <ferror@plt+0x10ce8>
  4134b8:	ldr	x0, [sp, #104]
  4134bc:	ldr	x0, [x0, #48]
  4134c0:	bl	40ba98 <ferror@plt+0x9468>
  4134c4:	mov	w19, #0xffffffea            	// #-22
  4134c8:	cmp	w0, #0x2
  4134cc:	b.le	413318 <ferror@plt+0x10ce8>
  4134d0:	ldr	x0, [sp, #104]
  4134d4:	ldr	x19, [x0, #48]
  4134d8:	mov	w0, #0xc                   	// #12
  4134dc:	bl	402270 <strerror@plt>
  4134e0:	mov	x6, x0
  4134e4:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  4134e8:	add	x5, x5, #0xf08
  4134ec:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  4134f0:	add	x4, x4, #0xfb0
  4134f4:	mov	w3, #0x44                  	// #68
  4134f8:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4134fc:	add	x2, x2, #0xef0
  413500:	mov	w1, #0x3                   	// #3
  413504:	mov	x0, x19
  413508:	bl	40b9f8 <ferror@plt+0x93c8>
  41350c:	mov	w19, #0xffffffea            	// #-22
  413510:	b	413318 <ferror@plt+0x10ce8>
  413514:	ldr	x0, [sp, #104]
  413518:	ldr	x0, [x0, #48]
  41351c:	bl	40ba98 <ferror@plt+0x9468>
  413520:	mov	w19, #0xffffffea            	// #-22
  413524:	cmp	w0, #0x2
  413528:	b.le	413318 <ferror@plt+0x10ce8>
  41352c:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  413530:	add	x5, x5, #0xf30
  413534:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  413538:	add	x4, x4, #0xfb0
  41353c:	mov	w3, #0x4a                  	// #74
  413540:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  413544:	add	x2, x2, #0xef0
  413548:	mov	w1, #0x3                   	// #3
  41354c:	ldr	x0, [sp, #104]
  413550:	ldr	x0, [x0, #48]
  413554:	bl	40b9f8 <ferror@plt+0x93c8>
  413558:	b	413318 <ferror@plt+0x10ce8>
  41355c:	ldr	x0, [sp, #104]
  413560:	ldr	x0, [x0, #48]
  413564:	bl	40ba98 <ferror@plt+0x9468>
  413568:	mov	w19, #0xffffffea            	// #-22
  41356c:	cmp	w0, #0x2
  413570:	b.le	413318 <ferror@plt+0x10ce8>
  413574:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  413578:	add	x5, x5, #0xf58
  41357c:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  413580:	add	x4, x4, #0xfb0
  413584:	mov	w3, #0x4d                  	// #77
  413588:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  41358c:	add	x2, x2, #0xef0
  413590:	mov	w1, #0x3                   	// #3
  413594:	ldr	x0, [sp, #104]
  413598:	ldr	x0, [x0, #48]
  41359c:	bl	40b9f8 <ferror@plt+0x93c8>
  4135a0:	b	413318 <ferror@plt+0x10ce8>
  4135a4:	ldr	x0, [sp, #104]
  4135a8:	ldr	x0, [x0, #48]
  4135ac:	bl	40ba98 <ferror@plt+0x9468>
  4135b0:	mov	w19, #0xffffffea            	// #-22
  4135b4:	cmp	w0, #0x2
  4135b8:	b.le	413318 <ferror@plt+0x10ce8>
  4135bc:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  4135c0:	add	x5, x5, #0xf90
  4135c4:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  4135c8:	add	x4, x4, #0xfb0
  4135cc:	mov	w3, #0x53                  	// #83
  4135d0:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4135d4:	add	x2, x2, #0xef0
  4135d8:	mov	w1, #0x3                   	// #3
  4135dc:	ldr	x0, [sp, #104]
  4135e0:	ldr	x0, [x0, #48]
  4135e4:	bl	40b9f8 <ferror@plt+0x93c8>
  4135e8:	b	413318 <ferror@plt+0x10ce8>
  4135ec:	mov	w0, #0x1                   	// #1
  4135f0:	ldr	x1, [sp, #104]
  4135f4:	strb	w0, [x1]
  4135f8:	str	x22, [x1, #32]
  4135fc:	str	x25, [x1, #24]
  413600:	mov	w0, #0x0                   	// #0
  413604:	b	413324 <ferror@plt+0x10cf4>
  413608:	stp	x29, x30, [sp, #-192]!
  41360c:	mov	x29, sp
  413610:	stp	x19, x20, [sp, #16]
  413614:	str	x21, [sp, #32]
  413618:	mov	x20, x0
  41361c:	stp	xzr, xzr, [sp, #56]
  413620:	stp	xzr, xzr, [sp, #72]
  413624:	stp	xzr, xzr, [sp, #88]
  413628:	stp	xzr, xzr, [sp, #104]
  41362c:	stp	xzr, xzr, [sp, #120]
  413630:	stp	xzr, xzr, [sp, #136]
  413634:	stp	xzr, xzr, [sp, #152]
  413638:	stp	xzr, xzr, [sp, #168]
  41363c:	str	xzr, [sp, #184]
  413640:	mov	w2, #0x8                   	// #8
  413644:	mov	x1, #0xffffffffffffffff    	// #-1
  413648:	add	x0, sp, #0x38
  41364c:	bl	402320 <lzma_stream_decoder@plt>
  413650:	cmp	w0, #0x5
  413654:	b.eq	41368c <ferror@plt+0x1105c>  // b.none
  413658:	cbnz	w0, 4136dc <ferror@plt+0x110ac>
  41365c:	add	x19, sp, #0x38
  413660:	mov	x1, x20
  413664:	mov	x0, x19
  413668:	bl	4132a8 <ferror@plt+0x10c78>
  41366c:	mov	w21, w0
  413670:	mov	x0, x19
  413674:	bl	402360 <lzma_end@plt>
  413678:	mov	w0, w21
  41367c:	ldp	x19, x20, [sp, #16]
  413680:	ldr	x21, [sp, #32]
  413684:	ldp	x29, x30, [sp], #192
  413688:	ret
  41368c:	ldr	x0, [x20, #48]
  413690:	bl	40ba98 <ferror@plt+0x9468>
  413694:	mov	w21, #0xfffffff4            	// #-12
  413698:	cmp	w0, #0x2
  41369c:	b.le	413678 <ferror@plt+0x11048>
  4136a0:	ldr	x19, [x20, #48]
  4136a4:	mov	w0, #0xc                   	// #12
  4136a8:	bl	402270 <strerror@plt>
  4136ac:	mov	x6, x0
  4136b0:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  4136b4:	add	x5, x5, #0xf08
  4136b8:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  4136bc:	add	x4, x4, #0xfc8
  4136c0:	mov	w3, #0x97                  	// #151
  4136c4:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  4136c8:	add	x2, x2, #0xef0
  4136cc:	mov	w1, #0x3                   	// #3
  4136d0:	mov	x0, x19
  4136d4:	bl	40b9f8 <ferror@plt+0x93c8>
  4136d8:	b	413678 <ferror@plt+0x11048>
  4136dc:	ldr	x0, [x20, #48]
  4136e0:	bl	40ba98 <ferror@plt+0x9468>
  4136e4:	mov	w21, #0xffffffea            	// #-22
  4136e8:	cmp	w0, #0x2
  4136ec:	b.le	413678 <ferror@plt+0x11048>
  4136f0:	adrp	x5, 41b000 <ferror@plt+0x189d0>
  4136f4:	add	x5, x5, #0xf90
  4136f8:	adrp	x4, 41b000 <ferror@plt+0x189d0>
  4136fc:	add	x4, x4, #0xfc8
  413700:	mov	w3, #0x9a                  	// #154
  413704:	adrp	x2, 41b000 <ferror@plt+0x189d0>
  413708:	add	x2, x2, #0xef0
  41370c:	mov	w1, #0x3                   	// #3
  413710:	ldr	x0, [x20, #48]
  413714:	bl	40b9f8 <ferror@plt+0x93c8>
  413718:	b	413678 <ferror@plt+0x11048>
  41371c:	stp	x29, x30, [sp, #-32]!
  413720:	mov	x29, sp
  413724:	str	x19, [sp, #16]
  413728:	mov	x19, x0
  41372c:	ldr	x0, [x0, #56]
  413730:	cbz	x0, 413740 <ferror@plt+0x11110>
  413734:	ldr	x19, [sp, #16]
  413738:	ldp	x29, x30, [sp], #32
  41373c:	ret
  413740:	ldr	x1, [x19, #24]
  413744:	ldr	x0, [x19, #32]
  413748:	bl	413d70 <ferror@plt+0x11740>
  41374c:	str	x0, [x19, #56]
  413750:	b	413734 <ferror@plt+0x11104>
  413754:	stp	x29, x30, [sp, #-64]!
  413758:	mov	x29, sp
  41375c:	stp	x19, x20, [sp, #16]
  413760:	stp	x21, x22, [sp, #32]
  413764:	str	x23, [sp, #48]
  413768:	mov	x21, x0
  41376c:	mov	x19, x1
  413770:	mov	x1, #0x40                  	// #64
  413774:	mov	x0, #0x1                   	// #1
  413778:	bl	402210 <calloc@plt>
  41377c:	mov	x20, x0
  413780:	cbz	x0, 413894 <ferror@plt+0x11264>
  413784:	mov	w1, #0x80000               	// #524288
  413788:	mov	x0, x19
  41378c:	bl	4021b0 <open@plt>
  413790:	str	w0, [x20, #16]
  413794:	tbnz	w0, #31, 413828 <ferror@plt+0x111f8>
  413798:	mov	x19, #0x0                   	// #0
  41379c:	adrp	x1, 430000 <ferror@plt+0x2d9d0>
  4137a0:	add	x1, x1, #0xce8
  4137a4:	ldr	x2, [x1], #32
  4137a8:	cmp	x19, x2
  4137ac:	csel	x19, x19, x2, cs  // cs = hs, nlast
  4137b0:	ldr	x2, [x1, #16]
  4137b4:	cbnz	x2, 4137a4 <ferror@plt+0x11174>
  4137b8:	strb	wzr, [x20, #20]
  4137bc:	cbz	x19, 413870 <ferror@plt+0x11240>
  4137c0:	add	x1, x19, #0x10
  4137c4:	and	x1, x1, #0xfffffffffffffff0
  4137c8:	sub	sp, sp, x1
  4137cc:	mov	x23, sp
  4137d0:	add	x2, x19, #0x1
  4137d4:	mov	x1, x23
  4137d8:	bl	40b2a8 <ferror@plt+0x8c78>
  4137dc:	mov	x22, x0
  4137e0:	mov	w2, #0x0                   	// #0
  4137e4:	mov	x1, #0x0                   	// #0
  4137e8:	ldr	w0, [x20, #16]
  4137ec:	bl	402140 <lseek@plt>
  4137f0:	cmp	x19, x22
  4137f4:	b.eq	413840 <ferror@plt+0x11210>  // b.none
  4137f8:	tbnz	x22, #63, 413890 <ferror@plt+0x11260>
  4137fc:	mov	w22, #0xffffffea            	// #-22
  413800:	ldr	w0, [x20, #16]
  413804:	tbnz	w0, #31, 41380c <ferror@plt+0x111dc>
  413808:	bl	402280 <close@plt>
  41380c:	mov	x0, x20
  413810:	bl	4023e0 <free@plt>
  413814:	bl	402580 <__errno_location@plt>
  413818:	neg	w19, w22
  41381c:	str	w19, [x0]
  413820:	mov	x20, #0x0                   	// #0
  413824:	b	413894 <ferror@plt+0x11264>
  413828:	bl	402580 <__errno_location@plt>
  41382c:	ldr	w19, [x0]
  413830:	neg	w22, w19
  413834:	cmp	w19, #0x0
  413838:	b.le	413894 <ferror@plt+0x11264>
  41383c:	b	41380c <ferror@plt+0x111dc>
  413840:	adrp	x19, 430000 <ferror@plt+0x2d9d0>
  413844:	add	x19, x19, #0xce8
  413848:	adrp	x22, 413000 <ferror@plt+0x109d0>
  41384c:	add	x22, x22, #0x608
  413850:	ldr	x2, [x19]
  413854:	ldr	x1, [x19, #8]
  413858:	mov	x0, x23
  41385c:	bl	402330 <memcmp@plt>
  413860:	cbz	w0, 4138b0 <ferror@plt+0x11280>
  413864:	add	x19, x19, #0x20
  413868:	ldr	x22, [x19, #16]
  41386c:	cbnz	x22, 413850 <ferror@plt+0x11220>
  413870:	ldr	x0, [x20, #40]
  413874:	cbz	x0, 4138c0 <ferror@plt+0x11290>
  413878:	ldr	x0, [x20, #40]
  41387c:	ldr	x1, [x0]
  413880:	mov	x0, x20
  413884:	blr	x1
  413888:	mov	w22, w0
  41388c:	str	x21, [x20, #48]
  413890:	tbnz	w22, #31, 413800 <ferror@plt+0x111d0>
  413894:	mov	x0, x20
  413898:	mov	sp, x29
  41389c:	ldp	x19, x20, [sp, #16]
  4138a0:	ldp	x21, x22, [sp, #32]
  4138a4:	ldr	x23, [sp, #48]
  4138a8:	ldp	x29, x30, [sp], #64
  4138ac:	ret
  4138b0:	cbz	x22, 413870 <ferror@plt+0x11240>
  4138b4:	add	x19, x19, #0x10
  4138b8:	str	x19, [x20, #40]
  4138bc:	b	413878 <ferror@plt+0x11248>
  4138c0:	adrp	x0, 430000 <ferror@plt+0x2d9d0>
  4138c4:	add	x0, x0, #0xd48
  4138c8:	str	x0, [x20, #40]
  4138cc:	b	413878 <ferror@plt+0x11248>
  4138d0:	ldr	x0, [x0, #32]
  4138d4:	ret
  4138d8:	ldr	x0, [x0, #24]
  4138dc:	ret
  4138e0:	ldrb	w0, [x0, #20]
  4138e4:	ret
  4138e8:	ldr	w0, [x0, #16]
  4138ec:	ret
  4138f0:	stp	x29, x30, [sp, #-32]!
  4138f4:	mov	x29, sp
  4138f8:	str	x19, [sp, #16]
  4138fc:	mov	x19, x0
  413900:	ldr	x0, [x0, #56]
  413904:	cbz	x0, 41390c <ferror@plt+0x112dc>
  413908:	bl	4141c4 <ferror@plt+0x11b94>
  41390c:	ldr	x0, [x19, #40]
  413910:	ldr	x1, [x0, #8]
  413914:	mov	x0, x19
  413918:	blr	x1
  41391c:	ldr	w0, [x19, #16]
  413920:	tbz	w0, #31, 413938 <ferror@plt+0x11308>
  413924:	mov	x0, x19
  413928:	bl	4023e0 <free@plt>
  41392c:	ldr	x19, [sp, #16]
  413930:	ldp	x29, x30, [sp], #32
  413934:	ret
  413938:	bl	402280 <close@plt>
  41393c:	b	413924 <ferror@plt+0x112f4>
  413940:	ldr	x2, [x0, #56]
  413944:	str	x2, [x1]
  413948:	ldr	x1, [x0, #64]
  41394c:	ldr	x2, [x0, #16]
  413950:	cmp	x1, x2
  413954:	b.cs	413964 <ferror@plt+0x11334>  // b.hs, b.nlast
  413958:	ldr	x0, [x0]
  41395c:	add	x0, x0, x1
  413960:	ret
  413964:	stp	x29, x30, [sp, #-16]!
  413968:	mov	x29, sp
  41396c:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  413970:	add	x3, x3, #0xc8
  413974:	mov	w2, #0xca                  	// #202
  413978:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  41397c:	add	x1, x1, #0xff0
  413980:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  413984:	add	x0, x0, #0x8
  413988:	bl	402570 <__assert_fail@plt>
  41398c:	stp	x29, x30, [sp, #-16]!
  413990:	mov	x29, sp
  413994:	ands	w1, w1, #0xffff
  413998:	b.eq	413ab8 <ferror@plt+0x11488>  // b.none
  41399c:	ldrh	w5, [x0, #40]
  4139a0:	cmp	w5, w1
  4139a4:	b.ls	413ad8 <ferror@plt+0x114a8>  // b.plast
  4139a8:	ldrh	w5, [x0, #42]
  4139ac:	mul	w1, w5, w1
  4139b0:	ldr	x5, [x0, #32]
  4139b4:	add	x1, x5, w1, sxtw
  4139b8:	ldr	x6, [x0, #16]
  4139bc:	cmp	x1, x6
  4139c0:	b.cs	413af8 <ferror@plt+0x114c8>  // b.hs, b.nlast
  4139c4:	ldr	x5, [x0]
  4139c8:	cmn	x5, x1
  4139cc:	b.eq	413b18 <ferror@plt+0x114e8>  // b.none
  4139d0:	ldr	w7, [x0, #24]
  4139d4:	tbz	w7, #1, 413bec <ferror@plt+0x115bc>
  4139d8:	add	x9, x1, #0x14
  4139dc:	add	x8, x1, #0x18
  4139e0:	cmp	x6, x8
  4139e4:	b.cc	413b2c <ferror@plt+0x114fc>  // b.lo, b.ul, b.last
  4139e8:	add	x5, x5, x9
  4139ec:	tbz	w7, #4, 413b4c <ferror@plt+0x1151c>
  4139f0:	mov	x7, #0x0                   	// #0
  4139f4:	mov	x6, #0x0                   	// #0
  4139f8:	ldrb	w8, [x5, x7]
  4139fc:	orr	x6, x8, x6, lsl #8
  413a00:	add	x7, x7, #0x1
  413a04:	cmp	x7, #0x4
  413a08:	b.ne	4139f8 <ferror@plt+0x113c8>  // b.any
  413a0c:	str	x6, [x3]
  413a10:	add	x6, x1, #0x10
  413a14:	ldr	x5, [x0, #16]
  413a18:	cmp	x9, x5
  413a1c:	b.hi	413b6c <ferror@plt+0x1153c>  // b.pmore
  413a20:	ldr	x7, [x0]
  413a24:	add	x7, x7, x6
  413a28:	ldr	w5, [x0, #24]
  413a2c:	tbz	w5, #4, 413b8c <ferror@plt+0x1155c>
  413a30:	mov	x6, #0x0                   	// #0
  413a34:	mov	x5, #0x0                   	// #0
  413a38:	ldrb	w8, [x7, x6]
  413a3c:	orr	x5, x8, x5, lsl #8
  413a40:	add	x6, x6, #0x1
  413a44:	cmp	x6, #0x4
  413a48:	b.ne	413a38 <ferror@plt+0x11408>  // b.any
  413a4c:	str	x5, [x2]
  413a50:	add	x5, x1, #0x4
  413a54:	ldr	x6, [x0, #16]
  413a58:	cmp	x5, x6
  413a5c:	b.hi	413bac <ferror@plt+0x1157c>  // b.pmore
  413a60:	ldr	x5, [x0]
  413a64:	add	x1, x5, x1
  413a68:	ldr	w5, [x0, #24]
  413a6c:	tbz	w5, #4, 413bcc <ferror@plt+0x1159c>
  413a70:	mov	x6, #0x0                   	// #0
  413a74:	mov	x5, #0x0                   	// #0
  413a78:	ldrb	w7, [x1, x6]
  413a7c:	orr	x5, x7, x5, lsl #8
  413a80:	add	x6, x6, #0x1
  413a84:	cmp	x6, #0x4
  413a88:	b.ne	413a78 <ferror@plt+0x11448>  // b.any
  413a8c:	str	w5, [x4]
  413a90:	ldr	x1, [x2]
  413a94:	ldr	x2, [x3]
  413a98:	adds	x1, x1, x2
  413a9c:	b.cs	413d68 <ferror@plt+0x11738>  // b.hs, b.nlast
  413aa0:	ldr	x0, [x0, #16]
  413aa4:	cmp	x0, x1
  413aa8:	mov	w0, #0xffffffea            	// #-22
  413aac:	csel	w0, w0, wzr, cc  // cc = lo, ul, last
  413ab0:	ldp	x29, x30, [sp], #16
  413ab4:	ret
  413ab8:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  413abc:	add	x3, x3, #0xd8
  413ac0:	mov	w2, #0xd5                  	// #213
  413ac4:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  413ac8:	add	x1, x1, #0xff0
  413acc:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  413ad0:	add	x0, x0, #0x20
  413ad4:	bl	402570 <__assert_fail@plt>
  413ad8:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  413adc:	add	x3, x3, #0xd8
  413ae0:	mov	w2, #0xd6                  	// #214
  413ae4:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  413ae8:	add	x1, x1, #0xff0
  413aec:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  413af0:	add	x0, x0, #0x38
  413af4:	bl	402570 <__assert_fail@plt>
  413af8:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  413afc:	add	x3, x3, #0xc8
  413b00:	mov	w2, #0xca                  	// #202
  413b04:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  413b08:	add	x1, x1, #0xff0
  413b0c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  413b10:	add	x0, x0, #0x8
  413b14:	bl	402570 <__assert_fail@plt>
  413b18:	str	xzr, [x2]
  413b1c:	str	xzr, [x3]
  413b20:	str	wzr, [x4]
  413b24:	mov	w0, #0xffffffea            	// #-22
  413b28:	b	413ab0 <ferror@plt+0x11480>
  413b2c:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  413b30:	add	x3, x3, #0xb8
  413b34:	mov	w2, #0x89                  	// #137
  413b38:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  413b3c:	add	x1, x1, #0xff0
  413b40:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  413b44:	add	x0, x0, #0x58
  413b48:	bl	402570 <__assert_fail@plt>
  413b4c:	mov	x7, #0x3                   	// #3
  413b50:	mov	x6, #0x0                   	// #0
  413b54:	ldrb	w8, [x5, x7]
  413b58:	orr	x6, x8, x6, lsl #8
  413b5c:	sub	x7, x7, #0x1
  413b60:	cmn	x7, #0x1
  413b64:	b.ne	413b54 <ferror@plt+0x11524>  // b.any
  413b68:	b	413a0c <ferror@plt+0x113dc>
  413b6c:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  413b70:	add	x3, x3, #0xb8
  413b74:	mov	w2, #0x89                  	// #137
  413b78:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  413b7c:	add	x1, x1, #0xff0
  413b80:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  413b84:	add	x0, x0, #0x58
  413b88:	bl	402570 <__assert_fail@plt>
  413b8c:	mov	x6, #0x3                   	// #3
  413b90:	mov	x5, #0x0                   	// #0
  413b94:	ldrb	w8, [x7, x6]
  413b98:	orr	x5, x8, x5, lsl #8
  413b9c:	sub	x6, x6, #0x1
  413ba0:	cmn	x6, #0x1
  413ba4:	b.ne	413b94 <ferror@plt+0x11564>  // b.any
  413ba8:	b	413a4c <ferror@plt+0x1141c>
  413bac:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  413bb0:	add	x3, x3, #0xb8
  413bb4:	mov	w2, #0x89                  	// #137
  413bb8:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  413bbc:	add	x1, x1, #0xff0
  413bc0:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  413bc4:	add	x0, x0, #0x58
  413bc8:	bl	402570 <__assert_fail@plt>
  413bcc:	mov	x6, #0x3                   	// #3
  413bd0:	mov	x5, #0x0                   	// #0
  413bd4:	ldrb	w7, [x1, x6]
  413bd8:	orr	x5, x7, x5, lsl #8
  413bdc:	sub	x6, x6, #0x1
  413be0:	cmn	x6, #0x1
  413be4:	b.ne	413bd4 <ferror@plt+0x115a4>  // b.any
  413be8:	b	413a8c <ferror@plt+0x1145c>
  413bec:	add	x9, x1, #0x20
  413bf0:	add	x8, x1, #0x28
  413bf4:	cmp	x6, x8
  413bf8:	b.cc	413ca8 <ferror@plt+0x11678>  // b.lo, b.ul, b.last
  413bfc:	add	x5, x5, x9
  413c00:	tbz	w7, #4, 413cc8 <ferror@plt+0x11698>
  413c04:	mov	x7, #0x0                   	// #0
  413c08:	mov	x6, #0x0                   	// #0
  413c0c:	ldrb	w8, [x5, x7]
  413c10:	orr	x6, x8, x6, lsl #8
  413c14:	add	x7, x7, #0x1
  413c18:	cmp	x7, #0x8
  413c1c:	b.ne	413c0c <ferror@plt+0x115dc>  // b.any
  413c20:	str	x6, [x3]
  413c24:	add	x6, x1, #0x18
  413c28:	ldr	x5, [x0, #16]
  413c2c:	cmp	x9, x5
  413c30:	b.hi	413ce8 <ferror@plt+0x116b8>  // b.pmore
  413c34:	ldr	x7, [x0]
  413c38:	add	x7, x7, x6
  413c3c:	ldr	w5, [x0, #24]
  413c40:	tbz	w5, #4, 413d08 <ferror@plt+0x116d8>
  413c44:	mov	x6, #0x0                   	// #0
  413c48:	mov	x5, #0x0                   	// #0
  413c4c:	ldrb	w8, [x7, x6]
  413c50:	orr	x5, x8, x5, lsl #8
  413c54:	add	x6, x6, #0x1
  413c58:	cmp	x6, #0x8
  413c5c:	b.ne	413c4c <ferror@plt+0x1161c>  // b.any
  413c60:	str	x5, [x2]
  413c64:	add	x5, x1, #0x4
  413c68:	ldr	x6, [x0, #16]
  413c6c:	cmp	x5, x6
  413c70:	b.hi	413d28 <ferror@plt+0x116f8>  // b.pmore
  413c74:	ldr	x5, [x0]
  413c78:	add	x1, x5, x1
  413c7c:	ldr	w5, [x0, #24]
  413c80:	tbz	w5, #4, 413d48 <ferror@plt+0x11718>
  413c84:	mov	x6, #0x0                   	// #0
  413c88:	mov	x5, #0x0                   	// #0
  413c8c:	ldrb	w7, [x1, x6]
  413c90:	orr	x5, x7, x5, lsl #8
  413c94:	add	x6, x6, #0x1
  413c98:	cmp	x6, #0x4
  413c9c:	b.ne	413c8c <ferror@plt+0x1165c>  // b.any
  413ca0:	str	w5, [x4]
  413ca4:	b	413a90 <ferror@plt+0x11460>
  413ca8:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  413cac:	add	x3, x3, #0xb8
  413cb0:	mov	w2, #0x89                  	// #137
  413cb4:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  413cb8:	add	x1, x1, #0xff0
  413cbc:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  413cc0:	add	x0, x0, #0x58
  413cc4:	bl	402570 <__assert_fail@plt>
  413cc8:	add	x7, x5, #0x7
  413ccc:	mov	x6, #0x0                   	// #0
  413cd0:	ldrb	w8, [x7]
  413cd4:	orr	x6, x8, x6, lsl #8
  413cd8:	cmp	x7, x5
  413cdc:	sub	x7, x7, #0x1
  413ce0:	b.ne	413cd0 <ferror@plt+0x116a0>  // b.any
  413ce4:	b	413c20 <ferror@plt+0x115f0>
  413ce8:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  413cec:	add	x3, x3, #0xb8
  413cf0:	mov	w2, #0x89                  	// #137
  413cf4:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  413cf8:	add	x1, x1, #0xff0
  413cfc:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  413d00:	add	x0, x0, #0x58
  413d04:	bl	402570 <__assert_fail@plt>
  413d08:	add	x6, x7, #0x7
  413d0c:	mov	x5, #0x0                   	// #0
  413d10:	ldrb	w8, [x6]
  413d14:	orr	x5, x8, x5, lsl #8
  413d18:	cmp	x7, x6
  413d1c:	sub	x6, x6, #0x1
  413d20:	b.ne	413d10 <ferror@plt+0x116e0>  // b.any
  413d24:	b	413c60 <ferror@plt+0x11630>
  413d28:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  413d2c:	add	x3, x3, #0xb8
  413d30:	mov	w2, #0x89                  	// #137
  413d34:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  413d38:	add	x1, x1, #0xff0
  413d3c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  413d40:	add	x0, x0, #0x58
  413d44:	bl	402570 <__assert_fail@plt>
  413d48:	mov	x6, #0x3                   	// #3
  413d4c:	mov	x5, #0x0                   	// #0
  413d50:	ldrb	w7, [x1, x6]
  413d54:	orr	x5, x7, x5, lsl #8
  413d58:	sub	x6, x6, #0x1
  413d5c:	cmn	x6, #0x1
  413d60:	b.ne	413d50 <ferror@plt+0x11720>  // b.any
  413d64:	b	413ca0 <ferror@plt+0x11670>
  413d68:	mov	w0, #0xffffffea            	// #-22
  413d6c:	b	413ab0 <ferror@plt+0x11480>
  413d70:	stp	x29, x30, [sp, #-64]!
  413d74:	mov	x29, sp
  413d78:	stp	x19, x20, [sp, #16]
  413d7c:	cmp	x1, #0x10
  413d80:	b.ls	414184 <ferror@plt+0x11b54>  // b.plast
  413d84:	stp	x21, x22, [sp, #32]
  413d88:	mov	x20, x0
  413d8c:	mov	x21, x1
  413d90:	mov	x2, #0x4                   	// #4
  413d94:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  413d98:	add	x1, x1, #0x78
  413d9c:	bl	402330 <memcmp@plt>
  413da0:	cbnz	w0, 41418c <ferror@plt+0x11b5c>
  413da4:	ldrb	w0, [x20, #4]
  413da8:	cmp	w0, #0x1
  413dac:	b.eq	413dd4 <ferror@plt+0x117a4>  // b.none
  413db0:	cmp	w0, #0x2
  413db4:	b.eq	413f1c <ferror@plt+0x118ec>  // b.none
  413db8:	mov	w19, #0xffffffea            	// #-22
  413dbc:	ldp	x21, x22, [sp, #32]
  413dc0:	bl	402580 <__errno_location@plt>
  413dc4:	neg	w19, w19
  413dc8:	str	w19, [x0]
  413dcc:	mov	x19, #0x0                   	// #0
  413dd0:	b	414174 <ferror@plt+0x11b44>
  413dd4:	cmp	x21, #0x34
  413dd8:	b.ls	414198 <ferror@plt+0x11b68>  // b.plast
  413ddc:	mov	w22, #0x2                   	// #2
  413de0:	ldrb	w0, [x20, #5]
  413de4:	cmp	w0, #0x1
  413de8:	b.eq	413f2c <ferror@plt+0x118fc>  // b.none
  413dec:	orr	w22, w22, #0x10
  413df0:	cmp	w0, #0x2
  413df4:	b.ne	4141b8 <ferror@plt+0x11b88>  // b.any
  413df8:	mov	x0, #0x58                  	// #88
  413dfc:	bl	4021a0 <malloc@plt>
  413e00:	mov	x19, x0
  413e04:	cbz	x0, 4141b0 <ferror@plt+0x11b80>
  413e08:	str	x20, [x19]
  413e0c:	str	xzr, [x19, #8]
  413e10:	str	x21, [x19, #16]
  413e14:	mov	w1, w22
  413e18:	str	w22, [x19, #24]
  413e1c:	tbz	w22, #1, 414004 <ferror@plt+0x119d4>
  413e20:	cmp	x21, #0x23
  413e24:	b.ls	413f34 <ferror@plt+0x11904>  // b.plast
  413e28:	add	x3, x20, #0x20
  413e2c:	tbz	w1, #4, 413f54 <ferror@plt+0x11924>
  413e30:	mov	x0, #0x0                   	// #0
  413e34:	mov	x1, #0x0                   	// #0
  413e38:	ldrb	w2, [x3, x0]
  413e3c:	orr	x1, x2, x1, lsl #8
  413e40:	add	x0, x0, #0x1
  413e44:	cmp	x0, #0x4
  413e48:	b.ne	413e38 <ferror@plt+0x11808>  // b.any
  413e4c:	str	x1, [x19, #32]
  413e50:	cmp	x21, #0x31
  413e54:	b.ls	413fc4 <ferror@plt+0x11994>  // b.plast
  413e58:	ldrb	w0, [x20, #48]
  413e5c:	ldrb	w1, [x20, #49]
  413e60:	orr	x0, x1, x0, lsl #8
  413e64:	strh	w0, [x19, #40]
  413e68:	ldrb	w0, [x20, #46]
  413e6c:	ldrb	w1, [x20, #47]
  413e70:	orr	x0, x1, x0, lsl #8
  413e74:	strh	w0, [x19, #42]
  413e78:	cmp	x21, #0x33
  413e7c:	b.ls	413fe4 <ferror@plt+0x119b4>  // b.plast
  413e80:	ldrb	w0, [x20, #50]
  413e84:	ldrb	w1, [x20, #51]
  413e88:	orr	x0, x1, x0, lsl #8
  413e8c:	strh	w0, [x19, #48]
  413e90:	ldrb	w0, [x20, #18]
  413e94:	ldrb	w1, [x20, #19]
  413e98:	orr	x0, x1, x0, lsl #8
  413e9c:	strh	w0, [x19, #80]
  413ea0:	mov	x1, #0x28                  	// #40
  413ea4:	ldrh	w0, [x19, #42]
  413ea8:	cmp	x0, x1
  413eac:	b.ne	414158 <ferror@plt+0x11b28>  // b.any
  413eb0:	ldrh	w0, [x19, #40]
  413eb4:	mul	x0, x0, x1
  413eb8:	ldr	x1, [x19, #32]
  413ebc:	adds	x0, x0, x1
  413ec0:	cset	x1, cs  // cs = hs, nlast
  413ec4:	cmp	x21, x0
  413ec8:	cset	w0, cc  // cc = lo, ul, last
  413ecc:	and	w1, w1, #0x1
  413ed0:	orr	w0, w0, w1
  413ed4:	cbnz	w0, 414158 <ferror@plt+0x11b28>
  413ed8:	add	x4, x19, #0x48
  413edc:	add	x3, x19, #0x38
  413ee0:	add	x2, x19, #0x40
  413ee4:	ldrh	w1, [x19, #48]
  413ee8:	mov	x0, x19
  413eec:	bl	41398c <ferror@plt+0x1135c>
  413ef0:	tbnz	w0, #31, 414158 <ferror@plt+0x11b28>
  413ef4:	add	x1, sp, #0x38
  413ef8:	mov	x0, x19
  413efc:	bl	413940 <ferror@plt+0x11310>
  413f00:	ldr	x1, [sp, #56]
  413f04:	cbz	x1, 414158 <ferror@plt+0x11b28>
  413f08:	add	x0, x0, x1
  413f0c:	ldurb	w0, [x0, #-1]
  413f10:	cbnz	w0, 414158 <ferror@plt+0x11b28>
  413f14:	ldp	x21, x22, [sp, #32]
  413f18:	b	414174 <ferror@plt+0x11b44>
  413f1c:	cmp	x21, #0x40
  413f20:	b.ls	4141a4 <ferror@plt+0x11b74>  // b.plast
  413f24:	mov	w22, #0x4                   	// #4
  413f28:	b	413de0 <ferror@plt+0x117b0>
  413f2c:	orr	w22, w22, #0x8
  413f30:	b	413df8 <ferror@plt+0x117c8>
  413f34:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  413f38:	add	x3, x3, #0xb8
  413f3c:	mov	w2, #0x89                  	// #137
  413f40:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  413f44:	add	x1, x1, #0xff0
  413f48:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  413f4c:	add	x0, x0, #0x58
  413f50:	bl	402570 <__assert_fail@plt>
  413f54:	mov	x0, #0x4                   	// #4
  413f58:	mov	x1, #0x0                   	// #0
  413f5c:	add	x3, x20, #0x1f
  413f60:	ldrb	w2, [x3, x0]
  413f64:	orr	x1, x2, x1, lsl #8
  413f68:	subs	x0, x0, #0x1
  413f6c:	b.ne	413f60 <ferror@plt+0x11930>  // b.any
  413f70:	str	x1, [x19, #32]
  413f74:	cmp	x21, #0x31
  413f78:	b.ls	413fc4 <ferror@plt+0x11994>  // b.plast
  413f7c:	ldrb	w0, [x20, #49]
  413f80:	ldrb	w1, [x20, #48]
  413f84:	orr	x0, x1, x0, lsl #8
  413f88:	strh	w0, [x19, #40]
  413f8c:	ldrb	w0, [x20, #47]
  413f90:	ldrb	w1, [x20, #46]
  413f94:	orr	x0, x1, x0, lsl #8
  413f98:	strh	w0, [x19, #42]
  413f9c:	cmp	x21, #0x33
  413fa0:	b.ls	413fe4 <ferror@plt+0x119b4>  // b.plast
  413fa4:	ldrb	w0, [x20, #51]
  413fa8:	ldrb	w1, [x20, #50]
  413fac:	orr	x0, x1, x0, lsl #8
  413fb0:	strh	w0, [x19, #48]
  413fb4:	ldrb	w0, [x20, #19]
  413fb8:	ldrb	w1, [x20, #18]
  413fbc:	orr	x0, x1, x0, lsl #8
  413fc0:	b	413e9c <ferror@plt+0x1186c>
  413fc4:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  413fc8:	add	x3, x3, #0xb8
  413fcc:	mov	w2, #0x89                  	// #137
  413fd0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  413fd4:	add	x1, x1, #0xff0
  413fd8:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  413fdc:	add	x0, x0, #0x58
  413fe0:	bl	402570 <__assert_fail@plt>
  413fe4:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  413fe8:	add	x3, x3, #0xb8
  413fec:	mov	w2, #0x89                  	// #137
  413ff0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  413ff4:	add	x1, x1, #0xff0
  413ff8:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  413ffc:	add	x0, x0, #0x58
  414000:	bl	402570 <__assert_fail@plt>
  414004:	cmp	x21, #0x2f
  414008:	b.ls	414088 <ferror@plt+0x11a58>  // b.plast
  41400c:	add	x0, x20, #0x28
  414010:	tbz	w1, #4, 4140a8 <ferror@plt+0x11a78>
  414014:	add	x3, x20, #0x30
  414018:	mov	x1, #0x0                   	// #0
  41401c:	ldrb	w2, [x0], #1
  414020:	orr	x1, x2, x1, lsl #8
  414024:	cmp	x0, x3
  414028:	b.ne	41401c <ferror@plt+0x119ec>  // b.any
  41402c:	str	x1, [x19, #32]
  414030:	cmp	x21, #0x3d
  414034:	b.ls	414118 <ferror@plt+0x11ae8>  // b.plast
  414038:	ldrb	w0, [x20, #60]
  41403c:	ldrb	w1, [x20, #61]
  414040:	orr	x0, x1, x0, lsl #8
  414044:	strh	w0, [x19, #40]
  414048:	ldrb	w0, [x20, #58]
  41404c:	ldrb	w1, [x20, #59]
  414050:	orr	x0, x1, x0, lsl #8
  414054:	strh	w0, [x19, #42]
  414058:	cmp	x21, #0x3f
  41405c:	b.ls	414138 <ferror@plt+0x11b08>  // b.plast
  414060:	ldrb	w0, [x20, #62]
  414064:	ldrb	w1, [x20, #63]
  414068:	orr	x0, x1, x0, lsl #8
  41406c:	strh	w0, [x19, #48]
  414070:	ldrb	w0, [x20, #18]
  414074:	ldrb	w1, [x20, #19]
  414078:	orr	x0, x1, x0, lsl #8
  41407c:	strh	w0, [x19, #80]
  414080:	mov	x1, #0x40                  	// #64
  414084:	b	413ea4 <ferror@plt+0x11874>
  414088:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  41408c:	add	x3, x3, #0xb8
  414090:	mov	w2, #0x89                  	// #137
  414094:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414098:	add	x1, x1, #0xff0
  41409c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  4140a0:	add	x0, x0, #0x58
  4140a4:	bl	402570 <__assert_fail@plt>
  4140a8:	add	x0, x20, #0x2f
  4140ac:	add	x3, x20, #0x27
  4140b0:	mov	x1, #0x0                   	// #0
  4140b4:	ldrb	w2, [x0], #-1
  4140b8:	orr	x1, x2, x1, lsl #8
  4140bc:	cmp	x0, x3
  4140c0:	b.ne	4140b4 <ferror@plt+0x11a84>  // b.any
  4140c4:	str	x1, [x19, #32]
  4140c8:	cmp	x21, #0x3d
  4140cc:	b.ls	414118 <ferror@plt+0x11ae8>  // b.plast
  4140d0:	ldrb	w0, [x20, #61]
  4140d4:	ldrb	w1, [x20, #60]
  4140d8:	orr	x0, x1, x0, lsl #8
  4140dc:	strh	w0, [x19, #40]
  4140e0:	ldrb	w0, [x20, #59]
  4140e4:	ldrb	w1, [x20, #58]
  4140e8:	orr	x0, x1, x0, lsl #8
  4140ec:	strh	w0, [x19, #42]
  4140f0:	cmp	x21, #0x3f
  4140f4:	b.ls	414138 <ferror@plt+0x11b08>  // b.plast
  4140f8:	ldrb	w0, [x20, #63]
  4140fc:	ldrb	w1, [x20, #62]
  414100:	orr	x0, x1, x0, lsl #8
  414104:	strh	w0, [x19, #48]
  414108:	ldrb	w0, [x20, #19]
  41410c:	ldrb	w1, [x20, #18]
  414110:	orr	x0, x1, x0, lsl #8
  414114:	b	41407c <ferror@plt+0x11a4c>
  414118:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  41411c:	add	x3, x3, #0xb8
  414120:	mov	w2, #0x89                  	// #137
  414124:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414128:	add	x1, x1, #0xff0
  41412c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414130:	add	x0, x0, #0x58
  414134:	bl	402570 <__assert_fail@plt>
  414138:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  41413c:	add	x3, x3, #0xb8
  414140:	mov	w2, #0x89                  	// #137
  414144:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414148:	add	x1, x1, #0xff0
  41414c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414150:	add	x0, x0, #0x58
  414154:	bl	402570 <__assert_fail@plt>
  414158:	mov	x0, x19
  41415c:	bl	4023e0 <free@plt>
  414160:	bl	402580 <__errno_location@plt>
  414164:	mov	w1, #0x16                  	// #22
  414168:	str	w1, [x0]
  41416c:	mov	x19, #0x0                   	// #0
  414170:	ldp	x21, x22, [sp, #32]
  414174:	mov	x0, x19
  414178:	ldp	x19, x20, [sp, #16]
  41417c:	ldp	x29, x30, [sp], #64
  414180:	ret
  414184:	mov	w19, #0xfffffff8            	// #-8
  414188:	b	413dc0 <ferror@plt+0x11790>
  41418c:	mov	w19, #0xfffffff8            	// #-8
  414190:	ldp	x21, x22, [sp, #32]
  414194:	b	413dc0 <ferror@plt+0x11790>
  414198:	mov	w19, #0xffffffea            	// #-22
  41419c:	ldp	x21, x22, [sp, #32]
  4141a0:	b	413dc0 <ferror@plt+0x11790>
  4141a4:	mov	w19, #0xffffffea            	// #-22
  4141a8:	ldp	x21, x22, [sp, #32]
  4141ac:	b	413dc0 <ferror@plt+0x11790>
  4141b0:	ldp	x21, x22, [sp, #32]
  4141b4:	b	414174 <ferror@plt+0x11b44>
  4141b8:	mov	w19, #0xffffffea            	// #-22
  4141bc:	ldp	x21, x22, [sp, #32]
  4141c0:	b	413dc0 <ferror@plt+0x11790>
  4141c4:	stp	x29, x30, [sp, #-32]!
  4141c8:	mov	x29, sp
  4141cc:	str	x19, [sp, #16]
  4141d0:	mov	x19, x0
  4141d4:	ldr	x0, [x0, #8]
  4141d8:	bl	4023e0 <free@plt>
  4141dc:	mov	x0, x19
  4141e0:	bl	4023e0 <free@plt>
  4141e4:	ldr	x19, [sp, #16]
  4141e8:	ldp	x29, x30, [sp], #32
  4141ec:	ret
  4141f0:	ldr	x0, [x0]
  4141f4:	ret
  4141f8:	stp	x29, x30, [sp, #-144]!
  4141fc:	mov	x29, sp
  414200:	stp	x19, x20, [sp, #16]
  414204:	stp	x23, x24, [sp, #48]
  414208:	stp	x25, x26, [sp, #64]
  41420c:	mov	x24, x0
  414210:	str	x1, [sp, #104]
  414214:	mov	x19, x2
  414218:	str	x2, [sp, #112]
  41421c:	mov	x20, x3
  414220:	str	x3, [sp, #120]
  414224:	add	x1, sp, #0x88
  414228:	bl	413940 <ferror@plt+0x11310>
  41422c:	str	x0, [sp, #96]
  414230:	str	xzr, [x19]
  414234:	str	xzr, [x20]
  414238:	ldrh	w26, [x24, #40]
  41423c:	cmp	w26, #0x1
  414240:	b.ls	414618 <ferror@plt+0x11fe8>  // b.plast
  414244:	stp	x21, x22, [sp, #32]
  414248:	stp	x27, x28, [sp, #80]
  41424c:	ldr	x23, [x24, #16]
  414250:	ldr	x28, [sp, #136]
  414254:	ldrh	w27, [x24, #42]
  414258:	ldr	x21, [x24, #32]
  41425c:	add	x21, x27, x21
  414260:	mov	w25, #0x1                   	// #1
  414264:	b	4144e4 <ferror@plt+0x11eb4>
  414268:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  41426c:	add	x3, x3, #0xc8
  414270:	mov	w2, #0xca                  	// #202
  414274:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414278:	add	x1, x1, #0xff0
  41427c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414280:	add	x0, x0, #0x8
  414284:	bl	402570 <__assert_fail@plt>
  414288:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  41428c:	add	x3, x3, #0xb8
  414290:	mov	w2, #0x89                  	// #137
  414294:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414298:	add	x1, x1, #0xff0
  41429c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  4142a0:	add	x0, x0, #0x58
  4142a4:	bl	402570 <__assert_fail@plt>
  4142a8:	mov	x0, #0x3                   	// #3
  4142ac:	mov	x20, #0x0                   	// #0
  4142b0:	ldrb	w3, [x2, x0]
  4142b4:	orr	x20, x3, x20, lsl #8
  4142b8:	sub	x0, x0, #0x1
  4142bc:	cmn	x0, #0x1
  4142c0:	b.ne	4142b0 <ferror@plt+0x11c80>  // b.any
  4142c4:	b	414538 <ferror@plt+0x11f08>
  4142c8:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  4142cc:	add	x3, x3, #0xb8
  4142d0:	mov	w2, #0x89                  	// #137
  4142d4:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4142d8:	add	x1, x1, #0xff0
  4142dc:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  4142e0:	add	x0, x0, #0x58
  4142e4:	bl	402570 <__assert_fail@plt>
  4142e8:	mov	x0, #0x3                   	// #3
  4142ec:	mov	x19, #0x0                   	// #0
  4142f0:	ldrb	w3, [x2, x0]
  4142f4:	orr	x19, x3, x19, lsl #8
  4142f8:	sub	x0, x0, #0x1
  4142fc:	cmn	x0, #0x1
  414300:	b.ne	4142f0 <ferror@plt+0x11cc0>  // b.any
  414304:	b	414568 <ferror@plt+0x11f38>
  414308:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  41430c:	add	x3, x3, #0xb8
  414310:	mov	w2, #0x89                  	// #137
  414314:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414318:	add	x1, x1, #0xff0
  41431c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414320:	add	x0, x0, #0x58
  414324:	bl	402570 <__assert_fail@plt>
  414328:	mov	x2, #0x3                   	// #3
  41432c:	mov	x0, #0x0                   	// #0
  414330:	ldrb	w3, [x1, x2]
  414334:	orr	x0, x3, x0, lsl #8
  414338:	sub	x2, x2, #0x1
  41433c:	cmn	x2, #0x1
  414340:	b.ne	414330 <ferror@plt+0x11d00>  // b.any
  414344:	b	414594 <ferror@plt+0x11f64>
  414348:	add	x5, x21, #0x20
  41434c:	add	x2, x21, #0x28
  414350:	cmp	x23, x2
  414354:	b.cc	4143e0 <ferror@plt+0x11db0>  // b.lo, b.ul, b.last
  414358:	add	x2, x22, x5
  41435c:	and	w4, w0, #0x10
  414360:	tbz	w0, #4, 414400 <ferror@plt+0x11dd0>
  414364:	mov	x0, #0x0                   	// #0
  414368:	mov	x20, #0x0                   	// #0
  41436c:	ldrb	w3, [x2, x0]
  414370:	orr	x20, x3, x20, lsl #8
  414374:	add	x0, x0, #0x1
  414378:	cmp	x0, #0x8
  41437c:	b.ne	41436c <ferror@plt+0x11d3c>  // b.any
  414380:	add	x2, x21, #0x18
  414384:	cmp	x5, x23
  414388:	b.hi	414450 <ferror@plt+0x11e20>  // b.pmore
  41438c:	add	x2, x22, x2
  414390:	cbz	w4, 414430 <ferror@plt+0x11e00>
  414394:	mov	x0, #0x0                   	// #0
  414398:	mov	x19, #0x0                   	// #0
  41439c:	ldrb	w3, [x2, x0]
  4143a0:	orr	x19, x3, x19, lsl #8
  4143a4:	add	x0, x0, #0x1
  4143a8:	cmp	x0, #0x8
  4143ac:	b.ne	41439c <ferror@plt+0x11d6c>  // b.any
  4143b0:	add	x0, x21, #0x4
  4143b4:	cmp	x23, x0
  4143b8:	b.cc	414470 <ferror@plt+0x11e40>  // b.lo, b.ul, b.last
  4143bc:	cbz	w4, 414490 <ferror@plt+0x11e60>
  4143c0:	mov	x2, #0x0                   	// #0
  4143c4:	mov	x0, #0x0                   	// #0
  4143c8:	ldrb	w3, [x1, x2]
  4143cc:	orr	x0, x3, x0, lsl #8
  4143d0:	add	x2, x2, #0x1
  4143d4:	cmp	x2, #0x4
  4143d8:	b.ne	4143c8 <ferror@plt+0x11d98>  // b.any
  4143dc:	b	414594 <ferror@plt+0x11f64>
  4143e0:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  4143e4:	add	x3, x3, #0xb8
  4143e8:	mov	w2, #0x89                  	// #137
  4143ec:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4143f0:	add	x1, x1, #0xff0
  4143f4:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  4143f8:	add	x0, x0, #0x58
  4143fc:	bl	402570 <__assert_fail@plt>
  414400:	add	x0, x2, #0x7
  414404:	mov	x3, x2
  414408:	mov	x20, #0x0                   	// #0
  41440c:	ldrb	w2, [x0]
  414410:	orr	x20, x2, x20, lsl #8
  414414:	cmp	x3, x0
  414418:	sub	x0, x0, #0x1
  41441c:	b.ne	41440c <ferror@plt+0x11ddc>  // b.any
  414420:	add	x2, x21, #0x18
  414424:	cmp	x5, x23
  414428:	b.hi	414450 <ferror@plt+0x11e20>  // b.pmore
  41442c:	add	x2, x22, x2
  414430:	add	x0, x2, #0x7
  414434:	mov	x19, #0x0                   	// #0
  414438:	ldrb	w3, [x0]
  41443c:	orr	x19, x3, x19, lsl #8
  414440:	cmp	x2, x0
  414444:	sub	x0, x0, #0x1
  414448:	b.ne	414438 <ferror@plt+0x11e08>  // b.any
  41444c:	b	4143b0 <ferror@plt+0x11d80>
  414450:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  414454:	add	x3, x3, #0xb8
  414458:	mov	w2, #0x89                  	// #137
  41445c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414460:	add	x1, x1, #0xff0
  414464:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414468:	add	x0, x0, #0x58
  41446c:	bl	402570 <__assert_fail@plt>
  414470:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  414474:	add	x3, x3, #0xb8
  414478:	mov	w2, #0x89                  	// #137
  41447c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414480:	add	x1, x1, #0xff0
  414484:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414488:	add	x0, x0, #0x58
  41448c:	bl	402570 <__assert_fail@plt>
  414490:	mov	x2, #0x3                   	// #3
  414494:	mov	x0, #0x0                   	// #0
  414498:	ldrb	w3, [x1, x2]
  41449c:	orr	x0, x3, x0, lsl #8
  4144a0:	sub	x2, x2, #0x1
  4144a4:	cmn	x2, #0x1
  4144a8:	b.ne	414498 <ferror@plt+0x11e68>  // b.any
  4144ac:	b	414594 <ferror@plt+0x11f64>
  4144b0:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  4144b4:	add	x3, x3, #0xc8
  4144b8:	mov	w2, #0xca                  	// #202
  4144bc:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4144c0:	add	x1, x1, #0xff0
  4144c4:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  4144c8:	add	x0, x0, #0x8
  4144cc:	bl	402570 <__assert_fail@plt>
  4144d0:	add	w0, w25, #0x1
  4144d4:	and	w25, w0, #0xffff
  4144d8:	add	x21, x21, x27
  4144dc:	cmp	w26, w0, uxth
  4144e0:	b.eq	414608 <ferror@plt+0x11fd8>  // b.none
  4144e4:	cmp	x21, x23
  4144e8:	b.cs	414268 <ferror@plt+0x11c38>  // b.hs, b.nlast
  4144ec:	ldr	x22, [x24]
  4144f0:	adds	x1, x22, x21
  4144f4:	b.eq	4144d0 <ferror@plt+0x11ea0>  // b.none
  4144f8:	ldr	w0, [x24, #24]
  4144fc:	tbz	w0, #1, 414348 <ferror@plt+0x11d18>
  414500:	add	x5, x21, #0x14
  414504:	add	x2, x21, #0x18
  414508:	cmp	x23, x2
  41450c:	b.cc	414288 <ferror@plt+0x11c58>  // b.lo, b.ul, b.last
  414510:	add	x2, x22, x5
  414514:	and	w4, w0, #0x10
  414518:	tbz	w0, #4, 4142a8 <ferror@plt+0x11c78>
  41451c:	mov	x0, #0x0                   	// #0
  414520:	mov	x20, #0x0                   	// #0
  414524:	ldrb	w3, [x2, x0]
  414528:	orr	x20, x3, x20, lsl #8
  41452c:	add	x0, x0, #0x1
  414530:	cmp	x0, #0x4
  414534:	b.ne	414524 <ferror@plt+0x11ef4>  // b.any
  414538:	add	x2, x21, #0x10
  41453c:	cmp	x5, x23
  414540:	b.hi	4142c8 <ferror@plt+0x11c98>  // b.pmore
  414544:	add	x2, x22, x2
  414548:	cbz	w4, 4142e8 <ferror@plt+0x11cb8>
  41454c:	mov	x0, #0x0                   	// #0
  414550:	mov	x19, #0x0                   	// #0
  414554:	ldrb	w3, [x2, x0]
  414558:	orr	x19, x3, x19, lsl #8
  41455c:	add	x0, x0, #0x1
  414560:	cmp	x0, #0x4
  414564:	b.ne	414554 <ferror@plt+0x11f24>  // b.any
  414568:	add	x0, x21, #0x4
  41456c:	cmp	x23, x0
  414570:	b.cc	414308 <ferror@plt+0x11cd8>  // b.lo, b.ul, b.last
  414574:	cbz	w4, 414328 <ferror@plt+0x11cf8>
  414578:	mov	x2, #0x0                   	// #0
  41457c:	mov	x0, #0x0                   	// #0
  414580:	ldrb	w3, [x1, x2]
  414584:	orr	x0, x3, x0, lsl #8
  414588:	add	x2, x2, #0x1
  41458c:	cmp	x2, #0x4
  414590:	b.ne	414580 <ferror@plt+0x11f50>  // b.any
  414594:	adds	x1, x19, x20
  414598:	cset	x2, cs  // cs = hs, nlast
  41459c:	cmp	x1, x23
  4145a0:	cset	w1, hi  // hi = pmore
  4145a4:	and	w2, w2, #0x1
  4145a8:	orr	w1, w1, w2
  4145ac:	cbnz	w1, 4144d0 <ferror@plt+0x11ea0>
  4145b0:	mov	w1, w0
  4145b4:	cmp	x28, w0, uxtw
  4145b8:	b.ls	4144d0 <ferror@plt+0x11ea0>  // b.plast
  4145bc:	ldr	x0, [sp, #96]
  4145c0:	add	x1, x0, x1
  4145c4:	ldr	x0, [sp, #104]
  4145c8:	bl	402370 <strcmp@plt>
  4145cc:	cbnz	w0, 4144d0 <ferror@plt+0x11ea0>
  4145d0:	cmp	x23, x19
  4145d4:	b.ls	4144b0 <ferror@plt+0x11e80>  // b.plast
  4145d8:	add	x19, x22, x19
  4145dc:	ldr	x1, [sp, #112]
  4145e0:	str	x19, [x1]
  4145e4:	ldr	x1, [sp, #120]
  4145e8:	str	x20, [x1]
  4145ec:	ldp	x21, x22, [sp, #32]
  4145f0:	ldp	x27, x28, [sp, #80]
  4145f4:	ldp	x19, x20, [sp, #16]
  4145f8:	ldp	x23, x24, [sp, #48]
  4145fc:	ldp	x25, x26, [sp, #64]
  414600:	ldp	x29, x30, [sp], #144
  414604:	ret
  414608:	mov	w0, #0xfffffffe            	// #-2
  41460c:	ldp	x21, x22, [sp, #32]
  414610:	ldp	x27, x28, [sp, #80]
  414614:	b	4145f4 <ferror@plt+0x11fc4>
  414618:	mov	w0, #0xfffffffe            	// #-2
  41461c:	b	4145f4 <ferror@plt+0x11fc4>
  414620:	stp	x29, x30, [sp, #-80]!
  414624:	mov	x29, sp
  414628:	stp	x21, x22, [sp, #32]
  41462c:	mov	x22, x2
  414630:	str	xzr, [x2]
  414634:	add	x3, sp, #0x48
  414638:	add	x2, sp, #0x40
  41463c:	bl	4141f8 <ferror@plt+0x11bc8>
  414640:	tbnz	w0, #31, 4147b4 <ferror@plt+0x12184>
  414644:	stp	x19, x20, [sp, #16]
  414648:	ldr	x19, [sp, #64]
  41464c:	cbz	x19, 4147c0 <ferror@plt+0x12190>
  414650:	ldr	x1, [sp, #72]
  414654:	mov	w0, #0x0                   	// #0
  414658:	cbz	x1, 4147d8 <ferror@plt+0x121a8>
  41465c:	ldrb	w0, [x19]
  414660:	cbnz	w0, 414680 <ferror@plt+0x12050>
  414664:	ldr	x0, [sp, #72]
  414668:	cmp	x0, #0x1
  41466c:	b.ls	41469c <ferror@plt+0x1206c>  // b.plast
  414670:	sub	x0, x0, #0x1
  414674:	str	x0, [sp, #72]
  414678:	ldrb	w0, [x19, #1]!
  41467c:	cbz	w0, 414664 <ferror@plt+0x12034>
  414680:	ldr	x20, [sp, #72]
  414684:	cmp	x20, #0x1
  414688:	b.ls	4147cc <ferror@plt+0x1219c>  // b.plast
  41468c:	stp	x23, x24, [sp, #48]
  414690:	mov	x21, #0x0                   	// #0
  414694:	mov	x1, #0x0                   	// #0
  414698:	b	4146b4 <ferror@plt+0x12084>
  41469c:	mov	w0, #0x0                   	// #0
  4146a0:	ldp	x19, x20, [sp, #16]
  4146a4:	b	4147b4 <ferror@plt+0x12184>
  4146a8:	add	x1, x1, #0x1
  4146ac:	cmp	x20, x1
  4146b0:	b.ls	4146e0 <ferror@plt+0x120b0>  // b.plast
  4146b4:	ldrb	w0, [x19, x1]
  4146b8:	cbnz	w0, 4146a8 <ferror@plt+0x12078>
  4146bc:	cmp	x20, x1
  4146c0:	b.ls	4146d8 <ferror@plt+0x120a8>  // b.plast
  4146c4:	add	x1, x1, #0x1
  4146c8:	ldrb	w3, [x19, x1]
  4146cc:	cmp	w3, #0x0
  4146d0:	ccmp	x20, x1, #0x0, eq  // eq = none
  4146d4:	b.hi	4146c4 <ferror@plt+0x12094>  // b.pmore
  4146d8:	add	x21, x21, #0x1
  4146dc:	b	4146ac <ferror@plt+0x1207c>
  4146e0:	add	x1, x19, x1
  4146e4:	ldurb	w0, [x1, #-1]
  4146e8:	cmp	w0, #0x0
  4146ec:	cinc	x21, x21, ne  // ne = any
  4146f0:	add	x24, x21, #0x1
  4146f4:	lsl	x24, x24, #3
  4146f8:	add	x0, x20, #0x1
  4146fc:	add	x0, x0, x24
  414700:	bl	4021a0 <malloc@plt>
  414704:	mov	x23, x0
  414708:	str	x0, [x22]
  41470c:	cbz	x0, 414744 <ferror@plt+0x12114>
  414710:	add	x24, x0, x24
  414714:	mov	x2, x20
  414718:	mov	x1, x19
  41471c:	mov	x0, x24
  414720:	bl	401fe0 <memcpy@plt>
  414724:	strb	wzr, [x24, x20]
  414728:	stur	xzr, [x24, #-8]
  41472c:	str	x24, [x23]
  414730:	cmp	x21, #0x1
  414734:	b.ls	4147a8 <ferror@plt+0x12178>  // b.plast
  414738:	mov	x3, #0x1                   	// #1
  41473c:	mov	x1, #0x0                   	// #0
  414740:	b	41476c <ferror@plt+0x1213c>
  414744:	bl	402580 <__errno_location@plt>
  414748:	ldr	w0, [x0]
  41474c:	neg	w0, w0
  414750:	ldp	x19, x20, [sp, #16]
  414754:	ldp	x23, x24, [sp, #48]
  414758:	b	4147b4 <ferror@plt+0x12184>
  41475c:	add	x1, x1, #0x1
  414760:	cmp	x1, x20
  414764:	ccmp	x3, x21, #0x2, cc  // cc = lo, ul, last
  414768:	b.cs	4147a8 <ferror@plt+0x12178>  // b.hs, b.nlast
  41476c:	ldrb	w2, [x24, x1]
  414770:	cbnz	w2, 41475c <ferror@plt+0x1212c>
  414774:	ldrb	w0, [x19, x1]
  414778:	cmp	w0, #0x0
  41477c:	ccmp	x20, x1, #0x0, eq  // eq = none
  414780:	b.ls	414798 <ferror@plt+0x12168>  // b.plast
  414784:	add	x1, x1, #0x1
  414788:	ldrb	w2, [x19, x1]
  41478c:	cmp	w2, #0x0
  414790:	ccmp	x20, x1, #0x0, eq  // eq = none
  414794:	b.hi	414784 <ferror@plt+0x12154>  // b.pmore
  414798:	add	x0, x24, x1
  41479c:	str	x0, [x23, x3, lsl #3]
  4147a0:	add	x3, x3, #0x1
  4147a4:	b	414760 <ferror@plt+0x12130>
  4147a8:	mov	w0, w21
  4147ac:	ldp	x19, x20, [sp, #16]
  4147b0:	ldp	x23, x24, [sp, #48]
  4147b4:	ldp	x21, x22, [sp, #32]
  4147b8:	ldp	x29, x30, [sp], #80
  4147bc:	ret
  4147c0:	mov	w0, #0x0                   	// #0
  4147c4:	ldp	x19, x20, [sp, #16]
  4147c8:	b	4147b4 <ferror@plt+0x12184>
  4147cc:	mov	w0, #0x0                   	// #0
  4147d0:	ldp	x19, x20, [sp, #16]
  4147d4:	b	4147b4 <ferror@plt+0x12184>
  4147d8:	ldp	x19, x20, [sp, #16]
  4147dc:	b	4147b4 <ferror@plt+0x12184>
  4147e0:	stp	x29, x30, [sp, #-144]!
  4147e4:	mov	x29, sp
  4147e8:	stp	x23, x24, [sp, #48]
  4147ec:	stp	x25, x26, [sp, #64]
  4147f0:	stp	x27, x28, [sp, #80]
  4147f4:	mov	x26, x0
  4147f8:	str	x1, [sp, #96]
  4147fc:	ldr	w0, [x0, #24]
  414800:	tst	x0, #0x2
  414804:	mov	x28, #0x4                   	// #4
  414808:	mov	x24, #0x8                   	// #8
  41480c:	csel	x28, x28, x24, ne  // ne = any
  414810:	str	xzr, [x1]
  414814:	add	x3, sp, #0x88
  414818:	add	x2, sp, #0x80
  41481c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414820:	add	x1, x1, #0x930
  414824:	mov	x0, x26
  414828:	bl	4141f8 <ferror@plt+0x11bc8>
  41482c:	str	w0, [sp, #108]
  414830:	tbnz	w0, #31, 414a40 <ferror@plt+0x12410>
  414834:	stp	x21, x22, [sp, #32]
  414838:	ldr	x21, [sp, #128]
  41483c:	cbz	x21, 414a58 <ferror@plt+0x12428>
  414840:	ldr	x27, [sp, #136]
  414844:	cbz	x27, 414a64 <ferror@plt+0x12434>
  414848:	ands	x22, x27, #0x3f
  41484c:	str	x22, [sp, #112]
  414850:	b.ne	414a70 <ferror@plt+0x12440>  // b.any
  414854:	stp	x19, x20, [sp, #16]
  414858:	lsr	x27, x27, #6
  41485c:	str	w27, [sp, #108]
  414860:	ldr	x20, [x26]
  414864:	sub	x19, x21, x20
  414868:	cmp	w27, #0x0
  41486c:	b.le	414a80 <ferror@plt+0x12450>
  414870:	ldr	x24, [x26, #16]
  414874:	add	x19, x28, x19
  414878:	sub	w0, w27, #0x1
  41487c:	lsl	x0, x0, #6
  414880:	str	x0, [sp, #120]
  414884:	add	x23, x0, #0x40
  414888:	add	x23, x23, x19
  41488c:	add	x25, x20, #0x1
  414890:	cmp	x24, x19
  414894:	b.ls	41491c <ferror@plt+0x122ec>  // b.plast
  414898:	ldrb	w2, [x20, x19]
  41489c:	add	x0, x25, x19
  4148a0:	add	x1, x19, x20
  4148a4:	cmp	w2, #0x2e
  4148a8:	csel	x0, x1, x0, ne  // ne = any
  4148ac:	bl	402020 <strlen@plt>
  4148b0:	add	x0, x0, #0x1
  4148b4:	add	x22, x22, x0
  4148b8:	add	x19, x19, #0x40
  4148bc:	cmp	x19, x23
  4148c0:	b.ne	414890 <ferror@plt+0x12260>  // b.any
  4148c4:	sbfiz	x23, x27, #1, #32
  4148c8:	add	x23, x23, w27, sxtw
  4148cc:	lsl	x23, x23, #3
  4148d0:	add	x0, x22, x23
  4148d4:	bl	4021a0 <malloc@plt>
  4148d8:	mov	x20, x0
  4148dc:	ldr	x0, [sp, #96]
  4148e0:	str	x20, [x0]
  4148e4:	cbz	x20, 41493c <ferror@plt+0x1230c>
  4148e8:	add	x23, x20, x23
  4148ec:	ldr	x0, [x26]
  4148f0:	sub	x27, x21, x0
  4148f4:	add	x24, x27, x28
  4148f8:	add	x19, x0, x24
  4148fc:	ldr	x1, [sp, #120]
  414900:	add	x0, x0, x1
  414904:	add	x27, x27, #0x40
  414908:	add	x27, x0, x27
  41490c:	ldr	x0, [sp, #112]
  414910:	str	x0, [sp, #96]
  414914:	mov	w28, #0x55                  	// #85
  414918:	b	4149e8 <ferror@plt+0x123b8>
  41491c:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  414920:	add	x3, x3, #0xc8
  414924:	mov	w2, #0xca                  	// #202
  414928:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  41492c:	add	x1, x1, #0xff0
  414930:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414934:	add	x0, x0, #0x8
  414938:	bl	402570 <__assert_fail@plt>
  41493c:	bl	402580 <__errno_location@plt>
  414940:	ldr	w0, [x0]
  414944:	neg	w0, w0
  414948:	str	w0, [sp, #108]
  41494c:	ldp	x19, x20, [sp, #16]
  414950:	ldp	x21, x22, [sp, #32]
  414954:	b	414a40 <ferror@plt+0x12410>
  414958:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  41495c:	add	x3, x3, #0xb8
  414960:	mov	w2, #0x89                  	// #137
  414964:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414968:	add	x1, x1, #0xff0
  41496c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414970:	add	x0, x0, #0x58
  414974:	bl	402570 <__assert_fail@plt>
  414978:	mov	x1, x19
  41497c:	ldr	x0, [sp, #96]
  414980:	ldrb	w3, [x1, #-1]!
  414984:	orr	x0, x3, x0, lsl #8
  414988:	cmp	x1, x21
  41498c:	b.ne	414980 <ferror@plt+0x12350>  // b.any
  414990:	cmp	x24, x2
  414994:	b.cs	414a18 <ferror@plt+0x123e8>  // b.hs, b.nlast
  414998:	ldrb	w1, [x19]
  41499c:	cmp	w1, #0x2e
  4149a0:	cinc	x25, x19, eq  // eq = none
  4149a4:	str	x0, [x20]
  4149a8:	str	w28, [x20, #8]
  4149ac:	str	x23, [x20, #16]
  4149b0:	mov	x0, x25
  4149b4:	bl	402020 <strlen@plt>
  4149b8:	add	x22, x0, #0x1
  4149bc:	mov	x2, x22
  4149c0:	mov	x1, x25
  4149c4:	mov	x0, x23
  4149c8:	bl	401fe0 <memcpy@plt>
  4149cc:	add	x23, x23, x22
  4149d0:	add	x24, x24, #0x40
  4149d4:	add	x19, x19, #0x40
  4149d8:	add	x20, x20, #0x18
  4149dc:	add	x21, x21, #0x40
  4149e0:	cmp	x21, x27
  4149e4:	b.eq	414a38 <ferror@plt+0x12408>  // b.none
  4149e8:	ldr	x2, [x26, #16]
  4149ec:	cmp	x24, x2
  4149f0:	b.hi	414958 <ferror@plt+0x12328>  // b.pmore
  4149f4:	ldr	w0, [x26, #24]
  4149f8:	tbz	w0, #4, 414978 <ferror@plt+0x12348>
  4149fc:	mov	x1, x21
  414a00:	ldr	x0, [sp, #96]
  414a04:	ldrb	w3, [x1], #1
  414a08:	orr	x0, x3, x0, lsl #8
  414a0c:	cmp	x19, x1
  414a10:	b.ne	414a04 <ferror@plt+0x123d4>  // b.any
  414a14:	b	414990 <ferror@plt+0x12360>
  414a18:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  414a1c:	add	x3, x3, #0xc8
  414a20:	mov	w2, #0xca                  	// #202
  414a24:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414a28:	add	x1, x1, #0xff0
  414a2c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414a30:	add	x0, x0, #0x8
  414a34:	bl	402570 <__assert_fail@plt>
  414a38:	ldp	x19, x20, [sp, #16]
  414a3c:	ldp	x21, x22, [sp, #32]
  414a40:	ldr	w0, [sp, #108]
  414a44:	ldp	x23, x24, [sp, #48]
  414a48:	ldp	x25, x26, [sp, #64]
  414a4c:	ldp	x27, x28, [sp, #80]
  414a50:	ldp	x29, x30, [sp], #144
  414a54:	ret
  414a58:	str	wzr, [sp, #108]
  414a5c:	ldp	x21, x22, [sp, #32]
  414a60:	b	414a40 <ferror@plt+0x12410>
  414a64:	str	wzr, [sp, #108]
  414a68:	ldp	x21, x22, [sp, #32]
  414a6c:	b	414a40 <ferror@plt+0x12410>
  414a70:	mov	w0, #0xffffffea            	// #-22
  414a74:	str	w0, [sp, #108]
  414a78:	ldp	x21, x22, [sp, #32]
  414a7c:	b	414a40 <ferror@plt+0x12410>
  414a80:	sbfiz	x0, x27, #1, #32
  414a84:	add	x0, x0, w27, sxtw
  414a88:	lsl	x0, x0, #3
  414a8c:	bl	4021a0 <malloc@plt>
  414a90:	ldr	x1, [sp, #96]
  414a94:	str	x0, [x1]
  414a98:	cbz	x0, 41493c <ferror@plt+0x1230c>
  414a9c:	ldp	x19, x20, [sp, #16]
  414aa0:	ldp	x21, x22, [sp, #32]
  414aa4:	b	414a40 <ferror@plt+0x12410>
  414aa8:	stp	x29, x30, [sp, #-160]!
  414aac:	mov	x29, sp
  414ab0:	stp	x21, x22, [sp, #32]
  414ab4:	stp	x27, x28, [sp, #80]
  414ab8:	mov	x22, x0
  414abc:	str	x1, [sp, #112]
  414ac0:	add	x1, sp, #0x98
  414ac4:	bl	413940 <ferror@plt+0x11310>
  414ac8:	str	x0, [sp, #104]
  414acc:	ldrh	w27, [x22, #40]
  414ad0:	cmp	w27, #0x1
  414ad4:	b.ls	414f20 <ferror@plt+0x128f0>  // b.plast
  414ad8:	stp	x19, x20, [sp, #16]
  414adc:	stp	x23, x24, [sp, #48]
  414ae0:	stp	x25, x26, [sp, #64]
  414ae4:	ldr	x28, [x22, #32]
  414ae8:	ldrh	w20, [x22, #42]
  414aec:	ldr	x21, [x22, #16]
  414af0:	ldr	x0, [sp, #152]
  414af4:	str	x0, [sp, #120]
  414af8:	and	x0, x20, #0xffff
  414afc:	str	x0, [sp, #128]
  414b00:	add	x19, x28, w20, uxth
  414b04:	mov	w25, #0x1                   	// #1
  414b08:	b	414d64 <ferror@plt+0x12734>
  414b0c:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  414b10:	add	x3, x3, #0xc8
  414b14:	mov	w2, #0xca                  	// #202
  414b18:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414b1c:	add	x1, x1, #0xff0
  414b20:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414b24:	add	x0, x0, #0x8
  414b28:	bl	402570 <__assert_fail@plt>
  414b2c:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  414b30:	add	x3, x3, #0xb8
  414b34:	mov	w2, #0x89                  	// #137
  414b38:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414b3c:	add	x1, x1, #0xff0
  414b40:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414b44:	add	x0, x0, #0x58
  414b48:	bl	402570 <__assert_fail@plt>
  414b4c:	mov	x0, #0x3                   	// #3
  414b50:	mov	x2, #0x0                   	// #0
  414b54:	ldrb	w6, [x4, x0]
  414b58:	orr	x2, x6, x2, lsl #8
  414b5c:	sub	x0, x0, #0x1
  414b60:	cmn	x0, #0x1
  414b64:	b.ne	414b54 <ferror@plt+0x12524>  // b.any
  414b68:	b	414dc8 <ferror@plt+0x12798>
  414b6c:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  414b70:	add	x3, x3, #0xb8
  414b74:	mov	w2, #0x89                  	// #137
  414b78:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414b7c:	add	x1, x1, #0xff0
  414b80:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414b84:	add	x0, x0, #0x58
  414b88:	bl	402570 <__assert_fail@plt>
  414b8c:	mov	x4, #0x3                   	// #3
  414b90:	mov	x1, #0x0                   	// #0
  414b94:	ldrb	w6, [x0, x4]
  414b98:	orr	x1, x6, x1, lsl #8
  414b9c:	sub	x4, x4, #0x1
  414ba0:	cmn	x4, #0x1
  414ba4:	b.ne	414b94 <ferror@plt+0x12564>  // b.any
  414ba8:	b	414df8 <ferror@plt+0x127c8>
  414bac:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  414bb0:	add	x3, x3, #0xb8
  414bb4:	mov	w2, #0x89                  	// #137
  414bb8:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414bbc:	add	x1, x1, #0xff0
  414bc0:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414bc4:	add	x0, x0, #0x58
  414bc8:	bl	402570 <__assert_fail@plt>
  414bcc:	mov	x4, #0x3                   	// #3
  414bd0:	mov	x0, #0x0                   	// #0
  414bd4:	ldrb	w5, [x3, x4]
  414bd8:	orr	x0, x5, x0, lsl #8
  414bdc:	sub	x4, x4, #0x1
  414be0:	cmn	x4, #0x1
  414be4:	b.ne	414bd4 <ferror@plt+0x125a4>  // b.any
  414be8:	b	414e24 <ferror@plt+0x127f4>
  414bec:	add	x5, x19, #0x20
  414bf0:	add	x0, x19, #0x28
  414bf4:	cmp	x0, x21
  414bf8:	b.hi	414c84 <ferror@plt+0x12654>  // b.pmore
  414bfc:	add	x0, x24, x5
  414c00:	and	w6, w23, #0x10
  414c04:	tbz	w23, #4, 414ca4 <ferror@plt+0x12674>
  414c08:	mov	x1, #0x0                   	// #0
  414c0c:	mov	x2, #0x0                   	// #0
  414c10:	ldrb	w4, [x0, x1]
  414c14:	orr	x2, x4, x2, lsl #8
  414c18:	add	x1, x1, #0x1
  414c1c:	cmp	x1, #0x8
  414c20:	b.ne	414c10 <ferror@plt+0x125e0>  // b.any
  414c24:	add	x0, x19, #0x18
  414c28:	cmp	x5, x21
  414c2c:	b.hi	414cf0 <ferror@plt+0x126c0>  // b.pmore
  414c30:	add	x0, x24, x0
  414c34:	cbz	w6, 414cd0 <ferror@plt+0x126a0>
  414c38:	mov	x4, #0x0                   	// #0
  414c3c:	mov	x1, #0x0                   	// #0
  414c40:	ldrb	w5, [x0, x4]
  414c44:	orr	x1, x5, x1, lsl #8
  414c48:	add	x4, x4, #0x1
  414c4c:	cmp	x4, #0x8
  414c50:	b.ne	414c40 <ferror@plt+0x12610>  // b.any
  414c54:	add	x0, x19, #0x4
  414c58:	cmp	x21, x0
  414c5c:	b.cc	414d10 <ferror@plt+0x126e0>  // b.lo, b.ul, b.last
  414c60:	cbz	w6, 414d30 <ferror@plt+0x12700>
  414c64:	mov	x4, #0x0                   	// #0
  414c68:	mov	x0, #0x0                   	// #0
  414c6c:	ldrb	w5, [x3, x4]
  414c70:	orr	x0, x5, x0, lsl #8
  414c74:	add	x4, x4, #0x1
  414c78:	cmp	x4, #0x4
  414c7c:	b.ne	414c6c <ferror@plt+0x1263c>  // b.any
  414c80:	b	414e24 <ferror@plt+0x127f4>
  414c84:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  414c88:	add	x3, x3, #0xb8
  414c8c:	mov	w2, #0x89                  	// #137
  414c90:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414c94:	add	x1, x1, #0xff0
  414c98:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414c9c:	add	x0, x0, #0x58
  414ca0:	bl	402570 <__assert_fail@plt>
  414ca4:	add	x1, x0, #0x7
  414ca8:	mov	x2, #0x0                   	// #0
  414cac:	ldrb	w4, [x1]
  414cb0:	orr	x2, x4, x2, lsl #8
  414cb4:	cmp	x1, x0
  414cb8:	sub	x1, x1, #0x1
  414cbc:	b.ne	414cac <ferror@plt+0x1267c>  // b.any
  414cc0:	add	x0, x19, #0x18
  414cc4:	cmp	x5, x21
  414cc8:	b.hi	414cf0 <ferror@plt+0x126c0>  // b.pmore
  414ccc:	add	x0, x24, x0
  414cd0:	add	x4, x0, #0x7
  414cd4:	mov	x1, #0x0                   	// #0
  414cd8:	ldrb	w5, [x4]
  414cdc:	orr	x1, x5, x1, lsl #8
  414ce0:	cmp	x4, x0
  414ce4:	sub	x4, x4, #0x1
  414ce8:	b.ne	414cd8 <ferror@plt+0x126a8>  // b.any
  414cec:	b	414c54 <ferror@plt+0x12624>
  414cf0:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  414cf4:	add	x3, x3, #0xb8
  414cf8:	mov	w2, #0x89                  	// #137
  414cfc:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414d00:	add	x1, x1, #0xff0
  414d04:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414d08:	add	x0, x0, #0x58
  414d0c:	bl	402570 <__assert_fail@plt>
  414d10:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  414d14:	add	x3, x3, #0xb8
  414d18:	mov	w2, #0x89                  	// #137
  414d1c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414d20:	add	x1, x1, #0xff0
  414d24:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414d28:	add	x0, x0, #0x58
  414d2c:	bl	402570 <__assert_fail@plt>
  414d30:	mov	x4, #0x3                   	// #3
  414d34:	mov	x0, #0x0                   	// #0
  414d38:	ldrb	w5, [x3, x4]
  414d3c:	orr	x0, x5, x0, lsl #8
  414d40:	sub	x4, x4, #0x1
  414d44:	cmn	x4, #0x1
  414d48:	b.ne	414d38 <ferror@plt+0x12708>  // b.any
  414d4c:	b	414e24 <ferror@plt+0x127f4>
  414d50:	ldr	x0, [sp, #128]
  414d54:	add	x19, x19, x0
  414d58:	add	w25, w25, #0x1
  414d5c:	cmp	w27, w25, uxth
  414d60:	b.ls	414f14 <ferror@plt+0x128e4>  // b.plast
  414d64:	and	w26, w25, #0xffff
  414d68:	str	w25, [sp, #136]
  414d6c:	cmp	x21, x19
  414d70:	b.ls	414b0c <ferror@plt+0x124dc>  // b.plast
  414d74:	ldr	x24, [x22]
  414d78:	adds	x3, x24, x19
  414d7c:	b.eq	414d50 <ferror@plt+0x12720>  // b.none
  414d80:	ldr	w23, [x22, #24]
  414d84:	and	w0, w23, #0x2
  414d88:	str	w0, [sp, #140]
  414d8c:	tbz	w23, #1, 414bec <ferror@plt+0x125bc>
  414d90:	add	x1, x19, #0x14
  414d94:	add	x0, x19, #0x18
  414d98:	cmp	x21, x0
  414d9c:	b.cc	414b2c <ferror@plt+0x124fc>  // b.lo, b.ul, b.last
  414da0:	add	x4, x24, x1
  414da4:	and	w5, w23, #0x10
  414da8:	tbz	w23, #4, 414b4c <ferror@plt+0x1251c>
  414dac:	mov	x0, #0x0                   	// #0
  414db0:	mov	x2, #0x0                   	// #0
  414db4:	ldrb	w6, [x4, x0]
  414db8:	orr	x2, x6, x2, lsl #8
  414dbc:	add	x0, x0, #0x1
  414dc0:	cmp	x0, #0x4
  414dc4:	b.ne	414db4 <ferror@plt+0x12784>  // b.any
  414dc8:	add	x0, x19, #0x10
  414dcc:	cmp	x1, x21
  414dd0:	b.hi	414b6c <ferror@plt+0x1253c>  // b.pmore
  414dd4:	add	x0, x24, x0
  414dd8:	cbz	w5, 414b8c <ferror@plt+0x1255c>
  414ddc:	mov	x4, #0x0                   	// #0
  414de0:	mov	x1, #0x0                   	// #0
  414de4:	ldrb	w6, [x0, x4]
  414de8:	orr	x1, x6, x1, lsl #8
  414dec:	add	x4, x4, #0x1
  414df0:	cmp	x4, #0x4
  414df4:	b.ne	414de4 <ferror@plt+0x127b4>  // b.any
  414df8:	add	x0, x19, #0x4
  414dfc:	cmp	x21, x0
  414e00:	b.cc	414bac <ferror@plt+0x1257c>  // b.lo, b.ul, b.last
  414e04:	cbz	w5, 414bcc <ferror@plt+0x1259c>
  414e08:	mov	x4, #0x0                   	// #0
  414e0c:	mov	x0, #0x0                   	// #0
  414e10:	ldrb	w5, [x3, x4]
  414e14:	orr	x0, x5, x0, lsl #8
  414e18:	add	x4, x4, #0x1
  414e1c:	cmp	x4, #0x4
  414e20:	b.ne	414e10 <ferror@plt+0x127e0>  // b.any
  414e24:	adds	x1, x1, x2
  414e28:	cset	x2, cs  // cs = hs, nlast
  414e2c:	cmp	x1, x21
  414e30:	cset	w1, hi  // hi = pmore
  414e34:	and	w2, w2, #0x1
  414e38:	orr	w1, w1, w2
  414e3c:	cbnz	w1, 414d50 <ferror@plt+0x12720>
  414e40:	mov	w1, w0
  414e44:	ldr	x2, [sp, #120]
  414e48:	cmp	x2, w0, uxtw
  414e4c:	b.ls	414d50 <ferror@plt+0x12720>  // b.plast
  414e50:	ldr	x0, [sp, #104]
  414e54:	add	x1, x0, x1
  414e58:	ldr	x0, [sp, #112]
  414e5c:	bl	402370 <strcmp@plt>
  414e60:	str	w0, [sp, #100]
  414e64:	cbnz	w0, 414d50 <ferror@plt+0x12720>
  414e68:	cbz	w26, 414f2c <ferror@plt+0x128fc>
  414e6c:	cmp	w27, w26
  414e70:	b.ls	414f4c <ferror@plt+0x1291c>  // b.plast
  414e74:	ldr	w0, [sp, #136]
  414e78:	mul	w20, w0, w20
  414e7c:	add	x28, x28, w20, sxtw
  414e80:	cmp	x21, x28
  414e84:	b.ls	414f6c <ferror@plt+0x1293c>  // b.plast
  414e88:	ldr	w0, [sp, #140]
  414e8c:	cbz	w0, 414f8c <ferror@plt+0x1295c>
  414e90:	add	x28, x28, #0x8
  414e94:	mov	x20, #0x4                   	// #4
  414e98:	add	x0, x28, x20
  414e9c:	cmp	x21, x0
  414ea0:	b.cc	414f98 <ferror@plt+0x12968>  // b.lo, b.ul, b.last
  414ea4:	add	x0, x24, x28
  414ea8:	and	w25, w23, #0x10
  414eac:	tbz	w23, #4, 414fb8 <ferror@plt+0x12988>
  414eb0:	mov	x1, x0
  414eb4:	add	x0, x0, x20
  414eb8:	mov	x19, #0x0                   	// #0
  414ebc:	ldrb	w2, [x1], #1
  414ec0:	orr	x19, x2, x19, lsl #8
  414ec4:	cmp	x0, x1
  414ec8:	b.ne	414ebc <ferror@plt+0x1288c>  // b.any
  414ecc:	and	x19, x19, #0xfffffffffffffffd
  414ed0:	ldr	x0, [x22, #8]
  414ed4:	cbz	x0, 41500c <ferror@plt+0x129dc>
  414ed8:	ldr	x0, [x22, #8]
  414edc:	add	x28, x0, x28
  414ee0:	add	x20, x28, x20
  414ee4:	strb	w19, [x20, #-1]!
  414ee8:	lsr	x19, x19, #8
  414eec:	cmp	x28, x20
  414ef0:	b.ne	414ee4 <ferror@plt+0x128b4>  // b.any
  414ef4:	ldp	x19, x20, [sp, #16]
  414ef8:	ldp	x23, x24, [sp, #48]
  414efc:	ldp	x25, x26, [sp, #64]
  414f00:	ldr	w0, [sp, #100]
  414f04:	ldp	x21, x22, [sp, #32]
  414f08:	ldp	x27, x28, [sp, #80]
  414f0c:	ldp	x29, x30, [sp], #160
  414f10:	ret
  414f14:	ldp	x19, x20, [sp, #16]
  414f18:	ldp	x23, x24, [sp, #48]
  414f1c:	ldp	x25, x26, [sp, #64]
  414f20:	mov	w0, #0xfffffffe            	// #-2
  414f24:	str	w0, [sp, #100]
  414f28:	b	414f00 <ferror@plt+0x128d0>
  414f2c:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  414f30:	add	x3, x3, #0xd8
  414f34:	mov	w2, #0xd5                  	// #213
  414f38:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414f3c:	add	x1, x1, #0xff0
  414f40:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414f44:	add	x0, x0, #0x20
  414f48:	bl	402570 <__assert_fail@plt>
  414f4c:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  414f50:	add	x3, x3, #0xd8
  414f54:	mov	w2, #0xd6                  	// #214
  414f58:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414f5c:	add	x1, x1, #0xff0
  414f60:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414f64:	add	x0, x0, #0x38
  414f68:	bl	402570 <__assert_fail@plt>
  414f6c:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  414f70:	add	x3, x3, #0xc8
  414f74:	mov	w2, #0xca                  	// #202
  414f78:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414f7c:	add	x1, x1, #0xff0
  414f80:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414f84:	add	x0, x0, #0x8
  414f88:	bl	402570 <__assert_fail@plt>
  414f8c:	add	x28, x28, #0x8
  414f90:	mov	x20, #0x8                   	// #8
  414f94:	b	414e98 <ferror@plt+0x12868>
  414f98:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  414f9c:	add	x3, x3, #0xb8
  414fa0:	mov	w2, #0x89                  	// #137
  414fa4:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  414fa8:	add	x1, x1, #0xff0
  414fac:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  414fb0:	add	x0, x0, #0x58
  414fb4:	bl	402570 <__assert_fail@plt>
  414fb8:	add	x1, x0, x20
  414fbc:	mov	x19, #0x0                   	// #0
  414fc0:	ldrb	w2, [x1, #-1]!
  414fc4:	orr	x19, x2, x19, lsl #8
  414fc8:	cmp	x1, x0
  414fcc:	b.ne	414fc0 <ferror@plt+0x12990>  // b.any
  414fd0:	and	x19, x19, #0xfffffffffffffffd
  414fd4:	ldr	x0, [x22, #8]
  414fd8:	cbz	x0, 41500c <ferror@plt+0x129dc>
  414fdc:	ldr	x0, [x22, #8]
  414fe0:	add	x28, x0, x28
  414fe4:	mov	x0, x28
  414fe8:	add	x28, x28, x20
  414fec:	strb	w19, [x0], #1
  414ff0:	lsr	x19, x19, #8
  414ff4:	cmp	x0, x28
  414ff8:	b.ne	414fec <ferror@plt+0x129bc>  // b.any
  414ffc:	ldp	x19, x20, [sp, #16]
  415000:	ldp	x23, x24, [sp, #48]
  415004:	ldp	x25, x26, [sp, #64]
  415008:	b	414f00 <ferror@plt+0x128d0>
  41500c:	mov	x0, x21
  415010:	bl	4021a0 <malloc@plt>
  415014:	mov	x23, x0
  415018:	str	x0, [x22, #8]
  41501c:	cbz	x0, 415040 <ferror@plt+0x12a10>
  415020:	mov	x2, x21
  415024:	mov	x1, x24
  415028:	bl	401fe0 <memcpy@plt>
  41502c:	str	x23, [x22]
  415030:	ldr	x0, [x22, #8]
  415034:	add	x28, x0, x28
  415038:	cbz	w25, 414fe4 <ferror@plt+0x129b4>
  41503c:	b	414ee0 <ferror@plt+0x128b0>
  415040:	bl	402580 <__errno_location@plt>
  415044:	ldr	w26, [x0]
  415048:	neg	w0, w26
  41504c:	str	w0, [sp, #100]
  415050:	ldp	x19, x20, [sp, #16]
  415054:	ldp	x23, x24, [sp, #48]
  415058:	ldp	x25, x26, [sp, #64]
  41505c:	b	414f00 <ferror@plt+0x128d0>
  415060:	stp	x29, x30, [sp, #-96]!
  415064:	mov	x29, sp
  415068:	stp	x19, x20, [sp, #16]
  41506c:	stp	x21, x22, [sp, #32]
  415070:	mov	x22, x0
  415074:	add	x3, sp, #0x58
  415078:	add	x2, sp, #0x50
  41507c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  415080:	add	x1, x1, #0xbf8
  415084:	bl	4141f8 <ferror@plt+0x11bc8>
  415088:	mov	w20, w0
  41508c:	tbnz	w0, #31, 4151f8 <ferror@plt+0x12bc8>
  415090:	ldr	x19, [sp, #80]
  415094:	cbz	x19, 4151d8 <ferror@plt+0x12ba8>
  415098:	ldr	x0, [sp, #88]
  41509c:	mov	w20, #0x0                   	// #0
  4150a0:	cbz	x0, 4151f8 <ferror@plt+0x12bc8>
  4150a4:	ldrb	w0, [x19]
  4150a8:	cbnz	w0, 4150f0 <ferror@plt+0x12ac0>
  4150ac:	ldr	x1, [sp, #88]
  4150b0:	cmp	x1, #0x1
  4150b4:	b.ls	4150f8 <ferror@plt+0x12ac8>  // b.plast
  4150b8:	sub	x1, x1, #0x1
  4150bc:	str	x1, [sp, #88]
  4150c0:	ldrb	w1, [x19, #1]!
  4150c4:	cbz	w1, 4150ac <ferror@plt+0x12a7c>
  4150c8:	stp	x23, x24, [sp, #48]
  4150cc:	ldr	x23, [sp, #88]
  4150d0:	cmp	x23, #0x1
  4150d4:	b.ls	4151e0 <ferror@plt+0x12bb0>  // b.plast
  4150d8:	stp	x25, x26, [sp, #64]
  4150dc:	mov	x21, #0x0                   	// #0
  4150e0:	adrp	x25, 41c000 <ferror@plt+0x199d0>
  4150e4:	add	x25, x25, #0x80
  4150e8:	mov	x26, #0x9                   	// #9
  4150ec:	b	415118 <ferror@plt+0x12ae8>
  4150f0:	stp	x23, x24, [sp, #48]
  4150f4:	b	4150cc <ferror@plt+0x12a9c>
  4150f8:	mov	w20, #0x0                   	// #0
  4150fc:	b	4151f8 <ferror@plt+0x12bc8>
  415100:	mov	x0, x24
  415104:	bl	402020 <strlen@plt>
  415108:	add	x21, x21, x0
  41510c:	add	x21, x21, #0x1
  415110:	cmp	x23, x21
  415114:	b.ls	41520c <ferror@plt+0x12bdc>  // b.plast
  415118:	add	x24, x19, x21
  41511c:	ldrb	w1, [x19, x21]
  415120:	cbz	w1, 41510c <ferror@plt+0x12adc>
  415124:	add	x0, x21, #0x1
  415128:	cmp	x23, x0
  41512c:	b.ls	4151ec <ferror@plt+0x12bbc>  // b.plast
  415130:	add	x1, x21, #0x9
  415134:	cmp	x23, x1
  415138:	b.ls	4151d0 <ferror@plt+0x12ba0>  // b.plast
  41513c:	mov	x2, x26
  415140:	mov	x1, x25
  415144:	mov	x0, x24
  415148:	bl	4021c0 <strncmp@plt>
  41514c:	mov	w20, w0
  415150:	cbnz	w0, 415100 <ferror@plt+0x12ad0>
  415154:	ldr	x19, [x22]
  415158:	sub	x23, x24, x19
  41515c:	ldr	x0, [x22, #8]
  415160:	cbz	x0, 41518c <ferror@plt+0x12b5c>
  415164:	mov	x0, x24
  415168:	bl	402020 <strlen@plt>
  41516c:	ldr	x3, [x22, #8]
  415170:	mov	x2, x0
  415174:	mov	w1, #0x0                   	// #0
  415178:	add	x0, x3, x23
  41517c:	bl	4021e0 <memset@plt>
  415180:	ldp	x23, x24, [sp, #48]
  415184:	ldp	x25, x26, [sp, #64]
  415188:	b	4151f8 <ferror@plt+0x12bc8>
  41518c:	ldr	x25, [x22, #16]
  415190:	mov	x0, x25
  415194:	bl	4021a0 <malloc@plt>
  415198:	mov	x21, x0
  41519c:	str	x0, [x22, #8]
  4151a0:	cbz	x0, 4151b8 <ferror@plt+0x12b88>
  4151a4:	mov	x2, x25
  4151a8:	mov	x1, x19
  4151ac:	bl	401fe0 <memcpy@plt>
  4151b0:	str	x21, [x22]
  4151b4:	b	415164 <ferror@plt+0x12b34>
  4151b8:	bl	402580 <__errno_location@plt>
  4151bc:	ldr	w20, [x0]
  4151c0:	neg	w20, w20
  4151c4:	ldp	x23, x24, [sp, #48]
  4151c8:	ldp	x25, x26, [sp, #64]
  4151cc:	b	4151f8 <ferror@plt+0x12bc8>
  4151d0:	mov	x21, x0
  4151d4:	b	415118 <ferror@plt+0x12ae8>
  4151d8:	mov	w20, #0x0                   	// #0
  4151dc:	b	4151f8 <ferror@plt+0x12bc8>
  4151e0:	mov	w20, #0x0                   	// #0
  4151e4:	ldp	x23, x24, [sp, #48]
  4151e8:	b	4151f8 <ferror@plt+0x12bc8>
  4151ec:	mov	w20, #0xfffffffe            	// #-2
  4151f0:	ldp	x23, x24, [sp, #48]
  4151f4:	ldp	x25, x26, [sp, #64]
  4151f8:	mov	w0, w20
  4151fc:	ldp	x19, x20, [sp, #16]
  415200:	ldp	x21, x22, [sp, #32]
  415204:	ldp	x29, x30, [sp], #96
  415208:	ret
  41520c:	mov	w20, #0xfffffffe            	// #-2
  415210:	ldp	x23, x24, [sp, #48]
  415214:	ldp	x25, x26, [sp, #64]
  415218:	b	4151f8 <ferror@plt+0x12bc8>
  41521c:	stp	x29, x30, [sp, #-240]!
  415220:	mov	x29, sp
  415224:	stp	x19, x20, [sp, #16]
  415228:	stp	x21, x22, [sp, #32]
  41522c:	mov	x20, x0
  415230:	str	x1, [sp, #144]
  415234:	add	x3, sp, #0xe8
  415238:	add	x2, sp, #0xd8
  41523c:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  415240:	add	x1, x1, #0x90
  415244:	bl	4141f8 <ferror@plt+0x11bc8>
  415248:	tbnz	w0, #31, 415890 <ferror@plt+0x13260>
  41524c:	add	x3, sp, #0xe0
  415250:	add	x2, sp, #0xd0
  415254:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  415258:	add	x1, x1, #0x98
  41525c:	mov	x0, x20
  415260:	bl	4141f8 <ferror@plt+0x11bc8>
  415264:	tbnz	w0, #31, 415890 <ferror@plt+0x13260>
  415268:	stp	x25, x26, [sp, #64]
  41526c:	stp	x27, x28, [sp, #80]
  415270:	ldr	w1, [x20, #24]
  415274:	ands	w27, w1, #0x2
  415278:	mov	x26, #0x10                  	// #16
  41527c:	mov	x0, #0x18                  	// #24
  415280:	csel	x26, x26, x0, ne  // ne = any
  415284:	ldr	x0, [sp, #224]
  415288:	udiv	x2, x0, x26
  41528c:	msub	x2, x2, x26, x0
  415290:	str	x2, [sp, #96]
  415294:	cbnz	x2, 415888 <ferror@plt+0x13258>
  415298:	udiv	x0, x0, x26
  41529c:	str	w0, [sp, #128]
  4152a0:	ldr	x3, [sp, #216]
  4152a4:	str	x3, [sp, #152]
  4152a8:	ldr	x25, [x20]
  4152ac:	sub	x3, x3, x25
  4152b0:	str	x3, [sp, #120]
  4152b4:	ldr	x3, [sp, #208]
  4152b8:	str	x3, [sp, #160]
  4152bc:	sub	x21, x3, x25
  4152c0:	add	x21, x21, x26
  4152c4:	cmp	w0, #0x1
  4152c8:	b.le	415918 <ferror@plt+0x132e8>
  4152cc:	stp	x23, x24, [sp, #48]
  4152d0:	ldr	x28, [sp, #232]
  4152d4:	mov	x22, x2
  4152d8:	mov	w23, #0x0                   	// #0
  4152dc:	mov	w24, #0x1                   	// #1
  4152e0:	and	w0, w1, #0x10
  4152e4:	str	w0, [sp, #104]
  4152e8:	str	x2, [sp, #112]
  4152ec:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  4152f0:	add	x0, x0, #0xf0
  4152f4:	str	x0, [sp, #136]
  4152f8:	b	41539c <ferror@plt+0x12d6c>
  4152fc:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  415300:	add	x3, x3, #0xb8
  415304:	mov	w2, #0x89                  	// #137
  415308:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  41530c:	add	x1, x1, #0xff0
  415310:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  415314:	add	x0, x0, #0x58
  415318:	bl	402570 <__assert_fail@plt>
  41531c:	ldr	x0, [sp, #112]
  415320:	mov	x1, #0x3                   	// #3
  415324:	ldrb	w3, [x2, x1]
  415328:	orr	x0, x3, x0, lsl #8
  41532c:	sub	x1, x1, #0x1
  415330:	cmn	x1, #0x1
  415334:	b.ne	415324 <ferror@plt+0x12cf4>  // b.any
  415338:	mov	w19, w0
  41533c:	cmp	x28, w0, uxtw
  415340:	b.ls	415924 <ferror@plt+0x132f4>  // b.plast
  415344:	ldr	x0, [sp, #120]
  415348:	add	x19, x19, x0
  41534c:	ldr	x0, [x20, #16]
  415350:	cmp	x19, x0
  415354:	b.cs	415458 <ferror@plt+0x12e28>  // b.hs, b.nlast
  415358:	add	x19, x25, x19
  41535c:	mov	x2, #0x6                   	// #6
  415360:	ldr	x1, [sp, #136]
  415364:	mov	x0, x19
  415368:	bl	4021c0 <strncmp@plt>
  41536c:	cbnz	w0, 415384 <ferror@plt+0x12d54>
  415370:	add	x0, x19, #0x6
  415374:	bl	402020 <strlen@plt>
  415378:	add	x22, x22, #0x1
  41537c:	add	x22, x0, x22
  415380:	add	w23, w23, #0x1
  415384:	add	w0, w24, #0x1
  415388:	add	x21, x21, x26
  41538c:	ldr	w1, [sp, #128]
  415390:	cmp	w1, w0
  415394:	b.eq	415478 <ferror@plt+0x12e48>  // b.none
  415398:	mov	w24, w0
  41539c:	cbz	w27, 4153dc <ferror@plt+0x12dac>
  4153a0:	add	x0, x21, #0x4
  4153a4:	ldr	x1, [x20, #16]
  4153a8:	cmp	x1, x0
  4153ac:	b.cc	4152fc <ferror@plt+0x12ccc>  // b.lo, b.ul, b.last
  4153b0:	add	x2, x25, x21
  4153b4:	ldr	w0, [sp, #104]
  4153b8:	cbz	w0, 41531c <ferror@plt+0x12cec>
  4153bc:	ldr	x1, [sp, #96]
  4153c0:	ldr	x0, [sp, #112]
  4153c4:	ldrb	w3, [x2, x1]
  4153c8:	orr	x0, x3, x0, lsl #8
  4153cc:	add	x1, x1, #0x1
  4153d0:	cmp	x1, #0x4
  4153d4:	b.ne	4153c4 <ferror@plt+0x12d94>  // b.any
  4153d8:	b	415338 <ferror@plt+0x12d08>
  4153dc:	add	x0, x21, #0x4
  4153e0:	ldr	x1, [x20, #16]
  4153e4:	cmp	x1, x0
  4153e8:	b.cc	415418 <ferror@plt+0x12de8>  // b.lo, b.ul, b.last
  4153ec:	add	x2, x25, x21
  4153f0:	ldr	w0, [sp, #104]
  4153f4:	cbz	w0, 415438 <ferror@plt+0x12e08>
  4153f8:	ldr	x1, [sp, #96]
  4153fc:	ldr	x0, [sp, #112]
  415400:	ldrb	w3, [x2, x1]
  415404:	orr	x0, x3, x0, lsl #8
  415408:	add	x1, x1, #0x1
  41540c:	cmp	x1, #0x4
  415410:	b.ne	415400 <ferror@plt+0x12dd0>  // b.any
  415414:	b	415338 <ferror@plt+0x12d08>
  415418:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  41541c:	add	x3, x3, #0xb8
  415420:	mov	w2, #0x89                  	// #137
  415424:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  415428:	add	x1, x1, #0xff0
  41542c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  415430:	add	x0, x0, #0x58
  415434:	bl	402570 <__assert_fail@plt>
  415438:	ldr	x0, [sp, #112]
  41543c:	mov	x1, #0x3                   	// #3
  415440:	ldrb	w3, [x2, x1]
  415444:	orr	x0, x3, x0, lsl #8
  415448:	sub	x1, x1, #0x1
  41544c:	cmn	x1, #0x1
  415450:	b.ne	415440 <ferror@plt+0x12e10>  // b.any
  415454:	b	415338 <ferror@plt+0x12d08>
  415458:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  41545c:	add	x3, x3, #0xc8
  415460:	mov	w2, #0xca                  	// #202
  415464:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  415468:	add	x1, x1, #0xff0
  41546c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  415470:	add	x0, x0, #0x8
  415474:	bl	402570 <__assert_fail@plt>
  415478:	cbz	w23, 415934 <ferror@plt+0x13304>
  41547c:	sbfiz	x0, x23, #1, #32
  415480:	add	x23, x0, w23, sxtw
  415484:	lsl	x23, x23, #3
  415488:	add	x0, x23, x22
  41548c:	bl	4021a0 <malloc@plt>
  415490:	str	x0, [sp, #112]
  415494:	ldr	x1, [sp, #144]
  415498:	str	x0, [x1]
  41549c:	cbz	x0, 4154f8 <ferror@plt+0x12ec8>
  4154a0:	ldr	x0, [sp, #112]
  4154a4:	add	x23, x0, x23
  4154a8:	ldr	x22, [x20]
  4154ac:	ldr	x0, [sp, #152]
  4154b0:	sub	x0, x0, x22
  4154b4:	str	x0, [sp, #136]
  4154b8:	ldr	x0, [sp, #160]
  4154bc:	sub	x22, x0, x22
  4154c0:	add	x22, x22, #0x4
  4154c4:	add	x22, x22, x26
  4154c8:	mov	w21, #0x0                   	// #0
  4154cc:	mov	w28, #0x1                   	// #1
  4154d0:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  4154d4:	add	x0, x0, #0xf0
  4154d8:	str	x0, [sp, #144]
  4154dc:	add	x0, sp, #0xbc
  4154e0:	str	x0, [sp, #152]
  4154e4:	add	x0, sp, #0xc8
  4154e8:	str	x0, [sp, #160]
  4154ec:	add	x0, sp, #0xc0
  4154f0:	str	x0, [sp, #168]
  4154f4:	b	415bd8 <ferror@plt+0x135a8>
  4154f8:	bl	402580 <__errno_location@plt>
  4154fc:	ldr	w21, [x0]
  415500:	neg	w21, w21
  415504:	ldp	x23, x24, [sp, #48]
  415508:	ldp	x25, x26, [sp, #64]
  41550c:	ldp	x27, x28, [sp, #80]
  415510:	b	415a68 <ferror@plt+0x13438>
  415514:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  415518:	add	x3, x3, #0xb8
  41551c:	mov	w2, #0x89                  	// #137
  415520:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  415524:	add	x1, x1, #0xff0
  415528:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  41552c:	add	x0, x0, #0x58
  415530:	bl	402570 <__assert_fail@plt>
  415534:	ldr	x27, [sp, #96]
  415538:	mov	x1, #0x3                   	// #3
  41553c:	ldrb	w2, [x0, x1]
  415540:	orr	x27, x2, x27, lsl #8
  415544:	sub	x1, x1, #0x1
  415548:	cmn	x1, #0x1
  41554c:	b.ne	41553c <ferror@plt+0x12f0c>  // b.any
  415550:	b	415c1c <ferror@plt+0x135ec>
  415554:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  415558:	add	x3, x3, #0xb8
  41555c:	mov	w2, #0x89                  	// #137
  415560:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  415564:	add	x1, x1, #0xff0
  415568:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  41556c:	add	x0, x0, #0x58
  415570:	bl	402570 <__assert_fail@plt>
  415574:	ldr	x19, [sp, #96]
  415578:	mov	x0, #0x3                   	// #3
  41557c:	ldrb	w2, [x1, x0]
  415580:	orr	x19, x2, x19, lsl #8
  415584:	sub	x0, x0, #0x1
  415588:	cmn	x0, #0x1
  41558c:	b.ne	41557c <ferror@plt+0x12f4c>  // b.any
  415590:	add	x0, x22, #0x8
  415594:	add	x1, x22, #0x9
  415598:	cmp	x1, x4
  41559c:	b.hi	4155cc <ferror@plt+0x12f9c>  // b.pmore
  4155a0:	ldrb	w0, [x3, x0]
  4155a4:	str	w0, [sp, #104]
  4155a8:	add	x0, x22, #0xa
  4155ac:	add	x1, x22, #0xc
  4155b0:	cmp	x4, x1
  4155b4:	b.cc	415c74 <ferror@plt+0x13644>  // b.lo, b.ul, b.last
  4155b8:	add	x1, x3, x0
  4155bc:	ldrb	w25, [x1, #1]
  4155c0:	ldrb	w0, [x3, x0]
  4155c4:	orr	x25, x0, x25, lsl #8
  4155c8:	b	415aec <ferror@plt+0x134bc>
  4155cc:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  4155d0:	add	x3, x3, #0xb8
  4155d4:	mov	w2, #0x89                  	// #137
  4155d8:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4155dc:	add	x1, x1, #0xff0
  4155e0:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  4155e4:	add	x0, x0, #0x58
  4155e8:	bl	402570 <__assert_fail@plt>
  4155ec:	ldr	x4, [x20, #16]
  4155f0:	cmp	x4, x22
  4155f4:	b.cc	415690 <ferror@plt+0x13060>  // b.lo, b.ul, b.last
  4155f8:	ldr	x3, [x20]
  4155fc:	add	x0, x3, x0
  415600:	and	w6, w1, #0x10
  415604:	tbz	w1, #4, 4156b0 <ferror@plt+0x13080>
  415608:	ldr	x27, [sp, #96]
  41560c:	mov	x1, x27
  415610:	ldrb	w2, [x0, x1]
  415614:	orr	x27, x2, x27, lsl #8
  415618:	add	x1, x1, #0x1
  41561c:	cmp	x1, #0x4
  415620:	b.ne	415610 <ferror@plt+0x12fe0>  // b.any
  415624:	add	x5, x22, #0x4
  415628:	add	x0, x22, #0xc
  41562c:	cmp	x0, x4
  415630:	b.hi	415734 <ferror@plt+0x13104>  // b.pmore
  415634:	add	x1, x3, x5
  415638:	cbz	w6, 4156e0 <ferror@plt+0x130b0>
  41563c:	ldr	x19, [sp, #96]
  415640:	mov	x0, x19
  415644:	ldrb	w2, [x1, x0]
  415648:	orr	x19, x2, x19, lsl #8
  41564c:	add	x0, x0, #0x1
  415650:	cmp	x0, #0x8
  415654:	b.ne	415644 <ferror@plt+0x13014>  // b.any
  415658:	add	x0, x22, #0x1
  41565c:	cmp	x0, x4
  415660:	b.hi	415754 <ferror@plt+0x13124>  // b.pmore
  415664:	ldrb	w0, [x3, x22]
  415668:	str	w0, [sp, #104]
  41566c:	add	x0, x22, #0x2
  415670:	cmp	x5, x4
  415674:	b.hi	415774 <ferror@plt+0x13144>  // b.pmore
  415678:	add	x1, x3, x0
  41567c:	ldrb	w25, [x3, x0]
  415680:	ldrb	w0, [x1, #1]
  415684:	orr	x25, x0, x25, lsl #8
  415688:	and	w25, w25, #0xffff
  41568c:	b	415af0 <ferror@plt+0x134c0>
  415690:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  415694:	add	x3, x3, #0xb8
  415698:	mov	w2, #0x89                  	// #137
  41569c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4156a0:	add	x1, x1, #0xff0
  4156a4:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  4156a8:	add	x0, x0, #0x58
  4156ac:	bl	402570 <__assert_fail@plt>
  4156b0:	ldr	x27, [sp, #96]
  4156b4:	mov	x1, #0x3                   	// #3
  4156b8:	ldrb	w2, [x0, x1]
  4156bc:	orr	x27, x2, x27, lsl #8
  4156c0:	sub	x1, x1, #0x1
  4156c4:	cmn	x1, #0x1
  4156c8:	b.ne	4156b8 <ferror@plt+0x13088>  // b.any
  4156cc:	add	x5, x22, #0x4
  4156d0:	add	x0, x22, #0xc
  4156d4:	cmp	x0, x4
  4156d8:	b.hi	415734 <ferror@plt+0x13104>  // b.pmore
  4156dc:	add	x1, x3, x5
  4156e0:	add	x0, x1, #0x7
  4156e4:	mov	x2, x1
  4156e8:	ldr	x19, [sp, #96]
  4156ec:	ldrb	w1, [x0]
  4156f0:	orr	x19, x1, x19, lsl #8
  4156f4:	cmp	x0, x2
  4156f8:	sub	x0, x0, #0x1
  4156fc:	b.ne	4156ec <ferror@plt+0x130bc>  // b.any
  415700:	add	x0, x22, #0x1
  415704:	cmp	x0, x4
  415708:	b.hi	415754 <ferror@plt+0x13124>  // b.pmore
  41570c:	ldrb	w0, [x3, x22]
  415710:	str	w0, [sp, #104]
  415714:	add	x0, x22, #0x2
  415718:	cmp	x5, x4
  41571c:	b.hi	415774 <ferror@plt+0x13144>  // b.pmore
  415720:	add	x1, x3, x0
  415724:	ldrb	w25, [x1, #1]
  415728:	ldrb	w0, [x3, x0]
  41572c:	orr	x25, x0, x25, lsl #8
  415730:	b	415688 <ferror@plt+0x13058>
  415734:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  415738:	add	x3, x3, #0xb8
  41573c:	mov	w2, #0x89                  	// #137
  415740:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  415744:	add	x1, x1, #0xff0
  415748:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  41574c:	add	x0, x0, #0x58
  415750:	bl	402570 <__assert_fail@plt>
  415754:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  415758:	add	x3, x3, #0xb8
  41575c:	mov	w2, #0x89                  	// #137
  415760:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  415764:	add	x1, x1, #0xff0
  415768:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  41576c:	add	x0, x0, #0x58
  415770:	bl	402570 <__assert_fail@plt>
  415774:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  415778:	add	x3, x3, #0xb8
  41577c:	mov	w2, #0x89                  	// #137
  415780:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  415784:	add	x1, x1, #0xff0
  415788:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  41578c:	add	x0, x0, #0x58
  415790:	bl	402570 <__assert_fail@plt>
  415794:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  415798:	add	x3, x3, #0xc8
  41579c:	mov	w2, #0xca                  	// #202
  4157a0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4157a4:	add	x1, x1, #0xff0
  4157a8:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  4157ac:	add	x0, x0, #0x8
  4157b0:	bl	402570 <__assert_fail@plt>
  4157b4:	ldr	x4, [sp, #152]
  4157b8:	ldr	x3, [sp, #160]
  4157bc:	ldr	x2, [sp, #168]
  4157c0:	mov	w1, w25
  4157c4:	mov	x0, x20
  4157c8:	bl	41398c <ferror@plt+0x1135c>
  4157cc:	tbnz	w0, #31, 415868 <ferror@plt+0x13238>
  4157d0:	ldr	x0, [sp, #200]
  4157d4:	sub	x0, x0, #0x4
  4157d8:	cmp	x19, x0
  4157dc:	b.hi	415870 <ferror@plt+0x13240>  // b.pmore
  4157e0:	ldr	x1, [sp, #192]
  4157e4:	add	x19, x19, x1
  4157e8:	add	x1, x19, #0x4
  4157ec:	ldr	x0, [x20, #16]
  4157f0:	cmp	x1, x0
  4157f4:	b.hi	415828 <ferror@plt+0x131f8>  // b.pmore
  4157f8:	ldr	x1, [x20]
  4157fc:	add	x1, x1, x19
  415800:	ldr	w0, [x20, #24]
  415804:	tbz	w0, #4, 415848 <ferror@plt+0x13218>
  415808:	ldr	x19, [sp, #96]
  41580c:	mov	x0, x19
  415810:	ldrb	w2, [x1, x0]
  415814:	orr	x19, x2, x19, lsl #8
  415818:	add	x0, x0, #0x1
  41581c:	cmp	x0, #0x4
  415820:	b.ne	415810 <ferror@plt+0x131e0>  // b.any
  415824:	b	415b58 <ferror@plt+0x13528>
  415828:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  41582c:	add	x3, x3, #0xb8
  415830:	mov	w2, #0x89                  	// #137
  415834:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  415838:	add	x1, x1, #0xff0
  41583c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  415840:	add	x0, x0, #0x58
  415844:	bl	402570 <__assert_fail@plt>
  415848:	ldr	x19, [sp, #96]
  41584c:	mov	x0, #0x3                   	// #3
  415850:	ldrb	w2, [x1, x0]
  415854:	orr	x19, x2, x19, lsl #8
  415858:	sub	x0, x0, #0x1
  41585c:	cmn	x0, #0x1
  415860:	b.ne	415850 <ferror@plt+0x13220>  // b.any
  415864:	b	415b58 <ferror@plt+0x13528>
  415868:	mov	x19, #0xffffffffffffffff    	// #-1
  41586c:	b	415b58 <ferror@plt+0x13528>
  415870:	mov	x19, #0xffffffffffffffff    	// #-1
  415874:	b	415b58 <ferror@plt+0x13528>
  415878:	ldp	x23, x24, [sp, #48]
  41587c:	ldp	x25, x26, [sp, #64]
  415880:	ldp	x27, x28, [sp, #80]
  415884:	b	415a68 <ferror@plt+0x13438>
  415888:	ldp	x25, x26, [sp, #64]
  41588c:	ldp	x27, x28, [sp, #80]
  415890:	ldr	x0, [sp, #144]
  415894:	str	xzr, [x0]
  415898:	add	x3, sp, #0xc0
  41589c:	add	x2, sp, #0xc8
  4158a0:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  4158a4:	add	x1, x1, #0xa0
  4158a8:	mov	x0, x20
  4158ac:	bl	4141f8 <ferror@plt+0x11bc8>
  4158b0:	mov	w21, w0
  4158b4:	tbnz	w0, #31, 415a68 <ferror@plt+0x13438>
  4158b8:	ldr	x19, [sp, #200]
  4158bc:	cbz	x19, 415ac8 <ferror@plt+0x13498>
  4158c0:	ldr	x0, [sp, #192]
  4158c4:	mov	w21, #0x0                   	// #0
  4158c8:	cbz	x0, 415a68 <ferror@plt+0x13438>
  4158cc:	ldrb	w0, [x19]
  4158d0:	cbnz	w0, 415944 <ferror@plt+0x13314>
  4158d4:	ldr	x0, [sp, #192]
  4158d8:	cmp	x0, #0x1
  4158dc:	b.ls	41594c <ferror@plt+0x1331c>  // b.plast
  4158e0:	sub	x0, x0, #0x1
  4158e4:	str	x0, [sp, #192]
  4158e8:	ldrb	w0, [x19, #1]!
  4158ec:	cbz	w0, 4158d4 <ferror@plt+0x132a4>
  4158f0:	stp	x23, x24, [sp, #48]
  4158f4:	ldr	x23, [sp, #192]
  4158f8:	cmp	x23, #0x1
  4158fc:	b.ls	415ad0 <ferror@plt+0x134a0>  // b.plast
  415900:	stp	x25, x26, [sp, #64]
  415904:	stp	x27, x28, [sp, #80]
  415908:	mov	w1, #0x0                   	// #0
  41590c:	mov	x3, #0x0                   	// #0
  415910:	mov	x0, #0x0                   	// #0
  415914:	b	415964 <ferror@plt+0x13334>
  415918:	ldp	x25, x26, [sp, #64]
  41591c:	ldp	x27, x28, [sp, #80]
  415920:	b	415890 <ferror@plt+0x13260>
  415924:	ldp	x23, x24, [sp, #48]
  415928:	ldp	x25, x26, [sp, #64]
  41592c:	ldp	x27, x28, [sp, #80]
  415930:	b	415890 <ferror@plt+0x13260>
  415934:	ldp	x23, x24, [sp, #48]
  415938:	ldp	x25, x26, [sp, #64]
  41593c:	ldp	x27, x28, [sp, #80]
  415940:	b	415890 <ferror@plt+0x13260>
  415944:	stp	x23, x24, [sp, #48]
  415948:	b	4158f4 <ferror@plt+0x132c4>
  41594c:	mov	w21, #0x0                   	// #0
  415950:	b	415a68 <ferror@plt+0x13438>
  415954:	add	x3, x0, #0x1
  415958:	add	x0, x0, #0x1
  41595c:	cmp	x23, x0
  415960:	b.eq	415980 <ferror@plt+0x13350>  // b.none
  415964:	ldrb	w2, [x19, x0]
  415968:	cbnz	w2, 415958 <ferror@plt+0x13328>
  41596c:	cmp	x0, x3
  415970:	b.eq	415954 <ferror@plt+0x13324>  // b.none
  415974:	add	w1, w1, #0x1
  415978:	add	x3, x0, #0x1
  41597c:	b	415958 <ferror@plt+0x13328>
  415980:	sub	x0, x23, #0x1
  415984:	add	x24, x19, x0
  415988:	ldrb	w0, [x19, x0]
  41598c:	cmp	w0, #0x0
  415990:	cinc	w1, w1, ne  // ne = any
  415994:	sbfiz	x22, x1, #1, #32
  415998:	add	x22, x22, w1, sxtw
  41599c:	lsl	x22, x22, #3
  4159a0:	add	x0, x23, #0x1
  4159a4:	add	x0, x0, x22
  4159a8:	bl	4021a0 <malloc@plt>
  4159ac:	mov	x25, x0
  4159b0:	ldr	x0, [sp, #144]
  4159b4:	str	x25, [x0]
  4159b8:	cbz	x25, 4159d4 <ferror@plt+0x133a4>
  4159bc:	add	x22, x25, x22
  4159c0:	mov	w21, #0x0                   	// #0
  4159c4:	mov	x1, #0x0                   	// #0
  4159c8:	mov	x20, #0x0                   	// #0
  4159cc:	mov	w27, #0x47                  	// #71
  4159d0:	b	415a3c <ferror@plt+0x1340c>
  4159d4:	bl	402580 <__errno_location@plt>
  4159d8:	ldr	w21, [x0]
  4159dc:	neg	w21, w21
  4159e0:	ldp	x23, x24, [sp, #48]
  4159e4:	ldp	x25, x26, [sp, #64]
  4159e8:	ldp	x27, x28, [sp, #80]
  4159ec:	b	415a68 <ferror@plt+0x13438>
  4159f0:	sub	x26, x20, x1
  4159f4:	sbfiz	x0, x21, #1, #32
  4159f8:	add	x0, x0, w21, sxtw
  4159fc:	add	x2, x25, x0, lsl #3
  415a00:	str	xzr, [x25, x0, lsl #3]
  415a04:	str	w27, [x2, #8]
  415a08:	str	x22, [x2, #16]
  415a0c:	mov	x2, x26
  415a10:	add	x1, x19, x1
  415a14:	mov	x0, x22
  415a18:	bl	401fe0 <memcpy@plt>
  415a1c:	strb	wzr, [x22, x26]
  415a20:	add	x26, x26, #0x1
  415a24:	add	x22, x22, x26
  415a28:	add	w21, w21, #0x1
  415a2c:	add	x1, x20, #0x1
  415a30:	add	x20, x20, #0x1
  415a34:	cmp	x23, x20
  415a38:	b.eq	415a54 <ferror@plt+0x13424>  // b.none
  415a3c:	ldrb	w2, [x19, x20]
  415a40:	cbnz	w2, 415a30 <ferror@plt+0x13400>
  415a44:	cmp	x20, x1
  415a48:	b.ne	4159f0 <ferror@plt+0x133c0>  // b.any
  415a4c:	add	x1, x20, #0x1
  415a50:	b	415a30 <ferror@plt+0x13400>
  415a54:	ldrb	w0, [x24]
  415a58:	cbnz	w0, 415a7c <ferror@plt+0x1344c>
  415a5c:	ldp	x23, x24, [sp, #48]
  415a60:	ldp	x25, x26, [sp, #64]
  415a64:	ldp	x27, x28, [sp, #80]
  415a68:	mov	w0, w21
  415a6c:	ldp	x19, x20, [sp, #16]
  415a70:	ldp	x21, x22, [sp, #32]
  415a74:	ldp	x29, x30, [sp], #240
  415a78:	ret
  415a7c:	sub	x23, x23, x1
  415a80:	sbfiz	x0, x21, #1, #32
  415a84:	add	x0, x0, w21, sxtw
  415a88:	lsl	x0, x0, #3
  415a8c:	add	x2, x25, x0
  415a90:	str	xzr, [x25, x0]
  415a94:	mov	w0, #0x47                  	// #71
  415a98:	str	w0, [x2, #8]
  415a9c:	str	x22, [x2, #16]
  415aa0:	mov	x2, x23
  415aa4:	add	x1, x19, x1
  415aa8:	mov	x0, x22
  415aac:	bl	401fe0 <memcpy@plt>
  415ab0:	strb	wzr, [x22, x23]
  415ab4:	add	w21, w21, #0x1
  415ab8:	ldp	x23, x24, [sp, #48]
  415abc:	ldp	x25, x26, [sp, #64]
  415ac0:	ldp	x27, x28, [sp, #80]
  415ac4:	b	415a68 <ferror@plt+0x13438>
  415ac8:	mov	w21, #0x0                   	// #0
  415acc:	b	415a68 <ferror@plt+0x13438>
  415ad0:	mov	w21, #0x0                   	// #0
  415ad4:	ldp	x23, x24, [sp, #48]
  415ad8:	b	415a68 <ferror@plt+0x13438>
  415adc:	add	x1, x3, x0
  415ae0:	ldrb	w25, [x3, x0]
  415ae4:	ldrb	w0, [x1, #1]
  415ae8:	orr	x25, x0, x25, lsl #8
  415aec:	and	w25, w25, #0xffff
  415af0:	ldr	x0, [sp, #136]
  415af4:	add	x27, x0, w27, uxtw
  415af8:	ldr	x0, [x20, #16]
  415afc:	cmp	x27, x0
  415b00:	b.cs	415794 <ferror@plt+0x13164>  // b.hs, b.nlast
  415b04:	ldr	x0, [x20]
  415b08:	add	x27, x0, x27
  415b0c:	mov	x2, #0x6                   	// #6
  415b10:	ldr	x1, [sp, #144]
  415b14:	mov	x0, x27
  415b18:	bl	4021c0 <strncmp@plt>
  415b1c:	cbnz	w0, 415bc4 <ferror@plt+0x13594>
  415b20:	add	x0, x27, #0x6
  415b24:	str	x0, [sp, #120]
  415b28:	ldr	w0, [sp, #104]
  415b2c:	lsr	w27, w0, #4
  415b30:	sbfiz	x0, x21, #1, #32
  415b34:	add	x0, x0, w21, sxtw
  415b38:	str	x0, [sp, #128]
  415b3c:	ldr	x1, [sp, #112]
  415b40:	add	x0, x1, x0, lsl #3
  415b44:	str	x0, [sp, #104]
  415b48:	cmp	w25, #0x0
  415b4c:	mov	w0, #0xfff1                	// #65521
  415b50:	ccmp	w25, w0, #0x4, ne  // ne = any
  415b54:	b.ne	4157b4 <ferror@plt+0x13184>  // b.any
  415b58:	ldr	x0, [sp, #112]
  415b5c:	ldr	x1, [sp, #128]
  415b60:	str	x19, [x0, x1, lsl #3]
  415b64:	mov	w0, #0x47                  	// #71
  415b68:	cmp	w27, #0x1
  415b6c:	b.eq	415b88 <ferror@plt+0x13558>  // b.none
  415b70:	mov	w0, #0x57                  	// #87
  415b74:	cmp	w27, #0x2
  415b78:	b.eq	415b88 <ferror@plt+0x13558>  // b.none
  415b7c:	cmp	w27, #0x0
  415b80:	mov	w0, #0x4c                  	// #76
  415b84:	csel	w0, w0, wzr, eq  // eq = none
  415b88:	ldr	x1, [sp, #104]
  415b8c:	str	w0, [x1, #8]
  415b90:	str	x23, [x1, #16]
  415b94:	ldr	x25, [sp, #120]
  415b98:	mov	x0, x25
  415b9c:	bl	402020 <strlen@plt>
  415ba0:	mov	x19, x0
  415ba4:	mov	x2, x0
  415ba8:	mov	x1, x25
  415bac:	mov	x0, x23
  415bb0:	bl	401fe0 <memcpy@plt>
  415bb4:	strb	wzr, [x23, x19]
  415bb8:	add	x19, x19, #0x1
  415bbc:	add	x23, x23, x19
  415bc0:	add	w21, w21, #0x1
  415bc4:	add	w0, w28, #0x1
  415bc8:	add	x22, x22, x26
  415bcc:	cmp	w28, w24
  415bd0:	b.eq	415878 <ferror@plt+0x13248>  // b.none
  415bd4:	mov	w28, w0
  415bd8:	sub	x0, x22, #0x4
  415bdc:	ldr	w1, [x20, #24]
  415be0:	tbz	w1, #1, 4155ec <ferror@plt+0x12fbc>
  415be4:	ldr	x4, [x20, #16]
  415be8:	cmp	x4, x22
  415bec:	b.cc	415514 <ferror@plt+0x12ee4>  // b.lo, b.ul, b.last
  415bf0:	ldr	x3, [x20]
  415bf4:	add	x0, x3, x0
  415bf8:	and	w5, w1, #0x10
  415bfc:	tbz	w1, #4, 415534 <ferror@plt+0x12f04>
  415c00:	ldr	x27, [sp, #96]
  415c04:	mov	x1, x27
  415c08:	ldrb	w2, [x0, x1]
  415c0c:	orr	x27, x2, x27, lsl #8
  415c10:	add	x1, x1, #0x1
  415c14:	cmp	x1, #0x4
  415c18:	b.ne	415c08 <ferror@plt+0x135d8>  // b.any
  415c1c:	add	x0, x22, #0x4
  415c20:	cmp	x4, x0
  415c24:	b.cc	415554 <ferror@plt+0x12f24>  // b.lo, b.ul, b.last
  415c28:	add	x1, x3, x22
  415c2c:	cbz	w5, 415574 <ferror@plt+0x12f44>
  415c30:	ldr	x19, [sp, #96]
  415c34:	mov	x0, x19
  415c38:	ldrb	w2, [x1, x0]
  415c3c:	orr	x19, x2, x19, lsl #8
  415c40:	add	x0, x0, #0x1
  415c44:	cmp	x0, #0x4
  415c48:	b.ne	415c38 <ferror@plt+0x13608>  // b.any
  415c4c:	add	x0, x22, #0x8
  415c50:	add	x1, x22, #0x9
  415c54:	cmp	x4, x1
  415c58:	b.cc	4155cc <ferror@plt+0x12f9c>  // b.lo, b.ul, b.last
  415c5c:	ldrb	w0, [x3, x0]
  415c60:	str	w0, [sp, #104]
  415c64:	add	x0, x22, #0xa
  415c68:	add	x1, x22, #0xc
  415c6c:	cmp	x4, x1
  415c70:	b.cs	415adc <ferror@plt+0x134ac>  // b.hs, b.nlast
  415c74:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  415c78:	add	x3, x3, #0xb8
  415c7c:	mov	w2, #0x89                  	// #137
  415c80:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  415c84:	add	x1, x1, #0xff0
  415c88:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  415c8c:	add	x0, x0, #0x58
  415c90:	bl	402570 <__assert_fail@plt>
  415c94:	stp	x29, x30, [sp, #-352]!
  415c98:	mov	x29, sp
  415c9c:	stp	x21, x22, [sp, #32]
  415ca0:	stp	x27, x28, [sp, #80]
  415ca4:	mov	x28, x0
  415ca8:	str	x1, [sp, #272]
  415cac:	add	x3, sp, #0x158
  415cb0:	add	x2, sp, #0x140
  415cb4:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  415cb8:	add	x1, x1, #0x930
  415cbc:	bl	4141f8 <ferror@plt+0x11bc8>
  415cc0:	tbnz	w0, #31, 415cfc <ferror@plt+0x136cc>
  415cc4:	ldr	w0, [x28, #24]
  415cc8:	tst	x0, #0x2
  415ccc:	mov	x1, #0x4                   	// #4
  415cd0:	mov	x0, #0x8                   	// #8
  415cd4:	csel	x0, x1, x0, ne  // ne = any
  415cd8:	str	x0, [sp, #264]
  415cdc:	mov	x0, #0x40                  	// #64
  415ce0:	str	x0, [sp, #224]
  415ce4:	ldr	x0, [sp, #344]
  415ce8:	tst	x0, #0x3f
  415cec:	b.eq	415d0c <ferror@plt+0x136dc>  // b.none
  415cf0:	str	xzr, [sp, #320]
  415cf4:	str	xzr, [sp, #344]
  415cf8:	b	415d0c <ferror@plt+0x136dc>
  415cfc:	str	xzr, [sp, #320]
  415d00:	str	xzr, [sp, #344]
  415d04:	str	xzr, [sp, #264]
  415d08:	str	xzr, [sp, #224]
  415d0c:	add	x3, sp, #0x150
  415d10:	add	x2, sp, #0x138
  415d14:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  415d18:	add	x1, x1, #0x90
  415d1c:	mov	x0, x28
  415d20:	bl	4141f8 <ferror@plt+0x11bc8>
  415d24:	tbnz	w0, #31, 416878 <ferror@plt+0x14248>
  415d28:	add	x3, sp, #0x148
  415d2c:	add	x2, sp, #0x130
  415d30:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  415d34:	add	x1, x1, #0x98
  415d38:	mov	x0, x28
  415d3c:	bl	4141f8 <ferror@plt+0x11bc8>
  415d40:	tbnz	w0, #31, 416880 <ferror@plt+0x14250>
  415d44:	stp	x19, x20, [sp, #16]
  415d48:	stp	x25, x26, [sp, #64]
  415d4c:	ldr	w20, [x28, #24]
  415d50:	ands	w0, w20, #0x2
  415d54:	str	w0, [sp, #128]
  415d58:	mov	x1, #0x10                  	// #16
  415d5c:	mov	x0, #0x18                  	// #24
  415d60:	csel	x26, x1, x0, ne  // ne = any
  415d64:	ldr	x19, [sp, #328]
  415d68:	udiv	x0, x19, x26
  415d6c:	msub	x0, x0, x26, x19
  415d70:	str	x0, [sp, #120]
  415d74:	cbnz	x0, 416888 <ferror@plt+0x14258>
  415d78:	ldr	x0, [sp, #344]
  415d7c:	str	x0, [sp, #168]
  415d80:	cbz	x0, 415db4 <ferror@plt+0x13784>
  415d84:	ldr	x1, [sp, #224]
  415d88:	udiv	x0, x0, x1
  415d8c:	str	w0, [sp, #260]
  415d90:	mov	x1, #0x1                   	// #1
  415d94:	sxtw	x0, w0
  415d98:	bl	402210 <calloc@plt>
  415d9c:	str	x0, [sp, #192]
  415da0:	cbnz	x0, 415dbc <ferror@plt+0x1378c>
  415da4:	mov	w21, #0xfffffff4            	// #-12
  415da8:	ldp	x19, x20, [sp, #16]
  415dac:	ldp	x25, x26, [sp, #64]
  415db0:	b	416098 <ferror@plt+0x13a68>
  415db4:	str	xzr, [sp, #192]
  415db8:	str	wzr, [sp, #260]
  415dbc:	ldrh	w0, [x28, #80]
  415dc0:	cmp	w0, #0x2
  415dc4:	cset	w1, eq  // eq = none
  415dc8:	cmp	w0, #0x2b
  415dcc:	csinc	w0, w1, wzr, ne  // ne = any
  415dd0:	str	w0, [sp, #256]
  415dd4:	udiv	x0, x19, x26
  415dd8:	mov	x21, x0
  415ddc:	str	x0, [sp, #248]
  415de0:	ldr	x1, [sp, #312]
  415de4:	str	x1, [sp, #280]
  415de8:	ldr	x27, [x28]
  415dec:	sub	x1, x1, x27
  415df0:	str	x1, [sp, #184]
  415df4:	ldr	x1, [sp, #304]
  415df8:	str	x1, [sp, #288]
  415dfc:	sub	x19, x1, x27
  415e00:	add	x19, x19, x26
  415e04:	mov	x1, #0x8                   	// #8
  415e08:	sxtw	x0, w0
  415e0c:	bl	402210 <calloc@plt>
  415e10:	str	x0, [sp, #232]
  415e14:	cbz	x0, 415eac <ferror@plt+0x1387c>
  415e18:	stp	x23, x24, [sp, #48]
  415e1c:	cmp	w21, #0x1
  415e20:	b.le	416898 <ferror@plt+0x14268>
  415e24:	ldr	x0, [sp, #336]
  415e28:	str	x0, [sp, #176]
  415e2c:	ldr	w0, [sp, #128]
  415e30:	cmp	w0, #0x0
  415e34:	mov	x24, #0x4                   	// #4
  415e38:	mov	x0, #0x8                   	// #8
  415e3c:	csel	x24, x24, x0, ne  // ne = any
  415e40:	ldr	x0, [sp, #320]
  415e44:	sub	x0, x0, x27
  415e48:	str	x0, [sp, #208]
  415e4c:	add	x1, x0, x24
  415e50:	str	x1, [sp, #200]
  415e54:	ldr	x2, [sp, #232]
  415e58:	add	x22, x2, #0x8
  415e5c:	add	x23, x27, x19
  415e60:	add	x19, x19, #0x4
  415e64:	ldr	w0, [sp, #248]
  415e68:	sub	w0, w0, #0x2
  415e6c:	add	x0, x2, x0, lsl #3
  415e70:	add	x0, x0, #0x10
  415e74:	str	x0, [sp, #136]
  415e78:	ldr	x0, [sp, #120]
  415e7c:	str	x0, [sp, #160]
  415e80:	str	wzr, [sp, #152]
  415e84:	and	w2, w20, #0x10
  415e88:	str	w2, [sp, #112]
  415e8c:	str	x0, [sp, #104]
  415e90:	add	x0, x27, x1
  415e94:	str	x0, [sp, #216]
  415e98:	sub	x0, x24, #0x1
  415e9c:	str	x0, [sp, #240]
  415ea0:	ldr	x0, [sp, #168]
  415ea4:	str	x0, [sp, #296]
  415ea8:	b	416144 <ferror@plt+0x13b14>
  415eac:	ldr	x0, [sp, #192]
  415eb0:	bl	4023e0 <free@plt>
  415eb4:	mov	w21, #0xfffffff4            	// #-12
  415eb8:	ldp	x19, x20, [sp, #16]
  415ebc:	ldp	x25, x26, [sp, #64]
  415ec0:	b	416098 <ferror@plt+0x13a68>
  415ec4:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  415ec8:	add	x3, x3, #0xb8
  415ecc:	mov	w2, #0x89                  	// #137
  415ed0:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  415ed4:	add	x1, x1, #0xff0
  415ed8:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  415edc:	add	x0, x0, #0x58
  415ee0:	bl	402570 <__assert_fail@plt>
  415ee4:	ldr	x2, [sp, #104]
  415ee8:	mov	x0, #0x3                   	// #3
  415eec:	ldrb	w3, [x1, x0]
  415ef0:	orr	x2, x3, x2, lsl #8
  415ef4:	sub	x0, x0, #0x1
  415ef8:	cmn	x0, #0x1
  415efc:	b.ne	415eec <ferror@plt+0x138bc>  // b.any
  415f00:	add	x0, x19, #0xc
  415f04:	cmp	x0, x4
  415f08:	b.hi	415f2c <ferror@plt+0x138fc>  // b.pmore
  415f0c:	ldrb	w0, [x1, #15]
  415f10:	ldrb	w3, [x1, #14]
  415f14:	orr	w0, w3, w0, lsl #8
  415f18:	add	x3, x19, #0x9
  415f1c:	cmp	x3, x4
  415f20:	b.hi	415f4c <ferror@plt+0x1391c>  // b.pmore
  415f24:	ldrb	w1, [x1, #12]
  415f28:	b	4161a8 <ferror@plt+0x13b78>
  415f2c:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  415f30:	add	x3, x3, #0xb8
  415f34:	mov	w2, #0x89                  	// #137
  415f38:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  415f3c:	add	x1, x1, #0xff0
  415f40:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  415f44:	add	x0, x0, #0x58
  415f48:	bl	402570 <__assert_fail@plt>
  415f4c:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  415f50:	add	x3, x3, #0xb8
  415f54:	mov	w2, #0x89                  	// #137
  415f58:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  415f5c:	add	x1, x1, #0xff0
  415f60:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  415f64:	add	x0, x0, #0x58
  415f68:	bl	402570 <__assert_fail@plt>
  415f6c:	ldr	x4, [x28, #16]
  415f70:	cmp	x4, x19
  415f74:	b.cc	415fd0 <ferror@plt+0x139a0>  // b.lo, b.ul, b.last
  415f78:	mov	x1, x23
  415f7c:	ldr	w0, [sp, #112]
  415f80:	cbz	w0, 415ff0 <ferror@plt+0x139c0>
  415f84:	ldr	x0, [sp, #120]
  415f88:	ldr	x2, [sp, #104]
  415f8c:	ldrb	w3, [x1, x0]
  415f90:	orr	x2, x3, x2, lsl #8
  415f94:	add	x0, x0, #0x1
  415f98:	cmp	x0, #0x4
  415f9c:	b.ne	415f8c <ferror@plt+0x1395c>  // b.any
  415fa0:	add	x0, x19, #0x4
  415fa4:	cmp	x0, x4
  415fa8:	b.hi	416038 <ferror@plt+0x13a08>  // b.pmore
  415fac:	ldrb	w0, [x1, #6]
  415fb0:	ldrb	w3, [x1, #7]
  415fb4:	orr	w0, w3, w0, lsl #8
  415fb8:	add	x3, x19, #0x1
  415fbc:	cmp	x3, x4
  415fc0:	b.hi	416058 <ferror@plt+0x13a28>  // b.pmore
  415fc4:	ldrb	w1, [x1, #4]
  415fc8:	and	w1, w1, #0xff
  415fcc:	b	4161ac <ferror@plt+0x13b7c>
  415fd0:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  415fd4:	add	x3, x3, #0xb8
  415fd8:	mov	w2, #0x89                  	// #137
  415fdc:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  415fe0:	add	x1, x1, #0xff0
  415fe4:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  415fe8:	add	x0, x0, #0x58
  415fec:	bl	402570 <__assert_fail@plt>
  415ff0:	ldr	x2, [sp, #104]
  415ff4:	mov	x0, #0x3                   	// #3
  415ff8:	ldrb	w3, [x1, x0]
  415ffc:	orr	x2, x3, x2, lsl #8
  416000:	sub	x0, x0, #0x1
  416004:	cmn	x0, #0x1
  416008:	b.ne	415ff8 <ferror@plt+0x139c8>  // b.any
  41600c:	add	x0, x19, #0x4
  416010:	cmp	x0, x4
  416014:	b.hi	416038 <ferror@plt+0x13a08>  // b.pmore
  416018:	ldrb	w0, [x1, #7]
  41601c:	ldrb	w3, [x1, #6]
  416020:	orr	w0, w3, w0, lsl #8
  416024:	add	x3, x19, #0x1
  416028:	cmp	x3, x4
  41602c:	b.hi	416058 <ferror@plt+0x13a28>  // b.pmore
  416030:	ldrb	w1, [x1, #4]
  416034:	b	415fc8 <ferror@plt+0x13998>
  416038:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  41603c:	add	x3, x3, #0xb8
  416040:	mov	w2, #0x89                  	// #137
  416044:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  416048:	add	x1, x1, #0xff0
  41604c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  416050:	add	x0, x0, #0x58
  416054:	bl	402570 <__assert_fail@plt>
  416058:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  41605c:	add	x3, x3, #0xb8
  416060:	mov	w2, #0x89                  	// #137
  416064:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  416068:	add	x1, x1, #0xff0
  41606c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  416070:	add	x0, x0, #0x58
  416074:	bl	402570 <__assert_fail@plt>
  416078:	ldr	x0, [sp, #192]
  41607c:	bl	4023e0 <free@plt>
  416080:	ldr	x0, [sp, #232]
  416084:	bl	4023e0 <free@plt>
  416088:	mov	w21, #0xffffffea            	// #-22
  41608c:	ldp	x19, x20, [sp, #16]
  416090:	ldp	x23, x24, [sp, #48]
  416094:	ldp	x25, x26, [sp, #64]
  416098:	mov	w0, w21
  41609c:	ldp	x21, x22, [sp, #32]
  4160a0:	ldp	x27, x28, [sp, #80]
  4160a4:	ldp	x29, x30, [sp], #352
  4160a8:	ret
  4160ac:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  4160b0:	add	x3, x3, #0xc8
  4160b4:	mov	w2, #0xca                  	// #202
  4160b8:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4160bc:	add	x1, x1, #0xff0
  4160c0:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  4160c4:	add	x0, x0, #0x8
  4160c8:	bl	402570 <__assert_fail@plt>
  4160cc:	ldr	x0, [sp, #296]
  4160d0:	b	416128 <ferror@plt+0x13af8>
  4160d4:	ldr	x0, [sp, #104]
  4160d8:	b	416128 <ferror@plt+0x13af8>
  4160dc:	ldr	x0, [sp, #144]
  4160e0:	add	x20, x27, x0
  4160e4:	ldr	w0, [sp, #112]
  4160e8:	cbz	w0, 416290 <ferror@plt+0x13c60>
  4160ec:	ldr	x1, [sp, #120]
  4160f0:	ldr	x0, [sp, #104]
  4160f4:	ldrb	w2, [x20, x1]
  4160f8:	orr	x0, x2, x0, lsl #8
  4160fc:	add	x1, x1, #0x1
  416100:	cmp	x24, x1
  416104:	b.hi	4160f4 <ferror@plt+0x13ac4>  // b.pmore
  416108:	lsr	x21, x21, #6
  41610c:	cmp	w21, #0x0
  416110:	ldr	x1, [sp, #192]
  416114:	ccmp	x1, #0x0, #0x4, ge  // ge = tcont
  416118:	b.eq	416128 <ferror@plt+0x13af8>  // b.none
  41611c:	ldr	x1, [sp, #192]
  416120:	mov	w2, #0x1                   	// #1
  416124:	strb	w2, [x1, w21, sxtw]
  416128:	str	x0, [x22]
  41612c:	add	x22, x22, #0x8
  416130:	add	x23, x23, x26
  416134:	add	x19, x19, x26
  416138:	ldr	x0, [sp, #136]
  41613c:	cmp	x0, x22
  416140:	b.eq	4162b8 <ferror@plt+0x13c88>  // b.none
  416144:	ldr	w0, [sp, #128]
  416148:	cbz	w0, 415f6c <ferror@plt+0x1393c>
  41614c:	ldr	x4, [x28, #16]
  416150:	cmp	x4, x19
  416154:	b.cc	415ec4 <ferror@plt+0x13894>  // b.lo, b.ul, b.last
  416158:	mov	x1, x23
  41615c:	ldr	w0, [sp, #112]
  416160:	cbz	w0, 415ee4 <ferror@plt+0x138b4>
  416164:	ldr	x0, [sp, #120]
  416168:	ldr	x2, [sp, #104]
  41616c:	ldrb	w3, [x1, x0]
  416170:	orr	x2, x3, x2, lsl #8
  416174:	add	x0, x0, #0x1
  416178:	cmp	x0, #0x4
  41617c:	b.ne	41616c <ferror@plt+0x13b3c>  // b.any
  416180:	add	x0, x19, #0xc
  416184:	cmp	x0, x4
  416188:	b.hi	415f2c <ferror@plt+0x138fc>  // b.pmore
  41618c:	ldrb	w0, [x1, #14]
  416190:	ldrb	w3, [x1, #15]
  416194:	orr	w0, w3, w0, lsl #8
  416198:	add	x3, x19, #0x9
  41619c:	cmp	x3, x4
  4161a0:	b.hi	415f4c <ferror@plt+0x1391c>  // b.pmore
  4161a4:	ldrb	w1, [x1, #12]
  4161a8:	and	w1, w1, #0xff
  4161ac:	cbnz	w0, 41612c <ferror@plt+0x13afc>
  4161b0:	ldr	w0, [sp, #256]
  4161b4:	cbz	w0, 4161c4 <ferror@plt+0x13b94>
  4161b8:	and	w1, w1, #0xf
  4161bc:	cmp	w1, #0xd
  4161c0:	b.eq	41612c <ferror@plt+0x13afc>  // b.none
  4161c4:	mov	w0, w2
  4161c8:	ldr	x1, [sp, #176]
  4161cc:	cmp	x1, w2, uxtw
  4161d0:	b.ls	416078 <ferror@plt+0x13a48>  // b.plast
  4161d4:	ldr	x1, [sp, #184]
  4161d8:	add	x0, x0, x1
  4161dc:	ldr	x25, [x28, #16]
  4161e0:	cmp	x0, x25
  4161e4:	b.cs	4160ac <ferror@plt+0x13a7c>  // b.hs, b.nlast
  4161e8:	add	x20, x27, x0
  4161ec:	ldrb	w0, [x27, x0]
  4161f0:	cbz	w0, 41612c <ferror@plt+0x13afc>
  4161f4:	mov	x0, x20
  4161f8:	bl	402020 <strlen@plt>
  4161fc:	ldr	x1, [sp, #160]
  416200:	add	x1, x1, #0x1
  416204:	add	x0, x0, x1
  416208:	str	x0, [sp, #160]
  41620c:	ldr	w0, [sp, #152]
  416210:	add	w0, w0, #0x1
  416214:	str	w0, [sp, #152]
  416218:	ldr	x0, [sp, #168]
  41621c:	cbz	x0, 4160cc <ferror@plt+0x13a9c>
  416220:	ldr	x0, [sp, #200]
  416224:	cmp	x0, x25
  416228:	b.cs	416270 <ferror@plt+0x13c40>  // b.hs, b.nlast
  41622c:	ldr	x21, [sp, #120]
  416230:	ldr	x0, [sp, #208]
  416234:	add	x0, x0, x21
  416238:	str	x0, [sp, #144]
  41623c:	ldr	x0, [sp, #216]
  416240:	add	x1, x0, x21
  416244:	mov	x0, x20
  416248:	bl	402370 <strcmp@plt>
  41624c:	cbz	w0, 4160dc <ferror@plt+0x13aac>
  416250:	add	x21, x21, #0x40
  416254:	ldr	x0, [sp, #168]
  416258:	cmp	x0, x21
  41625c:	b.ls	4160d4 <ferror@plt+0x13aa4>  // b.plast
  416260:	ldr	x0, [sp, #200]
  416264:	add	x0, x0, x21
  416268:	cmp	x25, x0
  41626c:	b.hi	416230 <ferror@plt+0x13c00>  // b.pmore
  416270:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  416274:	add	x3, x3, #0xc8
  416278:	mov	w2, #0xca                  	// #202
  41627c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  416280:	add	x1, x1, #0xff0
  416284:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  416288:	add	x0, x0, #0x8
  41628c:	bl	402570 <__assert_fail@plt>
  416290:	ldr	x0, [sp, #240]
  416294:	add	x1, x20, x0
  416298:	ldr	x0, [sp, #104]
  41629c:	add	x20, x20, x24
  4162a0:	ldrb	w2, [x1], #-1
  4162a4:	orr	x0, x2, x0, lsl #8
  4162a8:	sub	x2, x20, x1
  4162ac:	cmp	x2, x24
  4162b0:	b.ls	4162a0 <ferror@plt+0x13c70>  // b.plast
  4162b4:	b	416108 <ferror@plt+0x13ad8>
  4162b8:	ldr	x0, [sp, #192]
  4162bc:	cbz	x0, 416364 <ferror@plt+0x13d34>
  4162c0:	ldr	x0, [sp, #320]
  4162c4:	sub	x0, x0, x27
  4162c8:	ldr	w1, [sp, #260]
  4162cc:	cmp	w1, #0x0
  4162d0:	b.le	416364 <ferror@plt+0x13d34>
  4162d4:	ldr	x2, [sp, #192]
  4162d8:	mov	x19, x2
  4162dc:	ldr	x3, [sp, #264]
  4162e0:	add	x20, x3, x0
  4162e4:	add	x21, x2, #0x1
  4162e8:	sub	w0, w1, #0x1
  4162ec:	add	x21, x21, x0
  4162f0:	ldr	x22, [sp, #160]
  4162f4:	ldr	x23, [sp, #224]
  4162f8:	ldr	w24, [sp, #152]
  4162fc:	b	416330 <ferror@plt+0x13d00>
  416300:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  416304:	add	x3, x3, #0xc8
  416308:	mov	w2, #0xca                  	// #202
  41630c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  416310:	add	x1, x1, #0xff0
  416314:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  416318:	add	x0, x0, #0x8
  41631c:	bl	402570 <__assert_fail@plt>
  416320:	add	x19, x19, #0x1
  416324:	add	x20, x20, x23
  416328:	cmp	x19, x21
  41632c:	b.eq	41635c <ferror@plt+0x13d2c>  // b.none
  416330:	ldrb	w0, [x19]
  416334:	cbnz	w0, 416320 <ferror@plt+0x13cf0>
  416338:	ldr	x0, [x28, #16]
  41633c:	cmp	x0, x20
  416340:	b.ls	416300 <ferror@plt+0x13cd0>  // b.plast
  416344:	add	x0, x27, x20
  416348:	bl	402020 <strlen@plt>
  41634c:	add	x22, x22, #0x1
  416350:	add	x22, x0, x22
  416354:	add	w24, w24, #0x1
  416358:	b	416320 <ferror@plt+0x13cf0>
  41635c:	str	x22, [sp, #160]
  416360:	str	w24, [sp, #152]
  416364:	ldr	w0, [sp, #152]
  416368:	cbz	w0, 4168ac <ferror@plt+0x1427c>
  41636c:	ldr	w0, [sp, #152]
  416370:	sbfiz	x20, x0, #1, #32
  416374:	add	x20, x20, w0, sxtw
  416378:	lsl	x20, x20, #3
  41637c:	ldr	x0, [sp, #160]
  416380:	add	x0, x20, x0
  416384:	bl	4021a0 <malloc@plt>
  416388:	mov	x25, x0
  41638c:	ldr	x0, [sp, #272]
  416390:	str	x25, [x0]
  416394:	cbz	x25, 416400 <ferror@plt+0x13dd0>
  416398:	add	x20, x25, x20
  41639c:	ldr	x1, [x28]
  4163a0:	str	x1, [sp, #152]
  4163a4:	ldr	x0, [sp, #280]
  4163a8:	sub	x0, x0, x1
  4163ac:	str	x0, [sp, #136]
  4163b0:	ldr	x0, [sp, #288]
  4163b4:	sub	x19, x0, x1
  4163b8:	add	x19, x19, x26
  4163bc:	ldr	x0, [sp, #248]
  4163c0:	cmp	w0, #0x1
  4163c4:	b.le	416768 <ferror@plt+0x14138>
  4163c8:	ldr	x2, [sp, #232]
  4163cc:	add	x22, x2, #0x8
  4163d0:	add	x24, x1, x19
  4163d4:	add	x19, x19, #0x4
  4163d8:	sub	w0, w0, #0x2
  4163dc:	add	x0, x2, x0, lsl #3
  4163e0:	add	x0, x0, #0x10
  4163e4:	str	x0, [sp, #104]
  4163e8:	mov	w21, #0x0                   	// #0
  4163ec:	ldr	x0, [sp, #120]
  4163f0:	str	x0, [sp, #112]
  4163f4:	str	x25, [sp, #144]
  4163f8:	mov	x25, x1
  4163fc:	b	41654c <ferror@plt+0x13f1c>
  416400:	ldr	x0, [sp, #192]
  416404:	bl	4023e0 <free@plt>
  416408:	ldr	x0, [sp, #232]
  41640c:	bl	4023e0 <free@plt>
  416410:	bl	402580 <__errno_location@plt>
  416414:	ldr	w21, [x0]
  416418:	neg	w21, w21
  41641c:	ldp	x19, x20, [sp, #16]
  416420:	ldp	x23, x24, [sp, #48]
  416424:	ldp	x25, x26, [sp, #64]
  416428:	b	416098 <ferror@plt+0x13a68>
  41642c:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  416430:	add	x3, x3, #0xb8
  416434:	mov	w2, #0x89                  	// #137
  416438:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  41643c:	add	x1, x1, #0xff0
  416440:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  416444:	add	x0, x0, #0x58
  416448:	bl	402570 <__assert_fail@plt>
  41644c:	ldr	x2, [sp, #112]
  416450:	mov	x0, #0x3                   	// #3
  416454:	ldrb	w3, [x1, x0]
  416458:	orr	x2, x3, x2, lsl #8
  41645c:	sub	x0, x0, #0x1
  416460:	cmn	x0, #0x1
  416464:	b.ne	416454 <ferror@plt+0x13e24>  // b.any
  416468:	add	x0, x19, #0xc
  41646c:	cmp	x4, x0
  416470:	b.cc	4165b0 <ferror@plt+0x13f80>  // b.lo, b.ul, b.last
  416474:	ldrb	w3, [x1, #15]
  416478:	ldrb	w0, [x1, #14]
  41647c:	orr	w3, w0, w3, lsl #8
  416480:	add	x0, x19, #0x9
  416484:	cmp	x4, x0
  416488:	b.cc	4165d0 <ferror@plt+0x13fa0>  // b.lo, b.ul, b.last
  41648c:	ldrb	w0, [x1, #12]
  416490:	and	w0, w0, #0xff
  416494:	cbnz	w3, 416534 <ferror@plt+0x13f04>
  416498:	ldr	w1, [sp, #256]
  41649c:	cbz	w1, 4164ac <ferror@plt+0x13e7c>
  4164a0:	and	w1, w0, #0xf
  4164a4:	cmp	w1, #0xd
  4164a8:	b.eq	416534 <ferror@plt+0x13f04>  // b.none
  4164ac:	ldr	x1, [sp, #136]
  4164b0:	add	x2, x1, w2, uxtw
  4164b4:	ldr	x1, [x28, #16]
  4164b8:	cmp	x2, x1
  4164bc:	b.cs	4166f8 <ferror@plt+0x140c8>  // b.hs, b.nlast
  4164c0:	add	x27, x25, x2
  4164c4:	ldrb	w1, [x25, x2]
  4164c8:	cbz	w1, 416534 <ferror@plt+0x13f04>
  4164cc:	lsr	w0, w0, #4
  4164d0:	cmp	w0, #0x2
  4164d4:	mov	w0, #0x57                  	// #87
  4164d8:	mov	w1, #0x55                  	// #85
  4164dc:	csel	w0, w0, w1, eq  // eq = none
  4164e0:	str	w0, [sp, #128]
  4164e4:	mov	x0, x27
  4164e8:	bl	402020 <strlen@plt>
  4164ec:	mov	x23, x0
  4164f0:	sbfiz	x0, x21, #1, #32
  4164f4:	add	x0, x0, w21, sxtw
  4164f8:	ldr	x3, [sp, #144]
  4164fc:	add	x1, x3, x0, lsl #3
  416500:	ldr	x2, [x22]
  416504:	str	x2, [x3, x0, lsl #3]
  416508:	ldr	w0, [sp, #128]
  41650c:	str	w0, [x1, #8]
  416510:	str	x20, [x1, #16]
  416514:	mov	x2, x23
  416518:	mov	x1, x27
  41651c:	mov	x0, x20
  416520:	bl	401fe0 <memcpy@plt>
  416524:	strb	wzr, [x20, x23]
  416528:	add	x23, x23, #0x1
  41652c:	add	x20, x20, x23
  416530:	add	w21, w21, #0x1
  416534:	add	x22, x22, #0x8
  416538:	add	x24, x24, x26
  41653c:	add	x19, x19, x26
  416540:	ldr	x0, [sp, #104]
  416544:	cmp	x0, x22
  416548:	b.eq	416718 <ferror@plt+0x140e8>  // b.none
  41654c:	ldr	w0, [x28, #24]
  416550:	tbz	w0, #1, 4165f0 <ferror@plt+0x13fc0>
  416554:	ldr	x4, [x28, #16]
  416558:	cmp	x19, x4
  41655c:	b.hi	41642c <ferror@plt+0x13dfc>  // b.pmore
  416560:	mov	x1, x24
  416564:	tbz	w0, #4, 41644c <ferror@plt+0x13e1c>
  416568:	ldr	x0, [sp, #120]
  41656c:	ldr	x2, [sp, #112]
  416570:	ldrb	w3, [x1, x0]
  416574:	orr	x2, x3, x2, lsl #8
  416578:	add	x0, x0, #0x1
  41657c:	cmp	x0, #0x4
  416580:	b.ne	416570 <ferror@plt+0x13f40>  // b.any
  416584:	add	x0, x19, #0xc
  416588:	cmp	x0, x4
  41658c:	b.hi	4165b0 <ferror@plt+0x13f80>  // b.pmore
  416590:	ldrb	w3, [x1, #14]
  416594:	ldrb	w0, [x1, #15]
  416598:	orr	w3, w0, w3, lsl #8
  41659c:	add	x0, x19, #0x9
  4165a0:	cmp	x0, x4
  4165a4:	b.hi	4165d0 <ferror@plt+0x13fa0>  // b.pmore
  4165a8:	ldrb	w0, [x1, #12]
  4165ac:	b	416490 <ferror@plt+0x13e60>
  4165b0:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  4165b4:	add	x3, x3, #0xb8
  4165b8:	mov	w2, #0x89                  	// #137
  4165bc:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4165c0:	add	x1, x1, #0xff0
  4165c4:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  4165c8:	add	x0, x0, #0x58
  4165cc:	bl	402570 <__assert_fail@plt>
  4165d0:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  4165d4:	add	x3, x3, #0xb8
  4165d8:	mov	w2, #0x89                  	// #137
  4165dc:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4165e0:	add	x1, x1, #0xff0
  4165e4:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  4165e8:	add	x0, x0, #0x58
  4165ec:	bl	402570 <__assert_fail@plt>
  4165f0:	ldr	x4, [x28, #16]
  4165f4:	cmp	x19, x4
  4165f8:	b.hi	416650 <ferror@plt+0x14020>  // b.pmore
  4165fc:	mov	x1, x24
  416600:	tbz	w0, #4, 416670 <ferror@plt+0x14040>
  416604:	ldr	x0, [sp, #120]
  416608:	ldr	x2, [sp, #112]
  41660c:	ldrb	w3, [x1, x0]
  416610:	orr	x2, x3, x2, lsl #8
  416614:	add	x0, x0, #0x1
  416618:	cmp	x0, #0x4
  41661c:	b.ne	41660c <ferror@plt+0x13fdc>  // b.any
  416620:	add	x0, x19, #0x4
  416624:	cmp	x4, x0
  416628:	b.cc	4166b8 <ferror@plt+0x14088>  // b.lo, b.ul, b.last
  41662c:	ldrb	w3, [x1, #6]
  416630:	ldrb	w0, [x1, #7]
  416634:	orr	w3, w0, w3, lsl #8
  416638:	add	x0, x19, #0x1
  41663c:	cmp	x4, x0
  416640:	b.cc	4166d8 <ferror@plt+0x140a8>  // b.lo, b.ul, b.last
  416644:	ldrb	w0, [x1, #4]
  416648:	and	w0, w0, #0xff
  41664c:	b	416494 <ferror@plt+0x13e64>
  416650:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  416654:	add	x3, x3, #0xb8
  416658:	mov	w2, #0x89                  	// #137
  41665c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  416660:	add	x1, x1, #0xff0
  416664:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  416668:	add	x0, x0, #0x58
  41666c:	bl	402570 <__assert_fail@plt>
  416670:	ldr	x2, [sp, #112]
  416674:	mov	x0, #0x3                   	// #3
  416678:	ldrb	w3, [x1, x0]
  41667c:	orr	x2, x3, x2, lsl #8
  416680:	sub	x0, x0, #0x1
  416684:	cmn	x0, #0x1
  416688:	b.ne	416678 <ferror@plt+0x14048>  // b.any
  41668c:	add	x0, x19, #0x4
  416690:	cmp	x0, x4
  416694:	b.hi	4166b8 <ferror@plt+0x14088>  // b.pmore
  416698:	ldrb	w3, [x1, #7]
  41669c:	ldrb	w0, [x1, #6]
  4166a0:	orr	w3, w0, w3, lsl #8
  4166a4:	add	x0, x19, #0x1
  4166a8:	cmp	x4, x0
  4166ac:	b.cc	4166d8 <ferror@plt+0x140a8>  // b.lo, b.ul, b.last
  4166b0:	ldrb	w0, [x1, #4]
  4166b4:	b	416648 <ferror@plt+0x14018>
  4166b8:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  4166bc:	add	x3, x3, #0xb8
  4166c0:	mov	w2, #0x89                  	// #137
  4166c4:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4166c8:	add	x1, x1, #0xff0
  4166cc:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  4166d0:	add	x0, x0, #0x58
  4166d4:	bl	402570 <__assert_fail@plt>
  4166d8:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  4166dc:	add	x3, x3, #0xb8
  4166e0:	mov	w2, #0x89                  	// #137
  4166e4:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  4166e8:	add	x1, x1, #0xff0
  4166ec:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  4166f0:	add	x0, x0, #0x58
  4166f4:	bl	402570 <__assert_fail@plt>
  4166f8:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  4166fc:	add	x3, x3, #0xc8
  416700:	mov	w2, #0xca                  	// #202
  416704:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  416708:	add	x1, x1, #0xff0
  41670c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  416710:	add	x0, x0, #0x8
  416714:	bl	402570 <__assert_fail@plt>
  416718:	ldr	x25, [sp, #144]
  41671c:	ldr	x0, [sp, #232]
  416720:	bl	4023e0 <free@plt>
  416724:	ldr	x0, [sp, #192]
  416728:	cbz	x0, 4168d8 <ferror@plt+0x142a8>
  41672c:	ldr	x22, [sp, #320]
  416730:	ldr	w1, [sp, #260]
  416734:	cmp	w1, #0x0
  416738:	b.le	416860 <ferror@plt+0x14230>
  41673c:	mov	x24, x0
  416740:	add	x27, x0, #0x1
  416744:	sub	w0, w1, #0x1
  416748:	add	x27, x27, x0
  41674c:	ldr	x0, [sp, #264]
  416750:	ldr	x1, [sp, #152]
  416754:	sub	x26, x0, x1
  416758:	str	x0, [sp, #128]
  41675c:	str	x26, [sp, #112]
  416760:	mov	x26, x0
  416764:	b	416804 <ferror@plt+0x141d4>
  416768:	mov	w21, #0x0                   	// #0
  41676c:	b	41671c <ferror@plt+0x140ec>
  416770:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  416774:	add	x3, x3, #0xc8
  416778:	mov	w2, #0xca                  	// #202
  41677c:	adrp	x1, 41b000 <ferror@plt+0x189d0>
  416780:	add	x1, x1, #0xff0
  416784:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  416788:	add	x0, x0, #0x8
  41678c:	bl	402570 <__assert_fail@plt>
  416790:	ldr	x0, [sp, #128]
  416794:	b	4167b4 <ferror@plt+0x14184>
  416798:	cbz	x26, 416858 <ferror@plt+0x14228>
  41679c:	mov	x1, x22
  4167a0:	ldr	x0, [sp, #120]
  4167a4:	ldrb	w2, [x1], #1
  4167a8:	orr	x0, x2, x0, lsl #8
  4167ac:	cmp	x1, x19
  4167b0:	b.ne	4167a4 <ferror@plt+0x14174>  // b.any
  4167b4:	sbfiz	x1, x21, #1, #32
  4167b8:	add	x1, x1, w21, sxtw
  4167bc:	add	x2, x25, x1, lsl #3
  4167c0:	str	x0, [x25, x1, lsl #3]
  4167c4:	mov	w0, #0x55                  	// #85
  4167c8:	str	w0, [x2, #8]
  4167cc:	str	x20, [x2, #16]
  4167d0:	mov	x2, x23
  4167d4:	ldr	x1, [sp, #104]
  4167d8:	mov	x0, x20
  4167dc:	bl	401fe0 <memcpy@plt>
  4167e0:	strb	wzr, [x20, x23]
  4167e4:	add	x23, x23, #0x1
  4167e8:	add	x20, x20, x23
  4167ec:	add	w21, w21, #0x1
  4167f0:	add	x24, x24, #0x1
  4167f4:	ldr	x0, [sp, #224]
  4167f8:	add	x22, x22, x0
  4167fc:	cmp	x27, x24
  416800:	b.eq	416860 <ferror@plt+0x14230>  // b.none
  416804:	ldrb	w0, [x24]
  416808:	cbnz	w0, 4167f0 <ferror@plt+0x141c0>
  41680c:	ldr	x0, [sp, #112]
  416810:	add	x0, x0, x22
  416814:	ldr	x1, [x28, #16]
  416818:	cmp	x0, x1
  41681c:	b.cs	416770 <ferror@plt+0x14140>  // b.hs, b.nlast
  416820:	add	x19, x26, x22
  416824:	str	x19, [sp, #104]
  416828:	mov	x0, x19
  41682c:	bl	402020 <strlen@plt>
  416830:	mov	x23, x0
  416834:	ldr	w0, [x28, #24]
  416838:	tbnz	w0, #4, 416798 <ferror@plt+0x14168>
  41683c:	ldr	x0, [sp, #120]
  416840:	cbz	x26, 416790 <ferror@plt+0x14160>
  416844:	ldrb	w1, [x19, #-1]!
  416848:	orr	x0, x1, x0, lsl #8
  41684c:	cmp	x22, x19
  416850:	b.ne	416844 <ferror@plt+0x14214>  // b.any
  416854:	b	4167b4 <ferror@plt+0x14184>
  416858:	ldr	x0, [sp, #128]
  41685c:	b	4167b4 <ferror@plt+0x14184>
  416860:	ldr	x0, [sp, #192]
  416864:	bl	4023e0 <free@plt>
  416868:	ldp	x19, x20, [sp, #16]
  41686c:	ldp	x23, x24, [sp, #48]
  416870:	ldp	x25, x26, [sp, #64]
  416874:	b	416098 <ferror@plt+0x13a68>
  416878:	mov	w21, #0xffffffea            	// #-22
  41687c:	b	416098 <ferror@plt+0x13a68>
  416880:	mov	w21, #0xffffffea            	// #-22
  416884:	b	416098 <ferror@plt+0x13a68>
  416888:	mov	w21, #0xffffffea            	// #-22
  41688c:	ldp	x19, x20, [sp, #16]
  416890:	ldp	x25, x26, [sp, #64]
  416894:	b	416098 <ferror@plt+0x13a68>
  416898:	ldr	x0, [sp, #120]
  41689c:	str	x0, [sp, #160]
  4168a0:	str	wzr, [sp, #152]
  4168a4:	ldr	x0, [sp, #192]
  4168a8:	cbnz	x0, 4162c0 <ferror@plt+0x13c90>
  4168ac:	ldr	x0, [sp, #192]
  4168b0:	bl	4023e0 <free@plt>
  4168b4:	ldr	x0, [sp, #232]
  4168b8:	bl	4023e0 <free@plt>
  4168bc:	ldr	x0, [sp, #272]
  4168c0:	str	xzr, [x0]
  4168c4:	mov	w21, #0x0                   	// #0
  4168c8:	ldp	x19, x20, [sp, #16]
  4168cc:	ldp	x23, x24, [sp, #48]
  4168d0:	ldp	x25, x26, [sp, #64]
  4168d4:	b	416098 <ferror@plt+0x13a68>
  4168d8:	ldp	x19, x20, [sp, #16]
  4168dc:	ldp	x23, x24, [sp, #48]
  4168e0:	ldp	x25, x26, [sp, #64]
  4168e4:	b	416098 <ferror@plt+0x13a68>
  4168e8:	stp	x29, x30, [sp, #-48]!
  4168ec:	mov	x29, sp
  4168f0:	stp	x19, x20, [sp, #16]
  4168f4:	stp	x21, x22, [sp, #32]
  4168f8:	mov	x20, x0
  4168fc:	mov	x22, x1
  416900:	bl	4138d8 <ferror@plt+0x112a8>
  416904:	mov	x19, x0
  416908:	mov	x0, x20
  41690c:	bl	4138d0 <ferror@plt+0x112a0>
  416910:	cmp	x19, #0x1b
  416914:	b.le	416a64 <ferror@plt+0x14434>
  416918:	mov	x20, x0
  41691c:	sub	x21, x19, #0x1c
  416920:	mov	x2, #0x1c                  	// #28
  416924:	add	x1, x0, x21
  416928:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  41692c:	add	x0, x0, #0xf8
  416930:	bl	402330 <memcmp@plt>
  416934:	cmp	w0, #0x0
  416938:	cset	w2, ne  // ne = any
  41693c:	cmp	x21, #0xb
  416940:	cset	w0, le
  416944:	orr	w0, w2, w0
  416948:	cbz	w0, 416960 <ferror@plt+0x14330>
  41694c:	mov	w0, #0x0                   	// #0
  416950:	ldp	x19, x20, [sp, #16]
  416954:	ldp	x21, x22, [sp, #32]
  416958:	ldp	x29, x30, [sp], #48
  41695c:	ret
  416960:	sub	x19, x19, #0x28
  416964:	add	x1, x20, x19
  416968:	ldrb	w2, [x20, x19]
  41696c:	cmp	w2, #0x1
  416970:	b.hi	416950 <ferror@plt+0x14320>  // b.pmore
  416974:	ldrb	w2, [x1, #1]
  416978:	cmp	w2, #0x7
  41697c:	b.hi	416950 <ferror@plt+0x14320>  // b.pmore
  416980:	ldrb	w3, [x1, #2]
  416984:	cmp	w3, #0x2
  416988:	b.hi	416950 <ferror@plt+0x14320>  // b.pmore
  41698c:	ldr	w2, [x1, #8]
  416990:	rev	w4, w2
  416994:	cbz	w2, 416950 <ferror@plt+0x14320>
  416998:	ldrb	w2, [x1, #3]
  41699c:	ldrb	w5, [x1, #4]
  4169a0:	add	w2, w2, w5
  4169a4:	add	x2, x4, w2, sxtw
  4169a8:	cmp	x2, x19
  4169ac:	b.gt	416950 <ferror@plt+0x14320>
  4169b0:	cmp	w3, #0x2
  4169b4:	b.eq	416a3c <ferror@plt+0x1440c>  // b.none
  4169b8:	sub	x0, x19, x4
  4169bc:	add	x2, x20, x0
  4169c0:	str	x2, [x22, #56]
  4169c4:	str	x4, [x22, #64]
  4169c8:	ldrb	w2, [x1, #4]
  4169cc:	sub	x0, x0, x2
  4169d0:	add	x2, x20, x0
  4169d4:	str	x2, [x22, #16]
  4169d8:	ldrb	w2, [x1, #4]
  4169dc:	str	x2, [x22, #24]
  4169e0:	ldrb	w2, [x1, #3]
  4169e4:	sub	x0, x0, x2
  4169e8:	add	x0, x20, x0
  4169ec:	str	x0, [x22]
  4169f0:	ldrb	w0, [x1, #3]
  4169f4:	str	x0, [x22, #8]
  4169f8:	ldrb	w2, [x20, x19]
  4169fc:	adrp	x0, 430000 <ferror@plt+0x2d9d0>
  416a00:	add	x0, x0, #0xd58
  416a04:	ldr	x0, [x0, x2, lsl #3]
  416a08:	str	x0, [x22, #32]
  416a0c:	ldrb	w2, [x1, #1]
  416a10:	adrp	x0, 430000 <ferror@plt+0x2d9d0>
  416a14:	add	x0, x0, #0xd68
  416a18:	ldr	x0, [x0, x2, lsl #3]
  416a1c:	str	x0, [x22, #40]
  416a20:	ldrb	w1, [x1, #2]
  416a24:	adrp	x0, 430000 <ferror@plt+0x2d9d0>
  416a28:	add	x0, x0, #0xda8
  416a2c:	ldr	x0, [x0, x1, lsl #3]
  416a30:	str	x0, [x22, #48]
  416a34:	mov	w0, #0x1                   	// #1
  416a38:	b	416950 <ferror@plt+0x14320>
  416a3c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  416a40:	add	x0, x0, #0x118
  416a44:	str	x0, [x22, #40]
  416a48:	ldrb	w1, [x1, #2]
  416a4c:	adrp	x0, 430000 <ferror@plt+0x2d9d0>
  416a50:	add	x0, x0, #0xda8
  416a54:	ldr	x0, [x0, x1, lsl #3]
  416a58:	str	x0, [x22, #48]
  416a5c:	mov	w0, #0x1                   	// #1
  416a60:	b	416950 <ferror@plt+0x14320>
  416a64:	mov	w0, #0x0                   	// #0
  416a68:	b	416950 <ferror@plt+0x14320>
  416a6c:	ldr	x1, [x0, #72]
  416a70:	cbz	x1, 416a88 <ferror@plt+0x14458>
  416a74:	stp	x29, x30, [sp, #-16]!
  416a78:	mov	x29, sp
  416a7c:	blr	x1
  416a80:	ldp	x29, x30, [sp], #16
  416a84:	ret
  416a88:	ret
  416a8c:	stp	x29, x30, [sp, #-32]!
  416a90:	mov	x29, sp
  416a94:	stp	x19, x20, [sp, #16]
  416a98:	mov	x20, x0
  416a9c:	ldr	w0, [x0, #8]
  416aa0:	cmp	x0, x1
  416aa4:	b.cs	416af0 <ferror@plt+0x144c0>  // b.hs, b.nlast
  416aa8:	and	x0, x1, #0xffffffffffffff80
  416aac:	add	x0, x0, #0x80
  416ab0:	tst	x1, #0x7f
  416ab4:	csel	x19, x0, x1, ne  // ne = any
  416ab8:	mov	x1, x19
  416abc:	ldr	x0, [x20]
  416ac0:	bl	402230 <realloc@plt>
  416ac4:	mov	x1, x0
  416ac8:	cmp	x19, #0x0
  416acc:	mov	w0, #0x0                   	// #0
  416ad0:	ccmp	x1, #0x0, #0x0, ne  // ne = any
  416ad4:	b.eq	416ae4 <ferror@plt+0x144b4>  // b.none
  416ad8:	str	x1, [x20]
  416adc:	str	w19, [x20, #8]
  416ae0:	mov	w0, #0x1                   	// #1
  416ae4:	ldp	x19, x20, [sp, #16]
  416ae8:	ldp	x29, x30, [sp], #32
  416aec:	ret
  416af0:	mov	w0, #0x1                   	// #1
  416af4:	b	416ae4 <ferror@plt+0x144b4>
  416af8:	str	xzr, [x0]
  416afc:	str	wzr, [x0, #8]
  416b00:	str	wzr, [x0, #12]
  416b04:	ret
  416b08:	stp	x29, x30, [sp, #-16]!
  416b0c:	mov	x29, sp
  416b10:	ldr	x0, [x0]
  416b14:	bl	4023e0 <free@plt>
  416b18:	ldp	x29, x30, [sp], #16
  416b1c:	ret
  416b20:	stp	x29, x30, [sp, #-32]!
  416b24:	mov	x29, sp
  416b28:	stp	x19, x20, [sp, #16]
  416b2c:	mov	x19, x0
  416b30:	ldr	w1, [x0, #12]
  416b34:	add	w1, w1, #0x1
  416b38:	ldr	x0, [x0]
  416b3c:	bl	402230 <realloc@plt>
  416b40:	mov	x20, x0
  416b44:	cbz	x0, 416b60 <ferror@plt+0x14530>
  416b48:	ldr	w0, [x19, #12]
  416b4c:	strb	wzr, [x20, x0]
  416b50:	mov	x0, x20
  416b54:	ldp	x19, x20, [sp, #16]
  416b58:	ldp	x29, x30, [sp], #32
  416b5c:	ret
  416b60:	ldr	x0, [x19]
  416b64:	bl	4023e0 <free@plt>
  416b68:	b	416b50 <ferror@plt+0x14520>
  416b6c:	stp	x29, x30, [sp, #-32]!
  416b70:	mov	x29, sp
  416b74:	str	x19, [sp, #16]
  416b78:	mov	x19, x0
  416b7c:	ldr	w1, [x0, #12]
  416b80:	add	w1, w1, #0x1
  416b84:	bl	416a8c <ferror@plt+0x1445c>
  416b88:	and	w0, w0, #0xff
  416b8c:	cbz	w0, 416bac <ferror@plt+0x1457c>
  416b90:	ldr	w0, [x19, #12]
  416b94:	ldr	x1, [x19]
  416b98:	strb	wzr, [x1, x0]
  416b9c:	ldr	x0, [x19]
  416ba0:	ldr	x19, [sp, #16]
  416ba4:	ldp	x29, x30, [sp], #32
  416ba8:	ret
  416bac:	mov	x0, #0x0                   	// #0
  416bb0:	b	416ba0 <ferror@plt+0x14570>
  416bb4:	stp	x29, x30, [sp, #-32]!
  416bb8:	mov	x29, sp
  416bbc:	stp	x19, x20, [sp, #16]
  416bc0:	mov	x19, x0
  416bc4:	and	w20, w1, #0xff
  416bc8:	ldr	w1, [x0, #12]
  416bcc:	add	w1, w1, #0x1
  416bd0:	bl	416a8c <ferror@plt+0x1445c>
  416bd4:	mov	w2, w0
  416bd8:	tst	w0, #0xff
  416bdc:	b.eq	416bf8 <ferror@plt+0x145c8>  // b.none
  416be0:	ldr	w0, [x19, #12]
  416be4:	ldr	x1, [x19]
  416be8:	strb	w20, [x1, x0]
  416bec:	ldr	w1, [x19, #12]
  416bf0:	add	w1, w1, #0x1
  416bf4:	str	w1, [x19, #12]
  416bf8:	mov	w0, w2
  416bfc:	ldp	x19, x20, [sp, #16]
  416c00:	ldp	x29, x30, [sp], #32
  416c04:	ret
  416c08:	stp	x29, x30, [sp, #-48]!
  416c0c:	mov	x29, sp
  416c10:	stp	x19, x20, [sp, #16]
  416c14:	stp	x21, x22, [sp, #32]
  416c18:	cbz	x1, 416c68 <ferror@plt+0x14638>
  416c1c:	mov	x19, x0
  416c20:	mov	x21, x1
  416c24:	cbz	x0, 416c88 <ferror@plt+0x14658>
  416c28:	mov	x0, x1
  416c2c:	bl	402020 <strlen@plt>
  416c30:	mov	x20, x0
  416c34:	mov	w22, w0
  416c38:	ldr	w1, [x19, #12]
  416c3c:	add	w1, w1, w0
  416c40:	mov	x0, x19
  416c44:	bl	416a8c <ferror@plt+0x1445c>
  416c48:	and	w0, w0, #0xff
  416c4c:	cbnz	w0, 416ca8 <ferror@plt+0x14678>
  416c50:	mov	w22, #0x0                   	// #0
  416c54:	mov	w0, w22
  416c58:	ldp	x19, x20, [sp, #16]
  416c5c:	ldp	x21, x22, [sp, #32]
  416c60:	ldp	x29, x30, [sp], #48
  416c64:	ret
  416c68:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  416c6c:	add	x3, x3, #0x1d8
  416c70:	mov	w2, #0x62                  	// #98
  416c74:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  416c78:	add	x1, x1, #0x188
  416c7c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  416c80:	add	x0, x0, #0x198
  416c84:	bl	402570 <__assert_fail@plt>
  416c88:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  416c8c:	add	x3, x3, #0x1d8
  416c90:	mov	w2, #0x63                  	// #99
  416c94:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  416c98:	add	x1, x1, #0x188
  416c9c:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  416ca0:	add	x0, x0, #0x1a8
  416ca4:	bl	402570 <__assert_fail@plt>
  416ca8:	ldr	w0, [x19, #12]
  416cac:	ldr	x3, [x19]
  416cb0:	mov	w2, w20
  416cb4:	mov	x1, x21
  416cb8:	add	x0, x3, x0
  416cbc:	bl	401fe0 <memcpy@plt>
  416cc0:	ldr	w0, [x19, #12]
  416cc4:	add	w20, w0, w20
  416cc8:	str	w20, [x19, #12]
  416ccc:	b	416c54 <ferror@plt+0x14624>
  416cd0:	ldr	w1, [x0, #12]
  416cd4:	cbz	w1, 416ce4 <ferror@plt+0x146b4>
  416cd8:	sub	w1, w1, #0x1
  416cdc:	str	w1, [x0, #12]
  416ce0:	ret
  416ce4:	stp	x29, x30, [sp, #-16]!
  416ce8:	mov	x29, sp
  416cec:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  416cf0:	add	x3, x3, #0x1f0
  416cf4:	mov	w2, #0x72                  	// #114
  416cf8:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  416cfc:	add	x1, x1, #0x188
  416d00:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  416d04:	add	x0, x0, #0x1b8
  416d08:	bl	402570 <__assert_fail@plt>
  416d0c:	ldr	w2, [x0, #12]
  416d10:	cmp	w2, w1
  416d14:	b.cc	416d24 <ferror@plt+0x146f4>  // b.lo, b.ul, b.last
  416d18:	sub	w1, w2, w1
  416d1c:	str	w1, [x0, #12]
  416d20:	ret
  416d24:	stp	x29, x30, [sp, #-16]!
  416d28:	mov	x29, sp
  416d2c:	adrp	x3, 41c000 <ferror@plt+0x199d0>
  416d30:	add	x3, x3, #0x200
  416d34:	mov	w2, #0x78                  	// #120
  416d38:	adrp	x1, 41c000 <ferror@plt+0x199d0>
  416d3c:	add	x1, x1, #0x188
  416d40:	adrp	x0, 41c000 <ferror@plt+0x199d0>
  416d44:	add	x0, x0, #0x1c8
  416d48:	bl	402570 <__assert_fail@plt>
  416d4c:	str	wzr, [x0, #12]
  416d50:	ret
  416d54:	nop
  416d58:	stp	x29, x30, [sp, #-64]!
  416d5c:	mov	x29, sp
  416d60:	stp	x19, x20, [sp, #16]
  416d64:	adrp	x20, 430000 <ferror@plt+0x2d9d0>
  416d68:	add	x20, x20, #0xc60
  416d6c:	stp	x21, x22, [sp, #32]
  416d70:	adrp	x21, 430000 <ferror@plt+0x2d9d0>
  416d74:	add	x21, x21, #0xc58
  416d78:	sub	x20, x20, x21
  416d7c:	mov	w22, w0
  416d80:	stp	x23, x24, [sp, #48]
  416d84:	mov	x23, x1
  416d88:	mov	x24, x2
  416d8c:	bl	401fa0 <memcpy@plt-0x40>
  416d90:	cmp	xzr, x20, asr #3
  416d94:	b.eq	416dc0 <ferror@plt+0x14790>  // b.none
  416d98:	asr	x20, x20, #3
  416d9c:	mov	x19, #0x0                   	// #0
  416da0:	ldr	x3, [x21, x19, lsl #3]
  416da4:	mov	x2, x24
  416da8:	add	x19, x19, #0x1
  416dac:	mov	x1, x23
  416db0:	mov	w0, w22
  416db4:	blr	x3
  416db8:	cmp	x20, x19
  416dbc:	b.ne	416da0 <ferror@plt+0x14770>  // b.any
  416dc0:	ldp	x19, x20, [sp, #16]
  416dc4:	ldp	x21, x22, [sp, #32]
  416dc8:	ldp	x23, x24, [sp, #48]
  416dcc:	ldp	x29, x30, [sp], #64
  416dd0:	ret
  416dd4:	nop
  416dd8:	ret

Disassembly of section .fini:

0000000000416ddc <.fini>:
  416ddc:	stp	x29, x30, [sp, #-16]!
  416de0:	mov	x29, sp
  416de4:	ldp	x29, x30, [sp], #16
  416de8:	ret
