
*** Running vivado
    with args -log PearsonHashing128Peripheral_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PearsonHashing128Peripheral_v1_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source PearsonHashing128Peripheral_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CR/projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/HwAssistedWhosWho/PearsonHashing128PeripheralSim/PearsonHashing128PeripheralSim.cache/ip 
Command: synth_design -top PearsonHashing128Peripheral_v1_0 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11552 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 671.805 ; gain = 241.984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PearsonHashing128Peripheral_v1_0' [C:/HwAssistedWhosWho/ip_repo/PearsonHashing128Peripheral_1.0/hdl/PearsonHashing128Peripheral_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'PearsonHashing128Peripheral_v1_0_S00_AXI' declared at 'C:/HwAssistedWhosWho/ip_repo/PearsonHashing128Peripheral_1.0/hdl/PearsonHashing128Peripheral_v1_0_S00_AXI.vhd:5' bound to instance 'PearsonHashing128Peripheral_v1_0_S00_AXI_inst' of component 'PearsonHashing128Peripheral_v1_0_S00_AXI' [C:/HwAssistedWhosWho/ip_repo/PearsonHashing128Peripheral_1.0/hdl/PearsonHashing128Peripheral_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'PearsonHashing128Peripheral_v1_0_S00_AXI' [C:/HwAssistedWhosWho/ip_repo/PearsonHashing128Peripheral_1.0/hdl/PearsonHashing128Peripheral_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'PearsonHashing' declared at 'C:/HwAssistedWhosWho/ip_repo/PearsonHashing128Peripheral_1.0/src/PearsonHashing.vhd:34' bound to instance 'p_hash1' of component 'PearsonHashing' [C:/HwAssistedWhosWho/ip_repo/PearsonHashing128Peripheral_1.0/hdl/PearsonHashing128Peripheral_v1_0_S00_AXI.vhd:408]
INFO: [Synth 8-638] synthesizing module 'PearsonHashing' [C:/HwAssistedWhosWho/ip_repo/PearsonHashing128Peripheral_1.0/src/PearsonHashing.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'PearsonHashing' (1#1) [C:/HwAssistedWhosWho/ip_repo/PearsonHashing128Peripheral_1.0/src/PearsonHashing.vhd:39]
INFO: [Synth 8-3491] module 'PearsonHashing' declared at 'C:/HwAssistedWhosWho/ip_repo/PearsonHashing128Peripheral_1.0/src/PearsonHashing.vhd:34' bound to instance 'p_hash2' of component 'PearsonHashing' [C:/HwAssistedWhosWho/ip_repo/PearsonHashing128Peripheral_1.0/hdl/PearsonHashing128Peripheral_v1_0_S00_AXI.vhd:413]
INFO: [Synth 8-3491] module 'PearsonHashing' declared at 'C:/HwAssistedWhosWho/ip_repo/PearsonHashing128Peripheral_1.0/src/PearsonHashing.vhd:34' bound to instance 'p_hash3' of component 'PearsonHashing' [C:/HwAssistedWhosWho/ip_repo/PearsonHashing128Peripheral_1.0/hdl/PearsonHashing128Peripheral_v1_0_S00_AXI.vhd:419]
INFO: [Synth 8-3491] module 'PearsonHashing' declared at 'C:/HwAssistedWhosWho/ip_repo/PearsonHashing128Peripheral_1.0/src/PearsonHashing.vhd:34' bound to instance 'p_hash4' of component 'PearsonHashing' [C:/HwAssistedWhosWho/ip_repo/PearsonHashing128Peripheral_1.0/hdl/PearsonHashing128Peripheral_v1_0_S00_AXI.vhd:425]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [C:/HwAssistedWhosWho/ip_repo/PearsonHashing128Peripheral_1.0/hdl/PearsonHashing128Peripheral_v1_0_S00_AXI.vhd:229]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [C:/HwAssistedWhosWho/ip_repo/PearsonHashing128Peripheral_1.0/hdl/PearsonHashing128Peripheral_v1_0_S00_AXI.vhd:231]
INFO: [Synth 8-256] done synthesizing module 'PearsonHashing128Peripheral_v1_0_S00_AXI' (2#1) [C:/HwAssistedWhosWho/ip_repo/PearsonHashing128Peripheral_1.0/hdl/PearsonHashing128Peripheral_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'PearsonHashing128Peripheral_v1_0' (3#1) [C:/HwAssistedWhosWho/ip_repo/PearsonHashing128Peripheral_1.0/hdl/PearsonHashing128Peripheral_v1_0.vhd:49]
WARNING: [Synth 8-3331] design PearsonHashing128Peripheral_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design PearsonHashing128Peripheral_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design PearsonHashing128Peripheral_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design PearsonHashing128Peripheral_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design PearsonHashing128Peripheral_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design PearsonHashing128Peripheral_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 743.910 ; gain = 314.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 743.910 ; gain = 314.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 743.910 ; gain = 314.090
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 743.910 ; gain = 314.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PearsonHashing 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
Module PearsonHashing128Peripheral_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design PearsonHashing128Peripheral_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design PearsonHashing128Peripheral_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design PearsonHashing128Peripheral_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design PearsonHashing128Peripheral_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design PearsonHashing128Peripheral_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design PearsonHashing128Peripheral_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'PearsonHashing128Peripheral_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'PearsonHashing128Peripheral_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PearsonHashing128Peripheral_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'PearsonHashing128Peripheral_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'PearsonHashing128Peripheral_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PearsonHashing128Peripheral_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 938.770 ; gain = 508.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------------------+---------------------------------------------------------------------+---------------+----------------+
|Module Name                      | RTL Object                                                          | Depth x Width | Implemented As | 
+---------------------------------+---------------------------------------------------------------------+---------------+----------------+
|PearsonHashing                   | STATIC_LUT[0]                                                       | 256x8         | LUT            | 
|PearsonHashing                   | STATIC_LUT[0]                                                       | 256x8         | LUT            | 
|PearsonHashing                   | STATIC_LUT[0]                                                       | 256x8         | LUT            | 
|PearsonHashing                   | STATIC_LUT[0]                                                       | 256x8         | LUT            | 
|PearsonHashing128Peripheral_v1_0 | PearsonHashing128Peripheral_v1_0_S00_AXI_inst/p_hash1/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing128Peripheral_v1_0 | PearsonHashing128Peripheral_v1_0_S00_AXI_inst/p_hash1/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing128Peripheral_v1_0 | PearsonHashing128Peripheral_v1_0_S00_AXI_inst/p_hash1/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing128Peripheral_v1_0 | PearsonHashing128Peripheral_v1_0_S00_AXI_inst/p_hash2/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing128Peripheral_v1_0 | PearsonHashing128Peripheral_v1_0_S00_AXI_inst/p_hash2/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing128Peripheral_v1_0 | PearsonHashing128Peripheral_v1_0_S00_AXI_inst/p_hash2/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing128Peripheral_v1_0 | PearsonHashing128Peripheral_v1_0_S00_AXI_inst/p_hash3/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing128Peripheral_v1_0 | PearsonHashing128Peripheral_v1_0_S00_AXI_inst/p_hash3/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing128Peripheral_v1_0 | PearsonHashing128Peripheral_v1_0_S00_AXI_inst/p_hash3/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing128Peripheral_v1_0 | PearsonHashing128Peripheral_v1_0_S00_AXI_inst/p_hash4/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing128Peripheral_v1_0 | PearsonHashing128Peripheral_v1_0_S00_AXI_inst/p_hash4/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing128Peripheral_v1_0 | PearsonHashing128Peripheral_v1_0_S00_AXI_inst/p_hash1/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing128Peripheral_v1_0 | PearsonHashing128Peripheral_v1_0_S00_AXI_inst/p_hash2/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing128Peripheral_v1_0 | PearsonHashing128Peripheral_v1_0_S00_AXI_inst/p_hash3/STATIC_LUT[0] | 256x8         | LUT            | 
|PearsonHashing128Peripheral_v1_0 | PearsonHashing128Peripheral_v1_0_S00_AXI_inst/p_hash4/STATIC_LUT[0] | 256x8         | LUT            | 
+---------------------------------+---------------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 938.770 ; gain = 508.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 938.770 ; gain = 508.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 938.770 ; gain = 508.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 938.770 ; gain = 508.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 938.770 ; gain = 508.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 938.770 ; gain = 508.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 938.770 ; gain = 508.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 938.770 ; gain = 508.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     2|
|4     |LUT3  |     2|
|5     |LUT4  |     4|
|6     |LUT5  |    16|
|7     |LUT6  |   758|
|8     |MUXF7 |    84|
|9     |FDRE  |   168|
|10    |FDSE  |     4|
|11    |IBUF  |    49|
|12    |OBUF  |    41|
+------+------+------+

Report Instance Areas: 
+------+------------------------------------------------+-----------------------------------------+------+
|      |Instance                                        |Module                                   |Cells |
+------+------------------------------------------------+-----------------------------------------+------+
|1     |top                                             |                                         |  1130|
|2     |  PearsonHashing128Peripheral_v1_0_S00_AXI_inst |PearsonHashing128Peripheral_v1_0_S00_AXI |  1039|
|3     |    p_hash1                                     |PearsonHashing                           |    43|
|4     |    p_hash2                                     |PearsonHashing_0                         |    43|
|5     |    p_hash3                                     |PearsonHashing_1                         |    43|
|6     |    p_hash4                                     |PearsonHashing_2                         |    43|
+------+------------------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 938.770 ; gain = 508.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 938.770 ; gain = 508.949
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 938.770 ; gain = 508.949
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 940.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 84 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1026.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1026.180 ; gain = 601.332
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1026.180 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/HwAssistedWhosWho/PearsonHashing128PeripheralSim/PearsonHashing128PeripheralSim.runs/synth_1/PearsonHashing128Peripheral_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PearsonHashing128Peripheral_v1_0_utilization_synth.rpt -pb PearsonHashing128Peripheral_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  8 15:26:05 2020...
