BUF_SWAP_32BIT,VAR_0
CP_DEBUG,VAR_1
CP_RB_BASE,VAR_2
CP_RB_CNTL,VAR_3
CP_RB_RPTR_ADDR,VAR_4
CP_RB_RPTR_ADDR_HI,VAR_5
CP_RB_RPTR_WR,VAR_6
CP_RB_WPTR,VAR_7
CP_RB_WPTR_DELAY,VAR_8
CP_SEM_WAIT_TIMER,VAR_9
GRBM_SOFT_RESET,VAR_10
RADEON_GPU_PAGE_SIZE,VAR_11
RADEON_RING_TYPE_GFX_INDEX,VAR_12
RADEON_WB_CP_RPTR_OFFSET,VAR_13
RADEON_WB_SCRATCH_OFFSET,VAR_14
RB_NO_UPDATE,VAR_15
RB_RPTR_WR_ENA,VAR_16
RREG32,FUNC_0
SCRATCH_ADDR,VAR_17
SCRATCH_UMSK,VAR_18
SOFT_RESET_CP,VAR_19
WREG32,FUNC_1
mdelay,FUNC_2
order_base_2,FUNC_3
r600_cp_start,FUNC_4
radeon_ring_test,FUNC_5
radeon_ttm_set_active_vram_size,FUNC_6
upper_32_bits,FUNC_7
r600_cp_resume,FUNC_8
rdev,VAR_20
ring,VAR_21
tmp,VAR_22
rb_bufsz,VAR_23
r,VAR_24
