Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Jun 24 17:31:32 2016
| Host         : desktop4480 running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file gate_timing_summary_routed.rpt -rpx gate_timing_summary_routed.rpx
| Design       : gate
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 902 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 294 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.174       -2.028                     27                 6591        0.138        0.000                      0                 6591        4.030        0.000                       0                  2401  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
sysClk  {0.000 4.530}        9.060           110.375         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk             -0.174       -2.028                     27                 6591        0.138        0.000                      0                 6591        4.030        0.000                       0                  2401  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :           27  Failing Endpoints,  Worst Slack       -0.174ns,  Total Violation       -2.028ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.174ns  (required time - arrival time)
  Source:                 DOTPROD_X/rowMux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            DOTPROD_X/outputMAC_reg[562]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 4.979ns (54.244%)  route 4.200ns (45.756%))
  Logic Levels:           6  (DSP48E1=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.973     0.973    DOTPROD_X/clock
    SLICE_X36Y8          FDRE                                         r  DOTPROD_X/rowMux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  DOTPROD_X/rowMux_reg[1]/Q
                         net (fo=223, routed)         1.071     2.562    DOTPROD_X/rowMux[1]
    SLICE_X36Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.686 r  DOTPROD_X/outputMAC1_i_4__0/O
                         net (fo=1, routed)           0.418     3.104    DOTPROD_X/outputMAC1_i_4__0_n_0
    DSP48_X2Y2           DSP48E1 (Prop_dsp48e1_A[14]_P[7])
                                                      3.841     6.945 r  DOTPROD_X/outputMAC1/P[7]
                         net (fo=6, routed)           1.165     8.110    DOTPROD_X/outputMAC1_n_98
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.234 r  DOTPROD_X/outputMAC[490]_i_2__0_replica/O
                         net (fo=1, routed)           0.784     9.018    DOTPROD_X/outputMAC[490]_i_2__0_n_0_repN
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.124     9.142 r  DOTPROD_X/outputMAC[450]_i_2__0/O
                         net (fo=4, routed)           0.195     9.337    DOTPROD_X/outputMAC[450]_i_2__0_n_0
    SLICE_X34Y7          LUT2 (Prop_lut2_I0_O)        0.124     9.461 r  DOTPROD_X/outputMAC[562]_i_2__0/O
                         net (fo=3, routed)           0.567    10.028    DOTPROD_X/outputMAC[562]_i_2__0_n_0
    SLICE_X35Y6          LUT2 (Prop_lut2_I1_O)        0.124    10.152 r  DOTPROD_X/outputMAC[562]_i_1__0/O
                         net (fo=1, routed)           0.000    10.152    DOTPROD_X/outputMAC[562]_i_1__0_n_0
    SLICE_X35Y6          FDRE                                         r  DOTPROD_X/outputMAC_reg[562]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clock (IN)
                         net (fo=2400, unset)         0.924     9.984    DOTPROD_X/clock
    SLICE_X35Y6          FDRE                                         r  DOTPROD_X/outputMAC_reg[562]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X35Y6          FDRE (Setup_fdre_C_D)        0.029     9.978    DOTPROD_X/outputMAC_reg[562]
  -------------------------------------------------------------------
                         required time                          9.978    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                 -0.174    

Slack (VIOLATED) :        -0.161ns  (required time - arrival time)
  Source:                 DOTPROD_Y/rowMux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            DOTPROD_Y/outputMAC_reg[497]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.166ns  (logic 4.979ns (54.322%)  route 4.187ns (45.678%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.973     0.973    DOTPROD_Y/clock
    SLICE_X36Y23         FDRE                                         r  DOTPROD_Y/rowMux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  DOTPROD_Y/rowMux_reg[0]/Q
                         net (fo=205, routed)         0.674     2.165    DOTPROD_Y/rowMux[0]
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124     2.289 r  DOTPROD_Y/outputMAC1_i_1/O
                         net (fo=13, routed)          0.921     3.210    DOTPROD_Y/outputMAC1_i_1_n_0
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[21]_P[14])
                                                      3.841     7.051 r  DOTPROD_Y/outputMAC1/P[14]
                         net (fo=4, routed)           1.093     8.144    DOTPROD_Y/outputMAC1_n_91
    SLICE_X35Y25         LUT6 (Prop_lut6_I0_O)        0.124     8.268 r  DOTPROD_Y/outputMAC[573]_i_3/O
                         net (fo=4, routed)           0.713     8.981    DOTPROD_Y/outputMAC[573]_i_3_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I4_O)        0.124     9.105 r  DOTPROD_Y/outputMAC[449]_i_2/O
                         net (fo=4, routed)           0.317     9.422    DOTPROD_Y/outputMAC[449]_i_2_n_0
    SLICE_X37Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.546 r  DOTPROD_Y/outputMAC[561]_i_2/O
                         net (fo=3, routed)           0.469    10.015    DOTPROD_Y/outputMAC[561]_i_2_n_0
    SLICE_X41Y21         LUT3 (Prop_lut3_I2_O)        0.124    10.139 r  DOTPROD_Y/outputMAC[497]_i_1/O
                         net (fo=1, routed)           0.000    10.139    DOTPROD_Y/p_8_in[497]
    SLICE_X41Y21         FDRE                                         r  DOTPROD_Y/outputMAC_reg[497]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clock (IN)
                         net (fo=2400, unset)         0.924     9.984    DOTPROD_Y/clock
    SLICE_X41Y21         FDRE                                         r  DOTPROD_Y/outputMAC_reg[497]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X41Y21         FDRE (Setup_fdre_C_D)        0.029     9.978    DOTPROD_Y/outputMAC_reg[497]
  -------------------------------------------------------------------
                         required time                          9.978    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                 -0.161    

Slack (VIOLATED) :        -0.138ns  (required time - arrival time)
  Source:                 DOTPROD_Y/rowMux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            DOTPROD_Y/outputMAC_reg[440]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.145ns  (logic 4.979ns (54.446%)  route 4.166ns (45.554%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.973     0.973    DOTPROD_Y/clock
    SLICE_X36Y23         FDRE                                         r  DOTPROD_Y/rowMux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  DOTPROD_Y/rowMux_reg[0]/Q
                         net (fo=205, routed)         0.674     2.165    DOTPROD_Y/rowMux[0]
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124     2.289 r  DOTPROD_Y/outputMAC1_i_1/O
                         net (fo=13, routed)          0.921     3.210    DOTPROD_Y/outputMAC1_i_1_n_0
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[21]_P[10])
                                                      3.841     7.051 r  DOTPROD_Y/outputMAC1/P[10]
                         net (fo=4, routed)           1.017     8.068    DOTPROD_Y/outputMAC1_n_95
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.192 r  DOTPROD_Y/outputMAC[492]_i_2/O
                         net (fo=5, routed)           0.774     8.966    DOTPROD_Y/outputMAC[492]_i_2_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.090 r  DOTPROD_Y/outputMAC[536]_i_2/O
                         net (fo=4, routed)           0.447     9.538    DOTPROD_Y/outputMAC[536]_i_2_n_0
    SLICE_X41Y25         LUT4 (Prop_lut4_I2_O)        0.124     9.662 r  DOTPROD_Y/outputMAC[568]_i_2/O
                         net (fo=2, routed)           0.332     9.994    DOTPROD_Y/outputMAC[568]_i_2_n_0
    SLICE_X41Y24         LUT5 (Prop_lut5_I1_O)        0.124    10.118 r  DOTPROD_Y/outputMAC[440]_i_1/O
                         net (fo=1, routed)           0.000    10.118    DOTPROD_Y/outputMAC010_out[440]
    SLICE_X41Y24         FDRE                                         r  DOTPROD_Y/outputMAC_reg[440]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clock (IN)
                         net (fo=2400, unset)         0.924     9.984    DOTPROD_Y/clock
    SLICE_X41Y24         FDRE                                         r  DOTPROD_Y/outputMAC_reg[440]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.031     9.980    DOTPROD_Y/outputMAC_reg[440]
  -------------------------------------------------------------------
                         required time                          9.980    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                 -0.138    

Slack (VIOLATED) :        -0.127ns  (required time - arrival time)
  Source:                 DOTPROD_Y/rowMux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            DOTPROD_Y/outputMAC_reg[441]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.184ns  (logic 4.979ns (54.215%)  route 4.205ns (45.785%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.973     0.973    DOTPROD_Y/clock
    SLICE_X36Y23         FDRE                                         r  DOTPROD_Y/rowMux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  DOTPROD_Y/rowMux_reg[0]/Q
                         net (fo=205, routed)         0.674     2.165    DOTPROD_Y/rowMux[0]
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124     2.289 r  DOTPROD_Y/outputMAC1_i_1/O
                         net (fo=13, routed)          0.921     3.210    DOTPROD_Y/outputMAC1_i_1_n_0
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[21]_P[11])
                                                      3.841     7.051 r  DOTPROD_Y/outputMAC1/P[11]
                         net (fo=4, routed)           0.943     7.994    DOTPROD_Y/outputMAC1_n_94
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.118 r  DOTPROD_Y/outputMAC[493]_i_2/O
                         net (fo=5, routed)           0.985     9.103    DOTPROD_Y/outputMAC[493]_i_2_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.227 r  DOTPROD_Y/outputMAC[537]_i_2/O
                         net (fo=4, routed)           0.319     9.546    DOTPROD_Y/outputMAC[537]_i_2_n_0
    SLICE_X39Y26         LUT4 (Prop_lut4_I2_O)        0.124     9.670 r  DOTPROD_Y/outputMAC[569]_i_2/O
                         net (fo=2, routed)           0.363    10.033    DOTPROD_Y/outputMAC[569]_i_2_n_0
    SLICE_X38Y26         LUT5 (Prop_lut5_I1_O)        0.124    10.157 r  DOTPROD_Y/outputMAC[441]_i_1/O
                         net (fo=1, routed)           0.000    10.157    DOTPROD_Y/outputMAC010_out[441]
    SLICE_X38Y26         FDRE                                         r  DOTPROD_Y/outputMAC_reg[441]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clock (IN)
                         net (fo=2400, unset)         0.924     9.984    DOTPROD_Y/clock
    SLICE_X38Y26         FDRE                                         r  DOTPROD_Y/outputMAC_reg[441]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X38Y26         FDRE (Setup_fdre_C_D)        0.081    10.030    DOTPROD_Y/outputMAC_reg[441]
  -------------------------------------------------------------------
                         required time                         10.030    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                 -0.127    

Slack (VIOLATED) :        -0.109ns  (required time - arrival time)
  Source:                 DOTPROD_Y/rowMux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            DOTPROD_Y/outputMAC_reg[569]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.116ns  (logic 4.979ns (54.616%)  route 4.137ns (45.384%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.973     0.973    DOTPROD_Y/clock
    SLICE_X36Y23         FDRE                                         r  DOTPROD_Y/rowMux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  DOTPROD_Y/rowMux_reg[0]/Q
                         net (fo=205, routed)         0.674     2.165    DOTPROD_Y/rowMux[0]
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124     2.289 r  DOTPROD_Y/outputMAC1_i_1/O
                         net (fo=13, routed)          0.921     3.210    DOTPROD_Y/outputMAC1_i_1_n_0
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[21]_P[11])
                                                      3.841     7.051 r  DOTPROD_Y/outputMAC1/P[11]
                         net (fo=4, routed)           0.943     7.994    DOTPROD_Y/outputMAC1_n_94
    SLICE_X37Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.118 r  DOTPROD_Y/outputMAC[493]_i_2/O
                         net (fo=5, routed)           0.985     9.103    DOTPROD_Y/outputMAC[493]_i_2_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.124     9.227 r  DOTPROD_Y/outputMAC[537]_i_2/O
                         net (fo=4, routed)           0.319     9.546    DOTPROD_Y/outputMAC[537]_i_2_n_0
    SLICE_X39Y26         LUT4 (Prop_lut4_I2_O)        0.124     9.670 r  DOTPROD_Y/outputMAC[569]_i_2/O
                         net (fo=2, routed)           0.296     9.965    DOTPROD_Y/outputMAC[569]_i_2_n_0
    SLICE_X37Y26         LUT2 (Prop_lut2_I0_O)        0.124    10.089 r  DOTPROD_Y/outputMAC[569]_i_1/O
                         net (fo=1, routed)           0.000    10.089    DOTPROD_Y/outputMAC[569]_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  DOTPROD_Y/outputMAC_reg[569]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clock (IN)
                         net (fo=2400, unset)         0.924     9.984    DOTPROD_Y/clock
    SLICE_X37Y26         FDRE                                         r  DOTPROD_Y/outputMAC_reg[569]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X37Y26         FDRE (Setup_fdre_C_D)        0.031     9.980    DOTPROD_Y/outputMAC_reg[569]
  -------------------------------------------------------------------
                         required time                          9.980    
                         arrival time                         -10.089    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.105ns  (required time - arrival time)
  Source:                 DOTPROD_Y/rowMux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            DOTPROD_Y/outputMAC_reg[568]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 4.979ns (54.633%)  route 4.134ns (45.367%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.973     0.973    DOTPROD_Y/clock
    SLICE_X36Y23         FDRE                                         r  DOTPROD_Y/rowMux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  DOTPROD_Y/rowMux_reg[0]/Q
                         net (fo=205, routed)         0.674     2.165    DOTPROD_Y/rowMux[0]
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124     2.289 r  DOTPROD_Y/outputMAC1_i_1/O
                         net (fo=13, routed)          0.921     3.210    DOTPROD_Y/outputMAC1_i_1_n_0
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[21]_P[10])
                                                      3.841     7.051 r  DOTPROD_Y/outputMAC1/P[10]
                         net (fo=4, routed)           1.017     8.068    DOTPROD_Y/outputMAC1_n_95
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.192 r  DOTPROD_Y/outputMAC[492]_i_2/O
                         net (fo=5, routed)           0.774     8.966    DOTPROD_Y/outputMAC[492]_i_2_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I1_O)        0.124     9.090 r  DOTPROD_Y/outputMAC[536]_i_2/O
                         net (fo=4, routed)           0.447     9.538    DOTPROD_Y/outputMAC[536]_i_2_n_0
    SLICE_X41Y25         LUT4 (Prop_lut4_I2_O)        0.124     9.662 r  DOTPROD_Y/outputMAC[568]_i_2/O
                         net (fo=2, routed)           0.301     9.962    DOTPROD_Y/outputMAC[568]_i_2_n_0
    SLICE_X43Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.086 r  DOTPROD_Y/outputMAC[568]_i_1/O
                         net (fo=1, routed)           0.000    10.086    DOTPROD_Y/outputMAC[568]_i_1_n_0
    SLICE_X43Y25         FDRE                                         r  DOTPROD_Y/outputMAC_reg[568]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clock (IN)
                         net (fo=2400, unset)         0.924     9.984    DOTPROD_Y/clock
    SLICE_X43Y25         FDRE                                         r  DOTPROD_Y/outputMAC_reg[568]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X43Y25         FDRE (Setup_fdre_C_D)        0.032     9.981    DOTPROD_Y/outputMAC_reg[568]
  -------------------------------------------------------------------
                         required time                          9.981    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                 -0.105    

Slack (VIOLATED) :        -0.101ns  (required time - arrival time)
  Source:                 DOTPROD_X/rowMux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            DOTPROD_X/outputMAC_reg[571]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.108ns  (logic 4.979ns (54.665%)  route 4.129ns (45.335%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.973     0.973    DOTPROD_X/clock
    SLICE_X36Y8          FDRE                                         r  DOTPROD_X/rowMux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  DOTPROD_X/rowMux_reg[1]/Q
                         net (fo=223, routed)         1.071     2.562    DOTPROD_X/rowMux[1]
    SLICE_X36Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.686 r  DOTPROD_X/outputMAC1_i_4__0/O
                         net (fo=1, routed)           0.418     3.104    DOTPROD_X/outputMAC1_i_4__0_n_0
    DSP48_X2Y2           DSP48E1 (Prop_dsp48e1_A[14]_P[26])
                                                      3.841     6.945 r  DOTPROD_X/outputMAC1/P[26]
                         net (fo=4, routed)           1.028     7.973    DOTPROD_X/outputMAC1_n_79
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.097 r  DOTPROD_X/outputMAC[471]_i_2__0/O
                         net (fo=5, routed)           0.810     8.906    DOTPROD_X/outputMAC[471]_i_2__0_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I4_O)        0.124     9.030 r  DOTPROD_X/outputMAC[539]_i_2__0/O
                         net (fo=4, routed)           0.490     9.520    DOTPROD_X/outputMAC[539]_i_2__0_n_0
    SLICE_X34Y11         LUT4 (Prop_lut4_I2_O)        0.124     9.644 r  DOTPROD_X/outputMAC[571]_i_2__0/O
                         net (fo=2, routed)           0.313     9.957    DOTPROD_X/outputMAC[571]_i_2__0_n_0
    SLICE_X33Y11         LUT2 (Prop_lut2_I0_O)        0.124    10.081 r  DOTPROD_X/outputMAC[571]_i_1__0/O
                         net (fo=1, routed)           0.000    10.081    DOTPROD_X/outputMAC[571]_i_1__0_n_0
    SLICE_X33Y11         FDRE                                         r  DOTPROD_X/outputMAC_reg[571]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clock (IN)
                         net (fo=2400, unset)         0.924     9.984    DOTPROD_X/clock
    SLICE_X33Y11         FDRE                                         r  DOTPROD_X/outputMAC_reg[571]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X33Y11         FDRE (Setup_fdre_C_D)        0.031     9.980    DOTPROD_X/outputMAC_reg[571]
  -------------------------------------------------------------------
                         required time                          9.980    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                 -0.101    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 DOTPROD_Y/rowMux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            DOTPROD_Y/outputMAC_reg[432]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.106ns  (logic 4.979ns (54.680%)  route 4.127ns (45.320%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.973     0.973    DOTPROD_Y/clock
    SLICE_X36Y23         FDRE                                         r  DOTPROD_Y/rowMux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  DOTPROD_Y/rowMux_reg[0]/Q
                         net (fo=205, routed)         0.674     2.165    DOTPROD_Y/rowMux[0]
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124     2.289 r  DOTPROD_Y/outputMAC1_i_1/O
                         net (fo=13, routed)          0.921     3.210    DOTPROD_Y/outputMAC1_i_1_n_0
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[21]_P[10])
                                                      3.841     7.051 r  DOTPROD_Y/outputMAC1/P[10]
                         net (fo=4, routed)           1.017     8.068    DOTPROD_Y/outputMAC1_n_95
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.192 r  DOTPROD_Y/outputMAC[492]_i_2/O
                         net (fo=5, routed)           0.868     9.060    DOTPROD_Y/outputMAC[492]_i_2_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.184 r  DOTPROD_Y/outputMAC[448]_i_2/O
                         net (fo=4, routed)           0.327     9.511    DOTPROD_Y/outputMAC[448]_i_2_n_0
    SLICE_X41Y20         LUT2 (Prop_lut2_I1_O)        0.124     9.635 r  DOTPROD_Y/outputMAC[560]_i_2/O
                         net (fo=3, routed)           0.319     9.955    DOTPROD_Y/outputMAC[560]_i_2_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.124    10.079 r  DOTPROD_Y/outputMAC[432]_i_1/O
                         net (fo=1, routed)           0.000    10.079    DOTPROD_Y/outputMAC010_out[432]
    SLICE_X45Y20         FDRE                                         r  DOTPROD_Y/outputMAC_reg[432]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clock (IN)
                         net (fo=2400, unset)         0.924     9.984    DOTPROD_Y/clock
    SLICE_X45Y20         FDRE                                         r  DOTPROD_Y/outputMAC_reg[432]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X45Y20         FDRE (Setup_fdre_C_D)        0.031     9.980    DOTPROD_Y/outputMAC_reg[432]
  -------------------------------------------------------------------
                         required time                          9.980    
                         arrival time                         -10.079    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 DOTPROD_X/rowMux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            DOTPROD_X/outputMAC_reg[443]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.104ns  (logic 4.979ns (54.693%)  route 4.125ns (45.307%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.973     0.973    DOTPROD_X/clock
    SLICE_X36Y8          FDRE                                         r  DOTPROD_X/rowMux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  DOTPROD_X/rowMux_reg[1]/Q
                         net (fo=223, routed)         1.071     2.562    DOTPROD_X/rowMux[1]
    SLICE_X36Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.686 r  DOTPROD_X/outputMAC1_i_4__0/O
                         net (fo=1, routed)           0.418     3.104    DOTPROD_X/outputMAC1_i_4__0_n_0
    DSP48_X2Y2           DSP48E1 (Prop_dsp48e1_A[14]_P[26])
                                                      3.841     6.945 r  DOTPROD_X/outputMAC1/P[26]
                         net (fo=4, routed)           1.028     7.973    DOTPROD_X/outputMAC1_n_79
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.097 r  DOTPROD_X/outputMAC[471]_i_2__0/O
                         net (fo=5, routed)           0.810     8.906    DOTPROD_X/outputMAC[471]_i_2__0_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I4_O)        0.124     9.030 r  DOTPROD_X/outputMAC[539]_i_2__0/O
                         net (fo=4, routed)           0.490     9.520    DOTPROD_X/outputMAC[539]_i_2__0_n_0
    SLICE_X34Y11         LUT4 (Prop_lut4_I2_O)        0.124     9.644 r  DOTPROD_X/outputMAC[571]_i_2__0/O
                         net (fo=2, routed)           0.308     9.953    DOTPROD_X/outputMAC[571]_i_2__0_n_0
    SLICE_X35Y11         LUT5 (Prop_lut5_I4_O)        0.124    10.077 r  DOTPROD_X/outputMAC[443]_i_2__0/O
                         net (fo=1, routed)           0.000    10.077    DOTPROD_X/outputMAC010_out[443]
    SLICE_X35Y11         FDRE                                         r  DOTPROD_X/outputMAC_reg[443]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clock (IN)
                         net (fo=2400, unset)         0.924     9.984    DOTPROD_X/clock
    SLICE_X35Y11         FDRE                                         r  DOTPROD_X/outputMAC_reg[443]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X35Y11         FDRE (Setup_fdre_C_D)        0.032     9.981    DOTPROD_X/outputMAC_reg[443]
  -------------------------------------------------------------------
                         required time                          9.981    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 DOTPROD_Y/rowMux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            DOTPROD_Y/outputMAC_reg[560]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.060ns  (sysClk rise@9.060ns - sysClk rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 4.979ns (54.699%)  route 4.123ns (45.301%))
  Logic Levels:           6  (DSP48E1=1 LUT2=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 9.984 - 9.060 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.973     0.973    DOTPROD_Y/clock
    SLICE_X36Y23         FDRE                                         r  DOTPROD_Y/rowMux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  DOTPROD_Y/rowMux_reg[0]/Q
                         net (fo=205, routed)         0.674     2.165    DOTPROD_Y/rowMux[0]
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.124     2.289 r  DOTPROD_Y/outputMAC1_i_1/O
                         net (fo=13, routed)          0.921     3.210    DOTPROD_Y/outputMAC1_i_1_n_0
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_A[21]_P[10])
                                                      3.841     7.051 r  DOTPROD_Y/outputMAC1/P[10]
                         net (fo=4, routed)           1.017     8.068    DOTPROD_Y/outputMAC1_n_95
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.192 r  DOTPROD_Y/outputMAC[492]_i_2/O
                         net (fo=5, routed)           0.868     9.060    DOTPROD_Y/outputMAC[492]_i_2_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.184 r  DOTPROD_Y/outputMAC[448]_i_2/O
                         net (fo=4, routed)           0.327     9.511    DOTPROD_Y/outputMAC[448]_i_2_n_0
    SLICE_X41Y20         LUT2 (Prop_lut2_I1_O)        0.124     9.635 r  DOTPROD_Y/outputMAC[560]_i_2/O
                         net (fo=3, routed)           0.316     9.951    DOTPROD_Y/outputMAC[560]_i_2_n_0
    SLICE_X41Y19         LUT2 (Prop_lut2_I1_O)        0.124    10.075 r  DOTPROD_Y/outputMAC[560]_i_1/O
                         net (fo=1, routed)           0.000    10.075    DOTPROD_Y/outputMAC[560]_i_1_n_0
    SLICE_X41Y19         FDRE                                         r  DOTPROD_Y/outputMAC_reg[560]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.060     9.060 r  
                                                      0.000     9.060 r  clock (IN)
                         net (fo=2400, unset)         0.924     9.984    DOTPROD_Y/clock
    SLICE_X41Y19         FDRE                                         r  DOTPROD_Y/outputMAC_reg[560]/C
                         clock pessimism              0.000     9.984    
                         clock uncertainty           -0.035     9.949    
    SLICE_X41Y19         FDRE (Setup_fdre_C_D)        0.031     9.980    DOTPROD_Y/outputMAC_reg[560]
  -------------------------------------------------------------------
                         required time                          9.980    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                 -0.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 DOTPROD_X/outputMAC_reg[324]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            DOTPROD_X/outputVector_reg[161]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.417%)  route 0.065ns (31.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.410     0.410    DOTPROD_X/clock
    SLICE_X44Y12         FDRE                                         r  DOTPROD_X/outputMAC_reg[324]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  DOTPROD_X/outputMAC_reg[324]/Q
                         net (fo=2, routed)           0.065     0.616    DOTPROD_X/p_15_out[161]
    SLICE_X45Y12         FDRE                                         r  DOTPROD_X/outputVector_reg[161]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.432     0.432    DOTPROD_X/clock
    SLICE_X45Y12         FDRE                                         r  DOTPROD_X/outputVector_reg[161]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y12         FDRE (Hold_fdre_C_D)         0.047     0.479    DOTPROD_X/outputVector_reg[161]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 DOTPROD_Y/outputMAC_reg[207]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            DOTPROD_Y/outputVector_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.066%)  route 0.066ns (31.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.410     0.410    DOTPROD_Y/clock
    SLICE_X52Y15         FDRE                                         r  DOTPROD_Y/outputMAC_reg[207]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  DOTPROD_Y/outputMAC_reg[207]/Q
                         net (fo=2, routed)           0.066     0.617    DOTPROD_Y/p_15_out[101]
    SLICE_X53Y15         FDRE                                         r  DOTPROD_Y/outputVector_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.432     0.432    DOTPROD_Y/clock
    SLICE_X53Y15         FDRE                                         r  DOTPROD_Y/outputVector_reg[101]/C
                         clock pessimism              0.000     0.432    
    SLICE_X53Y15         FDRE (Hold_fdre_C_D)         0.046     0.478    DOTPROD_Y/outputVector_reg[101]
  -------------------------------------------------------------------
                         required time                         -0.478    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DOTPROD_Y/outputMAC_reg[165]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            DOTPROD_Y/outputVector_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.410     0.410    DOTPROD_Y/clock
    SLICE_X51Y19         FDRE                                         r  DOTPROD_Y/outputMAC_reg[165]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  DOTPROD_Y/outputMAC_reg[165]/Q
                         net (fo=2, routed)           0.099     0.650    DOTPROD_Y/p_15_out[78]
    SLICE_X53Y18         FDRE                                         r  DOTPROD_Y/outputVector_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.432     0.432    DOTPROD_Y/clock
    SLICE_X53Y18         FDRE                                         r  DOTPROD_Y/outputVector_reg[78]/C
                         clock pessimism              0.000     0.432    
    SLICE_X53Y18         FDRE (Hold_fdre_C_D)         0.071     0.503    DOTPROD_Y/outputVector_reg[78]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 DOTPROD_Y/outputMAC_reg[205]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            DOTPROD_Y/outputVector_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.410     0.410    DOTPROD_Y/clock
    SLICE_X52Y15         FDRE                                         r  DOTPROD_Y/outputMAC_reg[205]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  DOTPROD_Y/outputMAC_reg[205]/Q
                         net (fo=2, routed)           0.112     0.663    DOTPROD_Y/p_15_out[99]
    SLICE_X53Y15         FDRE                                         r  DOTPROD_Y/outputVector_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.432     0.432    DOTPROD_Y/clock
    SLICE_X53Y15         FDRE                                         r  DOTPROD_Y/outputVector_reg[99]/C
                         clock pessimism              0.000     0.432    
    SLICE_X53Y15         FDRE (Hold_fdre_C_D)         0.078     0.510    DOTPROD_Y/outputVector_reg[99]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 DOTPROD_X/outputMAC_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            DOTPROD_X/outputVector_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.410     0.410    DOTPROD_X/clock
    SLICE_X39Y29         FDRE                                         r  DOTPROD_X/outputMAC_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  DOTPROD_X/outputMAC_reg[88]/Q
                         net (fo=2, routed)           0.111     0.663    DOTPROD_X/p_15_out[39]
    SLICE_X37Y30         FDRE                                         r  DOTPROD_X/outputVector_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.432     0.432    DOTPROD_X/clock
    SLICE_X37Y30         FDRE                                         r  DOTPROD_X/outputVector_reg[39]/C
                         clock pessimism              0.000     0.432    
    SLICE_X37Y30         FDRE (Hold_fdre_C_D)         0.075     0.507    DOTPROD_X/outputVector_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 DOTPROD_Y/outputVector_reg[234]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            gateOutput_reg[234]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.256ns (82.024%)  route 0.056ns (17.976%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.410     0.410    DOTPROD_Y/clock
    SLICE_X33Y19         FDRE                                         r  DOTPROD_Y/outputVector_reg[234]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  DOTPROD_Y/outputVector_reg[234]/Q
                         net (fo=1, routed)           0.056     0.607    DOTPROD_Y/outputVec_Y[234]
    SLICE_X32Y19         LUT2 (Prop_lut2_I1_O)        0.045     0.652 r  DOTPROD_Y/gateOutput[237]_i_5/O
                         net (fo=1, routed)           0.000     0.652    DOTPROD_Y/gateOutput[237]_i_5_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.722 r  DOTPROD_Y/gateOutput_reg[237]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.722    p_0_out[234]
    SLICE_X32Y19         FDRE                                         r  gateOutput_reg[234]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.432     0.432    clock
    SLICE_X32Y19         FDRE                                         r  gateOutput_reg[234]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.134     0.566    gateOutput_reg[234]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 DOTPROD_Y/outputMAC_reg[353]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            DOTPROD_Y/outputVector_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.812%)  route 0.061ns (27.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.410     0.410    DOTPROD_Y/clock
    SLICE_X42Y16         FDRE                                         r  DOTPROD_Y/outputMAC_reg[353]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  DOTPROD_Y/outputMAC_reg[353]/Q
                         net (fo=2, routed)           0.061     0.635    DOTPROD_Y/p_15_out[171]
    SLICE_X43Y16         FDRE                                         r  DOTPROD_Y/outputVector_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.432     0.432    DOTPROD_Y/clock
    SLICE_X43Y16         FDRE                                         r  DOTPROD_Y/outputVector_reg[171]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y16         FDRE (Hold_fdre_C_D)         0.047     0.479    DOTPROD_Y/outputVector_reg[171]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 DOTPROD_Y/outputMAC_reg[348]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            DOTPROD_Y/outputVector_reg[166]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.410     0.410    DOTPROD_Y/clock
    SLICE_X44Y18         FDRE                                         r  DOTPROD_Y/outputMAC_reg[348]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  DOTPROD_Y/outputMAC_reg[348]/Q
                         net (fo=2, routed)           0.115     0.666    DOTPROD_Y/p_15_out[166]
    SLICE_X47Y17         FDRE                                         r  DOTPROD_Y/outputVector_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.432     0.432    DOTPROD_Y/clock
    SLICE_X47Y17         FDRE                                         r  DOTPROD_Y/outputVector_reg[166]/C
                         clock pessimism              0.000     0.432    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.075     0.507    DOTPROD_Y/outputVector_reg[166]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 DOTPROD_Y/outputMAC_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            DOTPROD_Y/outputVector_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.515%)  route 0.113ns (44.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.410     0.410    DOTPROD_Y/clock
    SLICE_X47Y34         FDRE                                         r  DOTPROD_Y/outputMAC_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  DOTPROD_Y/outputMAC_reg[65]/Q
                         net (fo=2, routed)           0.113     0.664    DOTPROD_Y/p_15_out[35]
    SLICE_X44Y34         FDRE                                         r  DOTPROD_Y/outputVector_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.432     0.432    DOTPROD_Y/clock
    SLICE_X44Y34         FDRE                                         r  DOTPROD_Y/outputVector_reg[35]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y34         FDRE (Hold_fdre_C_D)         0.072     0.504    DOTPROD_Y/outputVector_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 DOTPROD_X/colAddress_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Destination:            DOTPROD_X/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.530ns period=9.060ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.065%)  route 0.087ns (31.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.410     0.410    DOTPROD_X/clock
    SLICE_X60Y24         FDRE                                         r  DOTPROD_X/colAddress_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  DOTPROD_X/colAddress_reg[0]/Q
                         net (fo=4, routed)           0.087     0.638    DOTPROD_X/colAddress_X[0]
    SLICE_X61Y24         LUT6 (Prop_lut6_I1_O)        0.045     0.683 r  DOTPROD_X/FSM_onehot_state[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.683    DOTPROD_X/FSM_onehot_state[3]_i_1__1_n_0
    SLICE_X61Y24         FDRE                                         r  DOTPROD_X/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clock (IN)
                         net (fo=2400, unset)         0.432     0.432    DOTPROD_X/clock
    SLICE_X61Y24         FDRE                                         r  DOTPROD_X/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X61Y24         FDRE (Hold_fdre_C_D)         0.091     0.523    DOTPROD_X/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 4.530 }
Period(ns):         9.060
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         9.060       8.060      SLICE_X61Y24  DOTPROD_X/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X61Y24  DOTPROD_X/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X60Y24  DOTPROD_X/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X61Y24  DOTPROD_X/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X60Y24  DOTPROD_X/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X61Y24  DOTPROD_X/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X33Y22  DOTPROD_Y/rowMux_reg[0]_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X38Y19  DOTPROD_Y/rowMux_reg[0]_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X36Y23  DOTPROD_Y/rowMux_reg[0]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         9.060       8.060      SLICE_X36Y8   DOTPROD_X/rowMux_reg[0]_rep_replica/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.530       4.030      SLICE_X61Y24  DOTPROD_X/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X61Y24  DOTPROD_X/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X60Y24  DOTPROD_X/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X61Y24  DOTPROD_X/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X60Y24  DOTPROD_X/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X61Y24  DOTPROD_X/FSM_onehot_state_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X33Y22  DOTPROD_Y/rowMux_reg[0]_replica_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X38Y19  DOTPROD_Y/rowMux_reg[0]_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X36Y23  DOTPROD_Y/rowMux_reg[0]_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X36Y8   DOTPROD_X/rowMux_reg[0]_rep_replica/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.530       4.030      SLICE_X61Y24  DOTPROD_X/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.530       4.030      SLICE_X61Y24  DOTPROD_X/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X61Y24  DOTPROD_X/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X61Y24  DOTPROD_X/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X60Y24  DOTPROD_X/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X60Y24  DOTPROD_X/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X61Y24  DOTPROD_X/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X61Y24  DOTPROD_X/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X60Y24  DOTPROD_X/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.530       4.030      SLICE_X60Y24  DOTPROD_X/FSM_onehot_state_reg[4]/C



