/*******************************************************************************
Copyright (C) Marvell International Ltd. and its affiliates

This software file (the "File") is owned and distributed by Marvell
International Ltd. and/or its affiliates ("Marvell") under the following
alternative licensing terms.  Once you have made an election to distribute the
File under one of the following license alternatives, please (i) delete this
introductory statement regarding license alternatives, (ii) delete the two
license alternatives that you have not elected to use and (iii) preserve the
Marvell copyright notice above.


********************************************************************************
Marvell GPL License Option

If you received this File from Marvell, you may opt to use, redistribute and/or
modify this File in accordance with the terms and conditions of the General
Public License Version 2, June 1991 (the "GPL License"), a copy of which is
available along with the File in the license.txt file or by writing to the Free
Software Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 or
on the worldwide web at http://www.gnu.org/licenses/gpl.txt.

THE FILE IS DISTRIBUTED AS-IS, WITHOUT WARRANTY OF ANY KIND, AND THE IMPLIED
WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY
DISCLAIMED.  The GPL License provides additional details about this warranty
disclaimer.
*******************************************************************************/
#ifndef	__mv_eip197_h__
#define	__mv_eip197_h__

/* HIA_CDR_0_RING_BASE_ADDR_LO */
#define MV_EIP197_HIA_CDR_0_RING_BASE_ADDR_LO_REG					(0x00280000)
#define MV_EIP197_HIA_CDR_0_RING_BASE_ADDR_LO_CDR_BASE_ADDR_OFFS		0

/* HIA_CDR_0_RING_BASE_ADDR_HI */
#define MV_EIP197_HIA_CDR_0_RING_BASE_ADDR_HI_REG					(0x00280004)
#define MV_EIP197_HIA_CDR_0_RING_BASE_ADDR_HI_CDR_BASE_ADDR_OFFS		0
#define MV_EIP197_HIA_CDR_0_RING_BASE_ADDR_HI_CDR_BASE_ADDR_MASK    \
		(0x00ffffff << MV_EIP197_HIA_CDR_0_RING_BASE_ADDR_HI_CDR_BASE_ADDR_OFFS)


/* HIA_CDR_0_DATA_BASE_ADDR_LO */
#define MV_EIP197_HIA_CDR_0_DATA_BASE_ADDR_LO_REG					(0x00280008)
#define MV_EIP197_HIA_CDR_0_DATA_BASE_ADDR_LO_CDR_DBASE_ADDR_OFFS		0

/* HIA_CDR_0_DATA_BASE_ADDR_HI */
#define MV_EIP197_HIA_CDR_0_DATA_BASE_ADDR_HI_REG					(0x0028000c)
#define MV_EIP197_HIA_CDR_0_DATA_BASE_ADDR_HI_CDR_DBASE_ADDR_OFFS		0
#define MV_EIP197_HIA_CDR_0_DATA_BASE_ADDR_HI_CDR_DBASE_ADDR_MASK    \
		(0x00ffffff << MV_EIP197_HIA_CDR_0_DATA_BASE_ADDR_HI_CDR_DBASE_ADDR_OFFS)


/* HIA_CDR_0_ATOK_BASE_ADDR_LO */
#define MV_EIP197_HIA_CDR_0_ATOK_BASE_ADDR_LO_REG					(0x00280010)
#define MV_EIP197_HIA_CDR_0_ATOK_BASE_ADDR_LO_CDR_ACDBASE_ADDR_OFFS		0

/* HIA_CDR_0_ATOK_BASE_ADDR_HI */
#define MV_EIP197_HIA_CDR_0_ATOK_BASE_ADDR_HI_REG					(0x00280014)
#define MV_EIP197_HIA_CDR_0_ATOK_BASE_ADDR_HI_CDR_ACDBASE_ADDR_OFFS		0
#define MV_EIP197_HIA_CDR_0_ATOK_BASE_ADDR_HI_CDR_ACDBASE_ADDR_MASK    \
		(0x00ffffff << MV_EIP197_HIA_CDR_0_ATOK_BASE_ADDR_HI_CDR_ACDBASE_ADDR_OFFS)


/* HIA_CDR_0_RING_SIZE */
#define MV_EIP197_HIA_CDR_0_RING_SIZE_REG					(0x00280018)
#define MV_EIP197_HIA_CDR_0_RING_SIZE_CDR_SIZE_OFFS		2
#define MV_EIP197_HIA_CDR_0_RING_SIZE_CDR_SIZE_MASK    \
		(0x003fffff << MV_EIP197_HIA_CDR_0_RING_SIZE_CDR_SIZE_OFFS)


/* HIA_CDR_0_DESC_SIZE */
#define MV_EIP197_HIA_CDR_0_DESC_SIZE_REG					(0x0028001c)
#define MV_EIP197_HIA_CDR_0_DESC_SIZE_CD_SIZE_OFFS		0
#define MV_EIP197_HIA_CDR_0_DESC_SIZE_CD_SIZE_MASK    \
		(0x000000ff << MV_EIP197_HIA_CDR_0_DESC_SIZE_CD_SIZE_OFFS)

#define MV_EIP197_HIA_CDR_0_DESC_SIZE_CD_OFFSET_OFFS		16
#define MV_EIP197_HIA_CDR_0_DESC_SIZE_CD_OFFSET_MASK    \
		(0x000000ff << MV_EIP197_HIA_CDR_0_DESC_SIZE_CD_OFFSET_OFFS)

#define MV_EIP197_HIA_CDR_0_DESC_SIZE_ACDP_PRESENT_OFFS		30
#define MV_EIP197_HIA_CDR_0_DESC_SIZE_ACDP_PRESENT_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_DESC_SIZE_ACDP_PRESENT_OFFS)

#define MV_EIP197_HIA_CDR_0_DESC_SIZE_MODE_64_BIT_OFFS		31
#define MV_EIP197_HIA_CDR_0_DESC_SIZE_MODE_64_BIT_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_DESC_SIZE_MODE_64_BIT_OFFS)


/* HIA_CDR_0_CFG */
#define MV_EIP197_HIA_CDR_0_CFG_REG					(0x00280020)
#define MV_EIP197_HIA_CDR_0_CFG_CD_FETCH_SIZE_OFFS		0
#define MV_EIP197_HIA_CDR_0_CFG_CD_FETCH_SIZE_MASK    \
		(0x00001fff << MV_EIP197_HIA_CDR_0_CFG_CD_FETCH_SIZE_OFFS)

#define MV_EIP197_HIA_CDR_0_CFG_CD_FETCH_THRESH_OFFS		18
#define MV_EIP197_HIA_CDR_0_CFG_CD_FETCH_THRESH_MASK    \
		(0x0000001f << MV_EIP197_HIA_CDR_0_CFG_CD_FETCH_THRESH_OFFS)

#define MV_EIP197_HIA_CDR_0_CFG_SSM_ENABLE_OFFS		28
#define MV_EIP197_HIA_CDR_0_CFG_SSM_ENABLE_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_CFG_SSM_ENABLE_OFFS)

#define MV_EIP197_HIA_CDR_0_CFG_ETM_DUAL_EDGE_OFFS		30
#define MV_EIP197_HIA_CDR_0_CFG_ETM_DUAL_EDGE_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_CFG_ETM_DUAL_EDGE_OFFS)

#define MV_EIP197_HIA_CDR_0_CFG_ETM_ENABLE_OFFS		31
#define MV_EIP197_HIA_CDR_0_CFG_ETM_ENABLE_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_CFG_ETM_ENABLE_OFFS)


/* HIA_CDR_0_DMA_CFG */
#define MV_EIP197_HIA_CDR_0_DMA_CFG_REG					(0x00280024)
#define MV_EIP197_HIA_CDR_0_DMA_CFG_CD_SWAP_OFFS		0
#define MV_EIP197_HIA_CDR_0_DMA_CFG_CD_SWAP_MASK    \
		(0x00000007 << MV_EIP197_HIA_CDR_0_DMA_CFG_CD_SWAP_OFFS)

#define MV_EIP197_HIA_CDR_0_DMA_CFG_CD_PROT_OFFS		4
#define MV_EIP197_HIA_CDR_0_DMA_CFG_CD_PROT_MASK    \
		(0x00000007 << MV_EIP197_HIA_CDR_0_DMA_CFG_CD_PROT_OFFS)

#define MV_EIP197_HIA_CDR_0_DMA_CFG_DATA_SWAP_OFFS		8
#define MV_EIP197_HIA_CDR_0_DMA_CFG_DATA_SWAP_MASK    \
		(0x00000007 << MV_EIP197_HIA_CDR_0_DMA_CFG_DATA_SWAP_OFFS)

#define MV_EIP197_HIA_CDR_0_DMA_CFG_DATA_PROT_OFFS		12
#define MV_EIP197_HIA_CDR_0_DMA_CFG_DATA_PROT_MASK    \
		(0x00000007 << MV_EIP197_HIA_CDR_0_DMA_CFG_DATA_PROT_OFFS)

#define MV_EIP197_HIA_CDR_0_DMA_CFG_ACD_SWAP_OFFS		16
#define MV_EIP197_HIA_CDR_0_DMA_CFG_ACD_SWAP_MASK    \
		(0x00000007 << MV_EIP197_HIA_CDR_0_DMA_CFG_ACD_SWAP_OFFS)

#define MV_EIP197_HIA_CDR_0_DMA_CFG_ACD_PROT_OFFS		20
#define MV_EIP197_HIA_CDR_0_DMA_CFG_ACD_PROT_MASK    \
		(0x00000007 << MV_EIP197_HIA_CDR_0_DMA_CFG_ACD_PROT_OFFS)

#define MV_EIP197_HIA_CDR_0_DMA_CFG_WR_OWN_BUF_OFFS		24
#define MV_EIP197_HIA_CDR_0_DMA_CFG_WR_OWN_BUF_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_DMA_CFG_WR_OWN_BUF_OFFS)

#define MV_EIP197_HIA_CDR_0_DMA_CFG_WR_CACHE_OFFS		25
#define MV_EIP197_HIA_CDR_0_DMA_CFG_WR_CACHE_MASK    \
		(0x00000007 << MV_EIP197_HIA_CDR_0_DMA_CFG_WR_CACHE_OFFS)

#define MV_EIP197_HIA_CDR_0_DMA_CFG_RD_CACHE_OFFS		29
#define MV_EIP197_HIA_CDR_0_DMA_CFG_RD_CACHE_MASK    \
		(0x00000007 << MV_EIP197_HIA_CDR_0_DMA_CFG_RD_CACHE_OFFS)


/* HIA_CDR_0_THRESH */
#define MV_EIP197_HIA_CDR_0_THRESH_REG					(0x00280028)
#define MV_EIP197_HIA_CDR_0_THRESH_PREP_CD_THRESH_OFFS		0
#define MV_EIP197_HIA_CDR_0_THRESH_PREP_CD_THRESH_MASK    \
		(0x003fffff << MV_EIP197_HIA_CDR_0_THRESH_PREP_CD_THRESH_OFFS)

#define MV_EIP197_HIA_CDR_0_THRESH_PROC_MODE_OFFS		22
#define MV_EIP197_HIA_CDR_0_THRESH_PROC_MODE_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_THRESH_PROC_MODE_OFFS)

#define MV_EIP197_HIA_CDR_0_THRESH_PKT_MODE_OFFS		23
#define MV_EIP197_HIA_CDR_0_THRESH_PKT_MODE_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_THRESH_PKT_MODE_OFFS)

#define MV_EIP197_HIA_CDR_0_THRESH_CD_TIMEOUT_OFFS		24
#define MV_EIP197_HIA_CDR_0_THRESH_CD_TIMEOUT_MASK    \
		(0x000000ff << MV_EIP197_HIA_CDR_0_THRESH_CD_TIMEOUT_OFFS)


/* HIA_CDR_0_COUNT */
#define MV_EIP197_HIA_CDR_0_COUNT_REG					(0x0028002c)
#define MV_EIP197_HIA_CDR_0_COUNT_PREP_CD_COUNT_INCR_OFFS		2
#define MV_EIP197_HIA_CDR_0_COUNT_PREP_CD_COUNT_INCR_MASK    \
		(0x00003fff << MV_EIP197_HIA_CDR_0_COUNT_PREP_CD_COUNT_INCR_OFFS)

#define MV_EIP197_HIA_CDR_0_COUNT_UPDATE_PROC_OFFS		29
#define MV_EIP197_HIA_CDR_0_COUNT_UPDATE_PROC_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_COUNT_UPDATE_PROC_OFFS)

#define MV_EIP197_HIA_CDR_0_COUNT_CONTINUE_OFFS		30
#define MV_EIP197_HIA_CDR_0_COUNT_CONTINUE_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_COUNT_CONTINUE_OFFS)

#define MV_EIP197_HIA_CDR_0_COUNT_CLEAR_COUNT_OFFS		31
#define MV_EIP197_HIA_CDR_0_COUNT_CLEAR_COUNT_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_COUNT_CLEAR_COUNT_OFFS)


/* HIA_CDR_0_PROC_COUNT */
#define MV_EIP197_HIA_CDR_0_PROC_COUNT_REG					(0x00280030)
#define MV_EIP197_HIA_CDR_0_PROC_COUNT_PROC_CD_COUNT_DECR_OFFS		2
#define MV_EIP197_HIA_CDR_0_PROC_COUNT_PROC_CD_COUNT_DECR_MASK    \
		(0x00003fff << MV_EIP197_HIA_CDR_0_PROC_COUNT_PROC_CD_COUNT_DECR_OFFS)

#define MV_EIP197_HIA_CDR_0_PROC_COUNT_PROC_PKT_COUNT_DECR_OFFS		24
#define MV_EIP197_HIA_CDR_0_PROC_COUNT_PROC_PKT_COUNT_DECR_MASK    \
		(0x0000007f << MV_EIP197_HIA_CDR_0_PROC_COUNT_PROC_PKT_COUNT_DECR_OFFS)

#define MV_EIP197_HIA_CDR_0_PROC_COUNT_CLEAR_COUNT_OFFS		31
#define MV_EIP197_HIA_CDR_0_PROC_COUNT_CLEAR_COUNT_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_PROC_COUNT_CLEAR_COUNT_OFFS)


/* HIA_CDR_0_PREP_PNTR */
#define MV_EIP197_HIA_CDR_0_PREP_PNTR_REG					(0x00280034)
#define MV_EIP197_HIA_CDR_0_PREP_PNTR_PREP_CDR_PNTR_OFFS		2
#define MV_EIP197_HIA_CDR_0_PREP_PNTR_PREP_CDR_PNTR_MASK    \
		(0x003fffff << MV_EIP197_HIA_CDR_0_PREP_PNTR_PREP_CDR_PNTR_OFFS)


/* HIA_CDR_0_PROC_PNTR */
#define MV_EIP197_HIA_CDR_0_PROC_PNTR_REG					(0x00280038)
#define MV_EIP197_HIA_CDR_0_PROC_PNTR_PROC_CDR_PNTR_OFFS		2
#define MV_EIP197_HIA_CDR_0_PROC_PNTR_PROC_CDR_PNTR_MASK    \
		(0x003fffff << MV_EIP197_HIA_CDR_0_PROC_PNTR_PROC_CDR_PNTR_OFFS)


/* HIA_CDR_0_STAT */
#define MV_EIP197_HIA_CDR_0_STAT_REG					(0x0028003c)
#define MV_EIP197_HIA_CDR_0_STAT_CDR_DMA_ERR_IRQ_OFFS		0
#define MV_EIP197_HIA_CDR_0_STAT_CDR_DMA_ERR_IRQ_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_STAT_CDR_DMA_ERR_IRQ_OFFS)

#define MV_EIP197_HIA_CDR_0_STAT_PREP_CD_THRESH_IRQ_OFFS		1
#define MV_EIP197_HIA_CDR_0_STAT_PREP_CD_THRESH_IRQ_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_STAT_PREP_CD_THRESH_IRQ_OFFS)

#define MV_EIP197_HIA_CDR_0_STAT_CDR_ERR_IRQ_OFFS		2
#define MV_EIP197_HIA_CDR_0_STAT_CDR_ERR_IRQ_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_STAT_CDR_ERR_IRQ_OFFS)

#define MV_EIP197_HIA_CDR_0_STAT_CDR_OFLO_UFLO_IRQ_OFFS		3
#define MV_EIP197_HIA_CDR_0_STAT_CDR_OFLO_UFLO_IRQ_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_STAT_CDR_OFLO_UFLO_IRQ_OFFS)

#define MV_EIP197_HIA_CDR_0_STAT_PROC_CD_THRESH_IRQ_OFFS		4
#define MV_EIP197_HIA_CDR_0_STAT_PROC_CD_THRESH_IRQ_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_STAT_PROC_CD_THRESH_IRQ_OFFS)

#define MV_EIP197_HIA_CDR_0_STAT_CDR_TIMEOUT_IRQ_OFFS		5
#define MV_EIP197_HIA_CDR_0_STAT_CDR_TIMEOUT_IRQ_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_STAT_CDR_TIMEOUT_IRQ_OFFS)

#define MV_EIP197_HIA_CDR_0_STAT_THRESH_REQ_PEND_OFFS		8
#define MV_EIP197_HIA_CDR_0_STAT_THRESH_REQ_PEND_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_STAT_THRESH_REQ_PEND_OFFS)

#define MV_EIP197_HIA_CDR_0_STAT_CD_FIFO_FREE_COUNT_OFFS		16
#define MV_EIP197_HIA_CDR_0_STAT_CD_FIFO_FREE_COUNT_MASK    \
		(0x00000fff << MV_EIP197_HIA_CDR_0_STAT_CD_FIFO_FREE_COUNT_OFFS)

#define MV_EIP197_HIA_CDR_0_STAT_FORCE_IRQ_OFFS		30
#define MV_EIP197_HIA_CDR_0_STAT_FORCE_IRQ_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_STAT_FORCE_IRQ_OFFS)

#define MV_EIP197_HIA_CDR_0_STAT_PAUSED_SUSPEND_OFFS		31
#define MV_EIP197_HIA_CDR_0_STAT_PAUSED_SUSPEND_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_STAT_PAUSED_SUSPEND_OFFS)


/* HIA_CDR_0_OPTIONS */
#define MV_EIP197_HIA_CDR_0_OPTIONS_REG					(0x002807f8)
#define MV_EIP197_HIA_CDR_0_OPTIONS_N_RINGS_OFFS		0
#define MV_EIP197_HIA_CDR_0_OPTIONS_N_RINGS_MASK    \
		(0x0000000f << MV_EIP197_HIA_CDR_0_OPTIONS_N_RINGS_OFFS)

#define MV_EIP197_HIA_CDR_0_OPTIONS_N_PES_OFFS		4
#define MV_EIP197_HIA_CDR_0_OPTIONS_N_PES_MASK    \
		(0x0000001f << MV_EIP197_HIA_CDR_0_OPTIONS_N_PES_OFFS)

#define MV_EIP197_HIA_CDR_0_OPTIONS_CF_SIZE_OFFS		9
#define MV_EIP197_HIA_CDR_0_OPTIONS_CF_SIZE_MASK    \
		(0x00000007 << MV_EIP197_HIA_CDR_0_OPTIONS_CF_SIZE_OFFS)

#define MV_EIP197_HIA_CDR_0_OPTIONS_RF_SIZE_OFFS		12
#define MV_EIP197_HIA_CDR_0_OPTIONS_RF_SIZE_MASK    \
		(0x00000007 << MV_EIP197_HIA_CDR_0_OPTIONS_RF_SIZE_OFFS)

#define MV_EIP197_HIA_CDR_0_OPTIONS_EXT_PLW_OFFS		15
#define MV_EIP197_HIA_CDR_0_OPTIONS_EXT_PLW_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_OPTIONS_EXT_PLW_OFFS)

#define MV_EIP197_HIA_CDR_0_OPTIONS_HOST_IFC_OFFS		16
#define MV_EIP197_HIA_CDR_0_OPTIONS_HOST_IFC_MASK    \
		(0x0000000f << MV_EIP197_HIA_CDR_0_OPTIONS_HOST_IFC_OFFS)

#define MV_EIP197_HIA_CDR_0_OPTIONS_DMA_LEN_OFFS		20
#define MV_EIP197_HIA_CDR_0_OPTIONS_DMA_LEN_MASK    \
		(0x0000001f << MV_EIP197_HIA_CDR_0_OPTIONS_DMA_LEN_OFFS)

#define MV_EIP197_HIA_CDR_0_OPTIONS_HDW_OFFS		25
#define MV_EIP197_HIA_CDR_0_OPTIONS_HDW_MASK    \
		(0x00000007 << MV_EIP197_HIA_CDR_0_OPTIONS_HDW_OFFS)

#define MV_EIP197_HIA_CDR_0_OPTIONS_PE_ARBITER_OFFS		29
#define MV_EIP197_HIA_CDR_0_OPTIONS_PE_ARBITER_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_OPTIONS_PE_ARBITER_OFFS)

#define MV_EIP197_HIA_CDR_0_OPTIONS_TGT_ALIGN_OFFS		30
#define MV_EIP197_HIA_CDR_0_OPTIONS_TGT_ALIGN_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_OPTIONS_TGT_ALIGN_OFFS)

#define MV_EIP197_HIA_CDR_0_OPTIONS_ADDR_64_OFFS		31
#define MV_EIP197_HIA_CDR_0_OPTIONS_ADDR_64_MASK    \
		(0x00000001 << MV_EIP197_HIA_CDR_0_OPTIONS_ADDR_64_OFFS)


/* HIA_CDR_0_VERSION */
#define MV_EIP197_HIA_CDR_0_VERSION_REG					(0x002807fc)
#define MV_EIP197_HIA_CDR_0_VERSION_EIP_NUMBER_OFFS		0
#define MV_EIP197_HIA_CDR_0_VERSION_EIP_NUMBER_MASK    \
		(0x000000ff << MV_EIP197_HIA_CDR_0_VERSION_EIP_NUMBER_OFFS)

#define MV_EIP197_HIA_CDR_0_VERSION_EIP_NUMBER_COMPL_OFFS		8
#define MV_EIP197_HIA_CDR_0_VERSION_EIP_NUMBER_COMPL_MASK    \
		(0x000000ff << MV_EIP197_HIA_CDR_0_VERSION_EIP_NUMBER_COMPL_OFFS)

#define MV_EIP197_HIA_CDR_0_VERSION_PATCH_LEVEL_OFFS		16
#define MV_EIP197_HIA_CDR_0_VERSION_PATCH_LEVEL_MASK    \
		(0x0000000f << MV_EIP197_HIA_CDR_0_VERSION_PATCH_LEVEL_OFFS)

#define MV_EIP197_HIA_CDR_0_VERSION_MINOR_VERSION_OFFS		20
#define MV_EIP197_HIA_CDR_0_VERSION_MINOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_HIA_CDR_0_VERSION_MINOR_VERSION_OFFS)

#define MV_EIP197_HIA_CDR_0_VERSION_MAJOR_VERSION_OFFS		24
#define MV_EIP197_HIA_CDR_0_VERSION_MAJOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_HIA_CDR_0_VERSION_MAJOR_VERSION_OFFS)


/* HIA_RDR_0_RING_BASE_ADDR_LO */
#define MV_EIP197_HIA_RDR_0_RING_BASE_ADDR_LO_REG					(0x00280800)
#define MV_EIP197_HIA_RDR_0_RING_BASE_ADDR_LO_RDR_BASE_ADDR_OFFS		0

/* HIA_RDR_0_RING_BASE_ADDR_HI */
#define MV_EIP197_HIA_RDR_0_RING_BASE_ADDR_HI_REG					(0x00280804)
#define MV_EIP197_HIA_RDR_0_RING_BASE_ADDR_HI_RDR_BASE_ADDR_OFFS		0
#define MV_EIP197_HIA_RDR_0_RING_BASE_ADDR_HI_RDR_BASE_ADDR_MASK    \
		(0x00ffffff << MV_EIP197_HIA_RDR_0_RING_BASE_ADDR_HI_RDR_BASE_ADDR_OFFS)


/* HIA_RDR_0_DATA_BASE_ADDR_LO */
#define MV_EIP197_HIA_RDR_0_DATA_BASE_ADDR_LO_REG					(0x00280808)
#define MV_EIP197_HIA_RDR_0_DATA_BASE_ADDR_LO_RDR_DBASE_ADDR_OFFS		0

/* HIA_RDR_0_DATA_BASE_ADDR_HI */
#define MV_EIP197_HIA_RDR_0_DATA_BASE_ADDR_HI_REG					(0x0028080c)
#define MV_EIP197_HIA_RDR_0_DATA_BASE_ADDR_HI_RDR_DBASE_ADDR_OFFS		0
#define MV_EIP197_HIA_RDR_0_DATA_BASE_ADDR_HI_RDR_DBASE_ADDR_MASK    \
		(0x00ffffff << MV_EIP197_HIA_RDR_0_DATA_BASE_ADDR_HI_RDR_DBASE_ADDR_OFFS)


/* HIA_RDR_0_RING_SIZE */
#define MV_EIP197_HIA_RDR_0_RING_SIZE_REG					(0x00280818)
#define MV_EIP197_HIA_RDR_0_RING_SIZE_RDR_SIZE_OFFS		2
#define MV_EIP197_HIA_RDR_0_RING_SIZE_RDR_SIZE_MASK    \
		(0x003fffff << MV_EIP197_HIA_RDR_0_RING_SIZE_RDR_SIZE_OFFS)


/* HIA_RDR_0_DESC_SIZE */
#define MV_EIP197_HIA_RDR_0_DESC_SIZE_REG					(0x0028081c)
#define MV_EIP197_HIA_RDR_0_DESC_SIZE_RD_SIZE_OFFS		0
#define MV_EIP197_HIA_RDR_0_DESC_SIZE_RD_SIZE_MASK    \
		(0x000000ff << MV_EIP197_HIA_RDR_0_DESC_SIZE_RD_SIZE_OFFS)

#define MV_EIP197_HIA_RDR_0_DESC_SIZE_RD_OFFSET_OFFS		16
#define MV_EIP197_HIA_RDR_0_DESC_SIZE_RD_OFFSET_MASK    \
		(0x000000ff << MV_EIP197_HIA_RDR_0_DESC_SIZE_RD_OFFSET_OFFS)

#define MV_EIP197_HIA_RDR_0_DESC_SIZE_MODE_64_BIT_OFFS		31
#define MV_EIP197_HIA_RDR_0_DESC_SIZE_MODE_64_BIT_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_DESC_SIZE_MODE_64_BIT_OFFS)


/* HIA_RDR_0_CFG */
#define MV_EIP197_HIA_RDR_0_CFG_REG					(0x00280820)
#define MV_EIP197_HIA_RDR_0_CFG_RD_FETCH_SIZE_OFFS		0
#define MV_EIP197_HIA_RDR_0_CFG_RD_FETCH_SIZE_MASK    \
		(0x00001fff << MV_EIP197_HIA_RDR_0_CFG_RD_FETCH_SIZE_OFFS)

#define MV_EIP197_HIA_RDR_0_CFG_RD_FETCH_THRESH_OFFS		18
#define MV_EIP197_HIA_RDR_0_CFG_RD_FETCH_THRESH_MASK    \
		(0x0000001f << MV_EIP197_HIA_RDR_0_CFG_RD_FETCH_THRESH_OFFS)

#define MV_EIP197_HIA_RDR_0_CFG_OFLO_IRQ_EN_OFFS		25
#define MV_EIP197_HIA_RDR_0_CFG_OFLO_IRQ_EN_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_CFG_OFLO_IRQ_EN_OFFS)

#define MV_EIP197_HIA_RDR_0_CFG_TCM_RDACK_EN_OFFS		26
#define MV_EIP197_HIA_RDR_0_CFG_TCM_RDACK_EN_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_CFG_TCM_RDACK_EN_OFFS)

#define MV_EIP197_HIA_RDR_0_CFG_SSM_ENABLE_OFFS		28
#define MV_EIP197_HIA_RDR_0_CFG_SSM_ENABLE_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_CFG_SSM_ENABLE_OFFS)

#define MV_EIP197_HIA_RDR_0_CFG_ETM_DUAL_EDGE_OFFS		30
#define MV_EIP197_HIA_RDR_0_CFG_ETM_DUAL_EDGE_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_CFG_ETM_DUAL_EDGE_OFFS)

#define MV_EIP197_HIA_RDR_0_CFG_ETM_ENABLE_OFFS		31
#define MV_EIP197_HIA_RDR_0_CFG_ETM_ENABLE_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_CFG_ETM_ENABLE_OFFS)


/* HIA_RDR_0_DMA_CFG */
#define MV_EIP197_HIA_RDR_0_DMA_CFG_REG					(0x00280824)
#define MV_EIP197_HIA_RDR_0_DMA_CFG_RD_SWAP_OFFS		0
#define MV_EIP197_HIA_RDR_0_DMA_CFG_RD_SWAP_MASK    \
		(0x00000007 << MV_EIP197_HIA_RDR_0_DMA_CFG_RD_SWAP_OFFS)

#define MV_EIP197_HIA_RDR_0_DMA_CFG_RD_PROT_OFFS		4
#define MV_EIP197_HIA_RDR_0_DMA_CFG_RD_PROT_MASK    \
		(0x00000007 << MV_EIP197_HIA_RDR_0_DMA_CFG_RD_PROT_OFFS)

#define MV_EIP197_HIA_RDR_0_DMA_CFG_DATA_SWAP_OFFS		8
#define MV_EIP197_HIA_RDR_0_DMA_CFG_DATA_SWAP_MASK    \
		(0x00000007 << MV_EIP197_HIA_RDR_0_DMA_CFG_DATA_SWAP_OFFS)

#define MV_EIP197_HIA_RDR_0_DMA_CFG_DATA_PROT_OFFS		12
#define MV_EIP197_HIA_RDR_0_DMA_CFG_DATA_PROT_MASK    \
		(0x00000007 << MV_EIP197_HIA_RDR_0_DMA_CFG_DATA_PROT_OFFS)

#define MV_EIP197_HIA_RDR_0_DMA_CFG_WR_RES_BUF_OFFS		22
#define MV_EIP197_HIA_RDR_0_DMA_CFG_WR_RES_BUF_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_DMA_CFG_WR_RES_BUF_OFFS)

#define MV_EIP197_HIA_RDR_0_DMA_CFG_WR_CTRL_BUF_OFFS		23
#define MV_EIP197_HIA_RDR_0_DMA_CFG_WR_CTRL_BUF_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_DMA_CFG_WR_CTRL_BUF_OFFS)

#define MV_EIP197_HIA_RDR_0_DMA_CFG_WR_OWN_BUF_OFFS		24
#define MV_EIP197_HIA_RDR_0_DMA_CFG_WR_OWN_BUF_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_DMA_CFG_WR_OWN_BUF_OFFS)

#define MV_EIP197_HIA_RDR_0_DMA_CFG_WR_CACHE_OFFS		25
#define MV_EIP197_HIA_RDR_0_DMA_CFG_WR_CACHE_MASK    \
		(0x00000007 << MV_EIP197_HIA_RDR_0_DMA_CFG_WR_CACHE_OFFS)

#define MV_EIP197_HIA_RDR_0_DMA_CFG_RD_CACHE_OFFS		29
#define MV_EIP197_HIA_RDR_0_DMA_CFG_RD_CACHE_MASK    \
		(0x00000007 << MV_EIP197_HIA_RDR_0_DMA_CFG_RD_CACHE_OFFS)


/* HIA_RDR_0_THRESH */
#define MV_EIP197_HIA_RDR_0_THRESH_REG					(0x00280828)
#define MV_EIP197_HIA_RDR_0_THRESH_PROC_RD_THRESH_OFFS		0
#define MV_EIP197_HIA_RDR_0_THRESH_PROC_RD_THRESH_MASK    \
		(0x003fffff << MV_EIP197_HIA_RDR_0_THRESH_PROC_RD_THRESH_OFFS)

#define MV_EIP197_HIA_RDR_0_THRESH_PROC_PKT_MODE_OFFS		23
#define MV_EIP197_HIA_RDR_0_THRESH_PROC_PKT_MODE_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_THRESH_PROC_PKT_MODE_OFFS)

#define MV_EIP197_HIA_RDR_0_THRESH_PROC_RD_TIMEOUT_OFFS		24
#define MV_EIP197_HIA_RDR_0_THRESH_PROC_RD_TIMEOUT_MASK    \
		(0x000000ff << MV_EIP197_HIA_RDR_0_THRESH_PROC_RD_TIMEOUT_OFFS)


/* HIA_RDR_0_PREP_COUNT */
#define MV_EIP197_HIA_RDR_0_PREP_COUNT_REG					(0x0028082c)
#define MV_EIP197_HIA_RDR_0_PREP_COUNT_PREP_RD_COUNT_INCR_OFFS		2
#define MV_EIP197_HIA_RDR_0_PREP_COUNT_PREP_RD_COUNT_INCR_MASK    \
		(0x00003fff << MV_EIP197_HIA_RDR_0_PREP_COUNT_PREP_RD_COUNT_INCR_OFFS)

#define MV_EIP197_HIA_RDR_0_PREP_COUNT_CONTINUE_OFFS		30
#define MV_EIP197_HIA_RDR_0_PREP_COUNT_CONTINUE_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_PREP_COUNT_CONTINUE_OFFS)

#define MV_EIP197_HIA_RDR_0_PREP_COUNT_CLEAR_COUNT_OFFS		31
#define MV_EIP197_HIA_RDR_0_PREP_COUNT_CLEAR_COUNT_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_PREP_COUNT_CLEAR_COUNT_OFFS)


/* HIA_RDR_0_PROC_COUNT */
#define MV_EIP197_HIA_RDR_0_PROC_COUNT_REG					(0x00280830)
#define MV_EIP197_HIA_RDR_0_PROC_COUNT_PROC_RD_COUNT_DECR_OFFS		2
#define MV_EIP197_HIA_RDR_0_PROC_COUNT_PROC_RD_COUNT_DECR_MASK    \
		(0x00003fff << MV_EIP197_HIA_RDR_0_PROC_COUNT_PROC_RD_COUNT_DECR_OFFS)

#define MV_EIP197_HIA_RDR_0_PROC_COUNT_PROC_PKT_COUNT_DECR_OFFS		24
#define MV_EIP197_HIA_RDR_0_PROC_COUNT_PROC_PKT_COUNT_DECR_MASK    \
		(0x0000007f << MV_EIP197_HIA_RDR_0_PROC_COUNT_PROC_PKT_COUNT_DECR_OFFS)

#define MV_EIP197_HIA_RDR_0_PROC_COUNT_CLEAR_COUNT_OFFS		31
#define MV_EIP197_HIA_RDR_0_PROC_COUNT_CLEAR_COUNT_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_PROC_COUNT_CLEAR_COUNT_OFFS)


/* HIA_RDR_0_PREP_PNTR */
#define MV_EIP197_HIA_RDR_0_PREP_PNTR_REG					(0x00280834)
#define MV_EIP197_HIA_RDR_0_PREP_PNTR_PREP_RDR_PNTR_OFFS		2
#define MV_EIP197_HIA_RDR_0_PREP_PNTR_PREP_RDR_PNTR_MASK    \
		(0x003fffff << MV_EIP197_HIA_RDR_0_PREP_PNTR_PREP_RDR_PNTR_OFFS)


/* HIA_RDR_0_PROC_PNTR */
#define MV_EIP197_HIA_RDR_0_PROC_PNTR_REG					(0x00280838)
#define MV_EIP197_HIA_RDR_0_PROC_PNTR_PROC_RDR_PNTR_OFFS		2
#define MV_EIP197_HIA_RDR_0_PROC_PNTR_PROC_RDR_PNTR_MASK    \
		(0x003fffff << MV_EIP197_HIA_RDR_0_PROC_PNTR_PROC_RDR_PNTR_OFFS)


/* HIA_RDR_0_STAT */
#define MV_EIP197_HIA_RDR_0_STAT_REG					(0x0028083c)
#define MV_EIP197_HIA_RDR_0_STAT_RDR_DMA_ERR_IRQ_OFFS		0
#define MV_EIP197_HIA_RDR_0_STAT_RDR_DMA_ERR_IRQ_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_STAT_RDR_DMA_ERR_IRQ_OFFS)

#define MV_EIP197_HIA_RDR_0_STAT_PREP_RD_THRESH_IRQ_OFFS		1
#define MV_EIP197_HIA_RDR_0_STAT_PREP_RD_THRESH_IRQ_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_STAT_PREP_RD_THRESH_IRQ_OFFS)

#define MV_EIP197_HIA_RDR_0_STAT_RDR_ERR_IRQ_OFFS		2
#define MV_EIP197_HIA_RDR_0_STAT_RDR_ERR_IRQ_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_STAT_RDR_ERR_IRQ_OFFS)

#define MV_EIP197_HIA_RDR_0_STAT_RDR_OFLO_UFLO_IRQ_OFFS		3
#define MV_EIP197_HIA_RDR_0_STAT_RDR_OFLO_UFLO_IRQ_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_STAT_RDR_OFLO_UFLO_IRQ_OFFS)

#define MV_EIP197_HIA_RDR_0_STAT_PROC_RD_THRESH_IRQ_OFFS		4
#define MV_EIP197_HIA_RDR_0_STAT_PROC_RD_THRESH_IRQ_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_STAT_PROC_RD_THRESH_IRQ_OFFS)

#define MV_EIP197_HIA_RDR_0_STAT_PROC_RD_TIMEOUT_IRQ_OFFS		5
#define MV_EIP197_HIA_RDR_0_STAT_PROC_RD_TIMEOUT_IRQ_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_STAT_PROC_RD_TIMEOUT_IRQ_OFFS)

#define MV_EIP197_HIA_RDR_0_STAT_RD_BUF_OFLO_IRQ_OFFS		6
#define MV_EIP197_HIA_RDR_0_STAT_RD_BUF_OFLO_IRQ_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_STAT_RD_BUF_OFLO_IRQ_OFFS)

#define MV_EIP197_HIA_RDR_0_STAT_PROC_RD_OFLO_IRQ_OFFS		7
#define MV_EIP197_HIA_RDR_0_STAT_PROC_RD_OFLO_IRQ_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_STAT_PROC_RD_OFLO_IRQ_OFFS)

#define MV_EIP197_HIA_RDR_0_STAT_RD_SKIP_COUNT_OFFS		8
#define MV_EIP197_HIA_RDR_0_STAT_RD_SKIP_COUNT_MASK    \
		(0x0000001f << MV_EIP197_HIA_RDR_0_STAT_RD_SKIP_COUNT_OFFS)

#define MV_EIP197_HIA_RDR_0_STAT_SOURCE_ENGINE_OFFS		13
#define MV_EIP197_HIA_RDR_0_STAT_SOURCE_ENGINE_MASK    \
		(0x00000007 << MV_EIP197_HIA_RDR_0_STAT_SOURCE_ENGINE_OFFS)

#define MV_EIP197_HIA_RDR_0_STAT_RD_FIFO_FREE_COUNT_OFFS		16
#define MV_EIP197_HIA_RDR_0_STAT_RD_FIFO_FREE_COUNT_MASK    \
		(0x00000fff << MV_EIP197_HIA_RDR_0_STAT_RD_FIFO_FREE_COUNT_OFFS)

#define MV_EIP197_HIA_RDR_0_STAT_RD_PROCESSED_OFFS		29
#define MV_EIP197_HIA_RDR_0_STAT_RD_PROCESSED_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_STAT_RD_PROCESSED_OFFS)

#define MV_EIP197_HIA_RDR_0_STAT_FORCE_IRQ_OFFS		30
#define MV_EIP197_HIA_RDR_0_STAT_FORCE_IRQ_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_STAT_FORCE_IRQ_OFFS)

#define MV_EIP197_HIA_RDR_0_STAT_PAUSED_SUSPEND_OFFS		31
#define MV_EIP197_HIA_RDR_0_STAT_PAUSED_SUSPEND_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_STAT_PAUSED_SUSPEND_OFFS)


/* HIA_RDR_0_OPTIONS */
#define MV_EIP197_HIA_RDR_0_OPTIONS_REG					(0x00280ff8)
#define MV_EIP197_HIA_RDR_0_OPTIONS_N_RINGS_OFFS		0
#define MV_EIP197_HIA_RDR_0_OPTIONS_N_RINGS_MASK    \
		(0x0000000f << MV_EIP197_HIA_RDR_0_OPTIONS_N_RINGS_OFFS)

#define MV_EIP197_HIA_RDR_0_OPTIONS_N_PES_OFFS		4
#define MV_EIP197_HIA_RDR_0_OPTIONS_N_PES_MASK    \
		(0x0000001f << MV_EIP197_HIA_RDR_0_OPTIONS_N_PES_OFFS)

#define MV_EIP197_HIA_RDR_0_OPTIONS_CF_SIZE_OFFS		9
#define MV_EIP197_HIA_RDR_0_OPTIONS_CF_SIZE_MASK    \
		(0x00000007 << MV_EIP197_HIA_RDR_0_OPTIONS_CF_SIZE_OFFS)

#define MV_EIP197_HIA_RDR_0_OPTIONS_RF_SIZE_OFFS		12
#define MV_EIP197_HIA_RDR_0_OPTIONS_RF_SIZE_MASK    \
		(0x00000007 << MV_EIP197_HIA_RDR_0_OPTIONS_RF_SIZE_OFFS)

#define MV_EIP197_HIA_RDR_0_OPTIONS_EXT_PLW_OFFS		15
#define MV_EIP197_HIA_RDR_0_OPTIONS_EXT_PLW_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_OPTIONS_EXT_PLW_OFFS)

#define MV_EIP197_HIA_RDR_0_OPTIONS_HOST_IFC_OFFS		16
#define MV_EIP197_HIA_RDR_0_OPTIONS_HOST_IFC_MASK    \
		(0x0000000f << MV_EIP197_HIA_RDR_0_OPTIONS_HOST_IFC_OFFS)

#define MV_EIP197_HIA_RDR_0_OPTIONS_DMA_LEN_OFFS		20
#define MV_EIP197_HIA_RDR_0_OPTIONS_DMA_LEN_MASK    \
		(0x0000001f << MV_EIP197_HIA_RDR_0_OPTIONS_DMA_LEN_OFFS)

#define MV_EIP197_HIA_RDR_0_OPTIONS_HDW_OFFS		25
#define MV_EIP197_HIA_RDR_0_OPTIONS_HDW_MASK    \
		(0x00000007 << MV_EIP197_HIA_RDR_0_OPTIONS_HDW_OFFS)

#define MV_EIP197_HIA_RDR_0_OPTIONS_PE_ARBITER_OFFS		29
#define MV_EIP197_HIA_RDR_0_OPTIONS_PE_ARBITER_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_OPTIONS_PE_ARBITER_OFFS)

#define MV_EIP197_HIA_RDR_0_OPTIONS_TGT_ALIGN_OFFS		30
#define MV_EIP197_HIA_RDR_0_OPTIONS_TGT_ALIGN_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_OPTIONS_TGT_ALIGN_OFFS)

#define MV_EIP197_HIA_RDR_0_OPTIONS_ADDR_64_OFFS		31
#define MV_EIP197_HIA_RDR_0_OPTIONS_ADDR_64_MASK    \
		(0x00000001 << MV_EIP197_HIA_RDR_0_OPTIONS_ADDR_64_OFFS)


/* HIA_RDR_0_VERSION */
#define MV_EIP197_HIA_RDR_0_VERSION_REG					(0x00280ffc)
#define MV_EIP197_HIA_RDR_0_VERSION_EIP_NUMBER_OFFS		0
#define MV_EIP197_HIA_RDR_0_VERSION_EIP_NUMBER_MASK    \
		(0x000000ff << MV_EIP197_HIA_RDR_0_VERSION_EIP_NUMBER_OFFS)

#define MV_EIP197_HIA_RDR_0_VERSION_EIP_NUMBER_COMPL_OFFS		8
#define MV_EIP197_HIA_RDR_0_VERSION_EIP_NUMBER_COMPL_MASK    \
		(0x000000ff << MV_EIP197_HIA_RDR_0_VERSION_EIP_NUMBER_COMPL_OFFS)

#define MV_EIP197_HIA_RDR_0_VERSION_PATCH_LEVEL_OFFS		16
#define MV_EIP197_HIA_RDR_0_VERSION_PATCH_LEVEL_MASK    \
		(0x0000000f << MV_EIP197_HIA_RDR_0_VERSION_PATCH_LEVEL_OFFS)

#define MV_EIP197_HIA_RDR_0_VERSION_MINOR_VERSION_OFFS		20
#define MV_EIP197_HIA_RDR_0_VERSION_MINOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_HIA_RDR_0_VERSION_MINOR_VERSION_OFFS)

#define MV_EIP197_HIA_RDR_0_VERSION_MAJOR_VERSION_OFFS		24
#define MV_EIP197_HIA_RDR_0_VERSION_MAJOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_HIA_RDR_0_VERSION_MAJOR_VERSION_OFFS)


/* HIA_DFE_0_CFG */
#define MV_EIP197_HIA_DFE_0_CFG_REG					(0x0028c000)
#define MV_EIP197_HIA_DFE_0_CFG_MIN_DATA_SIZE_OFFS		0
#define MV_EIP197_HIA_DFE_0_CFG_MIN_DATA_SIZE_MASK    \
		(0x0000000f << MV_EIP197_HIA_DFE_0_CFG_MIN_DATA_SIZE_OFFS)

#define MV_EIP197_HIA_DFE_0_CFG_DATA_CACHE_CTRL_OFFS		4
#define MV_EIP197_HIA_DFE_0_CFG_DATA_CACHE_CTRL_MASK    \
		(0x00000007 << MV_EIP197_HIA_DFE_0_CFG_DATA_CACHE_CTRL_OFFS)

#define MV_EIP197_HIA_DFE_0_CFG_DATA_SRC_LOCK_OFFS		7
#define MV_EIP197_HIA_DFE_0_CFG_DATA_SRC_LOCK_MASK    \
		(0x00000001 << MV_EIP197_HIA_DFE_0_CFG_DATA_SRC_LOCK_OFFS)

#define MV_EIP197_HIA_DFE_0_CFG_MAX_DATA_SIZE_OFFS		8
#define MV_EIP197_HIA_DFE_0_CFG_MAX_DATA_SIZE_MASK    \
		(0x0000000f << MV_EIP197_HIA_DFE_0_CFG_MAX_DATA_SIZE_OFFS)

#define MV_EIP197_HIA_DFE_0_CFG_MIN_CTRL_SIZE_OFFS		16
#define MV_EIP197_HIA_DFE_0_CFG_MIN_CTRL_SIZE_MASK    \
		(0x0000000f << MV_EIP197_HIA_DFE_0_CFG_MIN_CTRL_SIZE_OFFS)

#define MV_EIP197_HIA_DFE_0_CFG_CTRL_CACHE_CTRL_OFFS		20
#define MV_EIP197_HIA_DFE_0_CFG_CTRL_CACHE_CTRL_MASK    \
		(0x00000007 << MV_EIP197_HIA_DFE_0_CFG_CTRL_CACHE_CTRL_OFFS)

#define MV_EIP197_HIA_DFE_0_CFG_CTRL_SRC_LOCK_OFFS		23
#define MV_EIP197_HIA_DFE_0_CFG_CTRL_SRC_LOCK_MASK    \
		(0x00000001 << MV_EIP197_HIA_DFE_0_CFG_CTRL_SRC_LOCK_OFFS)

#define MV_EIP197_HIA_DFE_0_CFG_MAX_CTRL_SIZE_OFFS		24
#define MV_EIP197_HIA_DFE_0_CFG_MAX_CTRL_SIZE_MASK    \
		(0x0000000f << MV_EIP197_HIA_DFE_0_CFG_MAX_CTRL_SIZE_OFFS)

#define MV_EIP197_HIA_DFE_0_CFG_SKIP_ON_DMA_ERR_OFFS		30
#define MV_EIP197_HIA_DFE_0_CFG_SKIP_ON_DMA_ERR_MASK    \
		(0x00000001 << MV_EIP197_HIA_DFE_0_CFG_SKIP_ON_DMA_ERR_OFFS)

#define MV_EIP197_HIA_DFE_0_CFG_AGGRESSIVE_OFFS		31
#define MV_EIP197_HIA_DFE_0_CFG_AGGRESSIVE_MASK    \
		(0x00000001 << MV_EIP197_HIA_DFE_0_CFG_AGGRESSIVE_OFFS)


/* HIA_DFE_0_THR_CTRL */
#define MV_EIP197_HIA_DFE_0_THR_CTRL_REG					(0x0028c040)
#define MV_EIP197_HIA_DFE_0_THR_CTRL_FORCE_IRQ_OFFS		28
#define MV_EIP197_HIA_DFE_0_THR_CTRL_FORCE_IRQ_MASK    \
		(0x00000001 << MV_EIP197_HIA_DFE_0_THR_CTRL_FORCE_IRQ_OFFS)

#define MV_EIP197_HIA_DFE_0_THR_CTRL_STOP_OFFS		29
#define MV_EIP197_HIA_DFE_0_THR_CTRL_STOP_MASK    \
		(0x00000001 << MV_EIP197_HIA_DFE_0_THR_CTRL_STOP_OFFS)

#define MV_EIP197_HIA_DFE_0_THR_CTRL_RESET_OFFS		31
#define MV_EIP197_HIA_DFE_0_THR_CTRL_RESET_MASK    \
		(0x00000001 << MV_EIP197_HIA_DFE_0_THR_CTRL_RESET_OFFS)


/* HIA_DFE_0_THR_STAT */
#define MV_EIP197_HIA_DFE_0_THR_STAT_REG					(0x0028c044)
#define MV_EIP197_HIA_DFE_0_THR_STAT_CD_FIFO_COUNT_OFFS		0
#define MV_EIP197_HIA_DFE_0_THR_STAT_CD_FIFO_COUNT_MASK    \
		(0x00000fff << MV_EIP197_HIA_DFE_0_THR_STAT_CD_FIFO_COUNT_OFFS)

#define MV_EIP197_HIA_DFE_0_THR_STAT_DMA_SIZE_OFFS		16
#define MV_EIP197_HIA_DFE_0_THR_STAT_DMA_SIZE_MASK    \
		(0x00000fff << MV_EIP197_HIA_DFE_0_THR_STAT_DMA_SIZE_OFFS)

#define MV_EIP197_HIA_DFE_0_THR_STAT_AT_DMA_BUSY_OFFS		28
#define MV_EIP197_HIA_DFE_0_THR_STAT_AT_DMA_BUSY_MASK    \
		(0x00000001 << MV_EIP197_HIA_DFE_0_THR_STAT_AT_DMA_BUSY_OFFS)

#define MV_EIP197_HIA_DFE_0_THR_STAT_DATA_DMA_BUSY_OFFS		29
#define MV_EIP197_HIA_DFE_0_THR_STAT_DATA_DMA_BUSY_MASK    \
		(0x00000001 << MV_EIP197_HIA_DFE_0_THR_STAT_DATA_DMA_BUSY_OFFS)

#define MV_EIP197_HIA_DFE_0_THR_STAT_DMA_ERROR_OFFS		31
#define MV_EIP197_HIA_DFE_0_THR_STAT_DMA_ERROR_MASK    \
		(0x00000001 << MV_EIP197_HIA_DFE_0_THR_STAT_DMA_ERROR_OFFS)


/* HIA_DFE_0_THR_DESC_CTRL */
#define MV_EIP197_HIA_DFE_0_THR_DESC_CTRL_REG					(0x0028c048)
#define MV_EIP197_HIA_DFE_0_THR_DESC_CTRL_CD_CTRL_WORD_16_0_OFFS		0
#define MV_EIP197_HIA_DFE_0_THR_DESC_CTRL_CD_CTRL_WORD_16_0_MASK    \
		(0x0001ffff << MV_EIP197_HIA_DFE_0_THR_DESC_CTRL_CD_CTRL_WORD_16_0_OFFS)

#define MV_EIP197_HIA_DFE_0_THR_DESC_CTRL_CD_CTRL_WORD_22_OFFS		22
#define MV_EIP197_HIA_DFE_0_THR_DESC_CTRL_CD_CTRL_WORD_22_MASK    \
		(0x00000001 << MV_EIP197_HIA_DFE_0_THR_DESC_CTRL_CD_CTRL_WORD_22_OFFS)

#define MV_EIP197_HIA_DFE_0_THR_DESC_CTRL_CD_CTRL_WORD_23_OFFS		23
#define MV_EIP197_HIA_DFE_0_THR_DESC_CTRL_CD_CTRL_WORD_23_MASK    \
		(0x00000001 << MV_EIP197_HIA_DFE_0_THR_DESC_CTRL_CD_CTRL_WORD_23_OFFS)

#define MV_EIP197_HIA_DFE_0_THR_DESC_CTRL_CD_CTRL_WORD_31_24_OFFS		24
#define MV_EIP197_HIA_DFE_0_THR_DESC_CTRL_CD_CTRL_WORD_31_24_MASK    \
		(0x000000ff << MV_EIP197_HIA_DFE_0_THR_DESC_CTRL_CD_CTRL_WORD_31_24_OFFS)


/* HIA_DFE_0_THR_DESC_DPTR_LO */
#define MV_EIP197_HIA_DFE_0_THR_DESC_DPTR_LO_REG					(0x0028c050)
#define MV_EIP197_HIA_DFE_0_THR_DESC_DPTR_LO_DATA_POINTER_OFFS		0

/* HIA_DFE_0_THR_DESC_DPTR_HI */
#define MV_EIP197_HIA_DFE_0_THR_DESC_DPTR_HI_REG					(0x0028c054)
#define MV_EIP197_HIA_DFE_0_THR_DESC_DPTR_HI_DATA_POINTER_OFFS		0
#define MV_EIP197_HIA_DFE_0_THR_DESC_DPTR_HI_DATA_POINTER_MASK    \
		(0x00ffffff << MV_EIP197_HIA_DFE_0_THR_DESC_DPTR_HI_DATA_POINTER_OFFS)


/* HIA_DFE_0_THR_DESC_ACDPTR_LO */
#define MV_EIP197_HIA_DFE_0_THR_DESC_ACDPTR_LO_REG					(0x0028c058)
#define MV_EIP197_HIA_DFE_0_THR_DESC_ACDPTR_LO_ADD_CDATA_POINTER_OFFS		0

/* HIA_DFE_0_THR_DESC_ACDPTR_HI */
#define MV_EIP197_HIA_DFE_0_THR_DESC_ACDPTR_HI_REG					(0x0028c05c)
#define MV_EIP197_HIA_DFE_0_THR_DESC_ACDPTR_HI_ADD_CDATA_POINTER_OFFS		0
#define MV_EIP197_HIA_DFE_0_THR_DESC_ACDPTR_HI_ADD_CDATA_POINTER_MASK    \
		(0x00ffffff << MV_EIP197_HIA_DFE_0_THR_DESC_ACDPTR_HI_ADD_CDATA_POINTER_OFFS)


/* HIA_DFE_0_OPTIONS */
#define MV_EIP197_HIA_DFE_0_OPTIONS_REG					(0x0028c078)
#define MV_EIP197_HIA_DFE_0_OPTIONS_N_RINGS_OFFS		0
#define MV_EIP197_HIA_DFE_0_OPTIONS_N_RINGS_MASK    \
		(0x0000000f << MV_EIP197_HIA_DFE_0_OPTIONS_N_RINGS_OFFS)

#define MV_EIP197_HIA_DFE_0_OPTIONS_N_PES_OFFS		4
#define MV_EIP197_HIA_DFE_0_OPTIONS_N_PES_MASK    \
		(0x0000001f << MV_EIP197_HIA_DFE_0_OPTIONS_N_PES_OFFS)

#define MV_EIP197_HIA_DFE_0_OPTIONS_CF_SIZE_OFFS		9
#define MV_EIP197_HIA_DFE_0_OPTIONS_CF_SIZE_MASK    \
		(0x00000007 << MV_EIP197_HIA_DFE_0_OPTIONS_CF_SIZE_OFFS)

#define MV_EIP197_HIA_DFE_0_OPTIONS_RF_SIZE_OFFS		12
#define MV_EIP197_HIA_DFE_0_OPTIONS_RF_SIZE_MASK    \
		(0x00000007 << MV_EIP197_HIA_DFE_0_OPTIONS_RF_SIZE_OFFS)

#define MV_EIP197_HIA_DFE_0_OPTIONS_EXT_PLW_OFFS		15
#define MV_EIP197_HIA_DFE_0_OPTIONS_EXT_PLW_MASK    \
		(0x00000001 << MV_EIP197_HIA_DFE_0_OPTIONS_EXT_PLW_OFFS)

#define MV_EIP197_HIA_DFE_0_OPTIONS_HOST_IFC_OFFS		16
#define MV_EIP197_HIA_DFE_0_OPTIONS_HOST_IFC_MASK    \
		(0x0000000f << MV_EIP197_HIA_DFE_0_OPTIONS_HOST_IFC_OFFS)

#define MV_EIP197_HIA_DFE_0_OPTIONS_DMA_LEN_OFFS		20
#define MV_EIP197_HIA_DFE_0_OPTIONS_DMA_LEN_MASK    \
		(0x0000001f << MV_EIP197_HIA_DFE_0_OPTIONS_DMA_LEN_OFFS)

#define MV_EIP197_HIA_DFE_0_OPTIONS_HDW_OFFS		25
#define MV_EIP197_HIA_DFE_0_OPTIONS_HDW_MASK    \
		(0x00000007 << MV_EIP197_HIA_DFE_0_OPTIONS_HDW_OFFS)

#define MV_EIP197_HIA_DFE_0_OPTIONS_PE_ARBITER_OFFS		29
#define MV_EIP197_HIA_DFE_0_OPTIONS_PE_ARBITER_MASK    \
		(0x00000001 << MV_EIP197_HIA_DFE_0_OPTIONS_PE_ARBITER_OFFS)

#define MV_EIP197_HIA_DFE_0_OPTIONS_TGT_ALIGN_OFFS		30
#define MV_EIP197_HIA_DFE_0_OPTIONS_TGT_ALIGN_MASK    \
		(0x00000001 << MV_EIP197_HIA_DFE_0_OPTIONS_TGT_ALIGN_OFFS)

#define MV_EIP197_HIA_DFE_0_OPTIONS_ADDR_64_OFFS		31
#define MV_EIP197_HIA_DFE_0_OPTIONS_ADDR_64_MASK    \
		(0x00000001 << MV_EIP197_HIA_DFE_0_OPTIONS_ADDR_64_OFFS)


/* HIA_DFE_0_VERSION */
#define MV_EIP197_HIA_DFE_0_VERSION_REG					(0x0028c07c)
#define MV_EIP197_HIA_DFE_0_VERSION_EIP_NUMBER_OFFS		0
#define MV_EIP197_HIA_DFE_0_VERSION_EIP_NUMBER_MASK    \
		(0x000000ff << MV_EIP197_HIA_DFE_0_VERSION_EIP_NUMBER_OFFS)

#define MV_EIP197_HIA_DFE_0_VERSION_EIP_NUMBER_COMPL_OFFS		8
#define MV_EIP197_HIA_DFE_0_VERSION_EIP_NUMBER_COMPL_MASK    \
		(0x000000ff << MV_EIP197_HIA_DFE_0_VERSION_EIP_NUMBER_COMPL_OFFS)

#define MV_EIP197_HIA_DFE_0_VERSION_PATCH_LEVEL_OFFS		16
#define MV_EIP197_HIA_DFE_0_VERSION_PATCH_LEVEL_MASK    \
		(0x0000000f << MV_EIP197_HIA_DFE_0_VERSION_PATCH_LEVEL_OFFS)

#define MV_EIP197_HIA_DFE_0_VERSION_MINOR_VERSION_OFFS		20
#define MV_EIP197_HIA_DFE_0_VERSION_MINOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_HIA_DFE_0_VERSION_MINOR_VERSION_OFFS)

#define MV_EIP197_HIA_DFE_0_VERSION_MAJOR_VERSION_OFFS		24
#define MV_EIP197_HIA_DFE_0_VERSION_MAJOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_HIA_DFE_0_VERSION_MAJOR_VERSION_OFFS)


/* HIA_DSE_0_CFG */
#define MV_EIP197_HIA_DSE_0_CFG_REG					(0x0028d000)
#define MV_EIP197_HIA_DSE_0_CFG_MIN_DATA_SIZE_OFFS		0
#define MV_EIP197_HIA_DSE_0_CFG_MIN_DATA_SIZE_MASK    \
		(0x0000000f << MV_EIP197_HIA_DSE_0_CFG_MIN_DATA_SIZE_OFFS)

#define MV_EIP197_HIA_DSE_0_CFG_DATA_CACHE_CTRL_OFFS		4
#define MV_EIP197_HIA_DSE_0_CFG_DATA_CACHE_CTRL_MASK    \
		(0x00000007 << MV_EIP197_HIA_DSE_0_CFG_DATA_CACHE_CTRL_OFFS)

#define MV_EIP197_HIA_DSE_0_CFG_DATA_SRC_LOCK_OFFS		7
#define MV_EIP197_HIA_DSE_0_CFG_DATA_SRC_LOCK_MASK    \
		(0x00000001 << MV_EIP197_HIA_DSE_0_CFG_DATA_SRC_LOCK_OFFS)

#define MV_EIP197_HIA_DSE_0_CFG_MAX_DATA_SIZE_OFFS		8
#define MV_EIP197_HIA_DSE_0_CFG_MAX_DATA_SIZE_MASK    \
		(0x0000000f << MV_EIP197_HIA_DSE_0_CFG_MAX_DATA_SIZE_OFFS)

#define MV_EIP197_HIA_DSE_0_CFG_BUFFER_CTRL_OFFS		14
#define MV_EIP197_HIA_DSE_0_CFG_BUFFER_CTRL_MASK    \
		(0x00000003 << MV_EIP197_HIA_DSE_0_CFG_BUFFER_CTRL_OFFS)

#define MV_EIP197_HIA_DSE_0_CFG_SKIP_ON_DMA_ERR_OFFS		30
#define MV_EIP197_HIA_DSE_0_CFG_SKIP_ON_DMA_ERR_MASK    \
		(0x00000001 << MV_EIP197_HIA_DSE_0_CFG_SKIP_ON_DMA_ERR_OFFS)

#define MV_EIP197_HIA_DSE_0_CFG_AGGRESSIVE_OFFS		31
#define MV_EIP197_HIA_DSE_0_CFG_AGGRESSIVE_MASK    \
		(0x00000001 << MV_EIP197_HIA_DSE_0_CFG_AGGRESSIVE_OFFS)


/* HIA_DSE_0_THR_ERROR_STAT */
#define MV_EIP197_HIA_DSE_0_THR_ERROR_STAT_REG					(0x0028d008)
#define MV_EIP197_HIA_DSE_0_THR_ERROR_STAT_PKT_FLUSH_OFFS		0
#define MV_EIP197_HIA_DSE_0_THR_ERROR_STAT_PKT_FLUSH_MASK    \
		(0x00000001 << MV_EIP197_HIA_DSE_0_THR_ERROR_STAT_PKT_FLUSH_OFFS)


/* HIA_DSE_0_THR_CTRL */
#define MV_EIP197_HIA_DSE_0_THR_CTRL_REG					(0x0028d040)
#define MV_EIP197_HIA_DSE_0_THR_CTRL_FORCE_IRQ_OFFS		28
#define MV_EIP197_HIA_DSE_0_THR_CTRL_FORCE_IRQ_MASK    \
		(0x00000001 << MV_EIP197_HIA_DSE_0_THR_CTRL_FORCE_IRQ_OFFS)

#define MV_EIP197_HIA_DSE_0_THR_CTRL_STOP_OFFS		29
#define MV_EIP197_HIA_DSE_0_THR_CTRL_STOP_MASK    \
		(0x00000001 << MV_EIP197_HIA_DSE_0_THR_CTRL_STOP_OFFS)

#define MV_EIP197_HIA_DSE_0_THR_CTRL_ENABLE_OFFS		30
#define MV_EIP197_HIA_DSE_0_THR_CTRL_ENABLE_MASK    \
		(0x00000001 << MV_EIP197_HIA_DSE_0_THR_CTRL_ENABLE_OFFS)

#define MV_EIP197_HIA_DSE_0_THR_CTRL_RESET_OFFS		31
#define MV_EIP197_HIA_DSE_0_THR_CTRL_RESET_MASK    \
		(0x00000001 << MV_EIP197_HIA_DSE_0_THR_CTRL_RESET_OFFS)


/* HIA_DSE_0_THR_STAT */
#define MV_EIP197_HIA_DSE_0_THR_STAT_REG					(0x0028d044)
#define MV_EIP197_HIA_DSE_0_THR_STAT_RD_FIFO_COUNT_OFFS		0
#define MV_EIP197_HIA_DSE_0_THR_STAT_RD_FIFO_COUNT_MASK    \
		(0x00000fff << MV_EIP197_HIA_DSE_0_THR_STAT_RD_FIFO_COUNT_OFFS)

#define MV_EIP197_HIA_DSE_0_THR_STAT_DMA_SIZE_OFFS		16
#define MV_EIP197_HIA_DSE_0_THR_STAT_DMA_SIZE_MASK    \
		(0x00000fff << MV_EIP197_HIA_DSE_0_THR_STAT_DMA_SIZE_OFFS)

#define MV_EIP197_HIA_DSE_0_THR_STAT_DATA_FLUSH_BUSY_OFFS		28
#define MV_EIP197_HIA_DSE_0_THR_STAT_DATA_FLUSH_BUSY_MASK    \
		(0x00000001 << MV_EIP197_HIA_DSE_0_THR_STAT_DATA_FLUSH_BUSY_OFFS)

#define MV_EIP197_HIA_DSE_0_THR_STAT_DATA_DMA_BUSY_OFFS		29
#define MV_EIP197_HIA_DSE_0_THR_STAT_DATA_DMA_BUSY_MASK    \
		(0x00000001 << MV_EIP197_HIA_DSE_0_THR_STAT_DATA_DMA_BUSY_OFFS)

#define MV_EIP197_HIA_DSE_0_THR_STAT_DMA_ERROR_OFFS		31
#define MV_EIP197_HIA_DSE_0_THR_STAT_DMA_ERROR_MASK    \
		(0x00000001 << MV_EIP197_HIA_DSE_0_THR_STAT_DMA_ERROR_OFFS)


/* HIA_DSE_0_THR_DESC_CTRL */
#define MV_EIP197_HIA_DSE_0_THR_DESC_CTRL_REG					(0x0028d048)
#define MV_EIP197_HIA_DSE_0_THR_DESC_CTRL_RD_CTRL_WORD_16_0_OFFS		0
#define MV_EIP197_HIA_DSE_0_THR_DESC_CTRL_RD_CTRL_WORD_16_0_MASK    \
		(0x0001ffff << MV_EIP197_HIA_DSE_0_THR_DESC_CTRL_RD_CTRL_WORD_16_0_OFFS)

#define MV_EIP197_HIA_DSE_0_THR_DESC_CTRL_RD_CTRL_WORD_22_OFFS		22
#define MV_EIP197_HIA_DSE_0_THR_DESC_CTRL_RD_CTRL_WORD_22_MASK    \
		(0x00000001 << MV_EIP197_HIA_DSE_0_THR_DESC_CTRL_RD_CTRL_WORD_22_OFFS)

#define MV_EIP197_HIA_DSE_0_THR_DESC_CTRL_RD_CTRL_WORD_23_OFFS		23
#define MV_EIP197_HIA_DSE_0_THR_DESC_CTRL_RD_CTRL_WORD_23_MASK    \
		(0x00000001 << MV_EIP197_HIA_DSE_0_THR_DESC_CTRL_RD_CTRL_WORD_23_OFFS)

#define MV_EIP197_HIA_DSE_0_THR_DESC_CTRL_RD_CTRL_WORD_31_24_OFFS		24
#define MV_EIP197_HIA_DSE_0_THR_DESC_CTRL_RD_CTRL_WORD_31_24_MASK    \
		(0x000000ff << MV_EIP197_HIA_DSE_0_THR_DESC_CTRL_RD_CTRL_WORD_31_24_OFFS)


/* HIA_DSE_0_THR_S_DESC_CTRL */
#define MV_EIP197_HIA_DSE_0_THR_S_DESC_CTRL_REG					(0x0028d04c)
#define MV_EIP197_HIA_DSE_0_THR_S_DESC_CTRL_SHADOW_RD_CTRL_WORD_16_0_OFFS		0
#define MV_EIP197_HIA_DSE_0_THR_S_DESC_CTRL_SHADOW_RD_CTRL_WORD_16_0_MASK    \
		(0x0001ffff << MV_EIP197_HIA_DSE_0_THR_S_DESC_CTRL_SHADOW_RD_CTRL_WORD_16_0_OFFS)

#define MV_EIP197_HIA_DSE_0_THR_S_DESC_CTRL_SHADOW_RD_CTRL_WORD_22_OFFS		22
#define MV_EIP197_HIA_DSE_0_THR_S_DESC_CTRL_SHADOW_RD_CTRL_WORD_22_MASK    \
		(0x00000001 << MV_EIP197_HIA_DSE_0_THR_S_DESC_CTRL_SHADOW_RD_CTRL_WORD_22_OFFS)

#define MV_EIP197_HIA_DSE_0_THR_S_DESC_CTRL_SHADOW_RD_CTRL_WORD_23_OFFS		23
#define MV_EIP197_HIA_DSE_0_THR_S_DESC_CTRL_SHADOW_RD_CTRL_WORD_23_MASK    \
		(0x00000001 << MV_EIP197_HIA_DSE_0_THR_S_DESC_CTRL_SHADOW_RD_CTRL_WORD_23_OFFS)

#define MV_EIP197_HIA_DSE_0_THR_S_DESC_CTRL_SHADOW_RD_CTRL_WORD_31_24_OFFS		24
#define MV_EIP197_HIA_DSE_0_THR_S_DESC_CTRL_SHADOW_RD_CTRL_WORD_31_24_MASK    \
		(0x000000ff << MV_EIP197_HIA_DSE_0_THR_S_DESC_CTRL_SHADOW_RD_CTRL_WORD_31_24_OFFS)


/* HIA_DSE_0_THR_DESC_DPTR_LO */
#define MV_EIP197_HIA_DSE_0_THR_DESC_DPTR_LO_REG					(0x0028d050)
#define MV_EIP197_HIA_DSE_0_THR_DESC_DPTR_LO_DATA_POINTER_OFFS		0

/* HIA_DSE_0_THR_DESC_DPTR_HI */
#define MV_EIP197_HIA_DSE_0_THR_DESC_DPTR_HI_REG					(0x0028d054)
#define MV_EIP197_HIA_DSE_0_THR_DESC_DPTR_HI_DATA_POINTER_OFFS		0
#define MV_EIP197_HIA_DSE_0_THR_DESC_DPTR_HI_DATA_POINTER_MASK    \
		(0x00ffffff << MV_EIP197_HIA_DSE_0_THR_DESC_DPTR_HI_DATA_POINTER_OFFS)


/* HIA_DSE_0_THR_S_DESC_DPTR_LO */
#define MV_EIP197_HIA_DSE_0_THR_S_DESC_DPTR_LO_REG					(0x0028d058)
#define MV_EIP197_HIA_DSE_0_THR_S_DESC_DPTR_LO_SHADOW_DATA_POINTER_OFFS		0

/* HIA_DSE_0_THR_S_DESC_DPTR_HI */
#define MV_EIP197_HIA_DSE_0_THR_S_DESC_DPTR_HI_REG					(0x0028d05c)
#define MV_EIP197_HIA_DSE_0_THR_S_DESC_DPTR_HI_SHADOW_DATA_POINTER_OFFS		0
#define MV_EIP197_HIA_DSE_0_THR_S_DESC_DPTR_HI_SHADOW_DATA_POINTER_MASK    \
		(0x00ffffff << MV_EIP197_HIA_DSE_0_THR_S_DESC_DPTR_HI_SHADOW_DATA_POINTER_OFFS)


/* HIA_DSE_0_OPTIONS */
#define MV_EIP197_HIA_DSE_0_OPTIONS_REG					(0x0028d078)
#define MV_EIP197_HIA_DSE_0_OPTIONS_N_RINGS_OFFS		0
#define MV_EIP197_HIA_DSE_0_OPTIONS_N_RINGS_MASK    \
		(0x0000000f << MV_EIP197_HIA_DSE_0_OPTIONS_N_RINGS_OFFS)

#define MV_EIP197_HIA_DSE_0_OPTIONS_N_PES_OFFS		4
#define MV_EIP197_HIA_DSE_0_OPTIONS_N_PES_MASK    \
		(0x0000001f << MV_EIP197_HIA_DSE_0_OPTIONS_N_PES_OFFS)

#define MV_EIP197_HIA_DSE_0_OPTIONS_CF_SIZE_OFFS		9
#define MV_EIP197_HIA_DSE_0_OPTIONS_CF_SIZE_MASK    \
		(0x00000007 << MV_EIP197_HIA_DSE_0_OPTIONS_CF_SIZE_OFFS)

#define MV_EIP197_HIA_DSE_0_OPTIONS_RF_SIZE_OFFS		12
#define MV_EIP197_HIA_DSE_0_OPTIONS_RF_SIZE_MASK    \
		(0x00000007 << MV_EIP197_HIA_DSE_0_OPTIONS_RF_SIZE_OFFS)

#define MV_EIP197_HIA_DSE_0_OPTIONS_EXT_PLW_OFFS		15
#define MV_EIP197_HIA_DSE_0_OPTIONS_EXT_PLW_MASK    \
		(0x00000001 << MV_EIP197_HIA_DSE_0_OPTIONS_EXT_PLW_OFFS)

#define MV_EIP197_HIA_DSE_0_OPTIONS_HOST_IFC_OFFS		16
#define MV_EIP197_HIA_DSE_0_OPTIONS_HOST_IFC_MASK    \
		(0x0000000f << MV_EIP197_HIA_DSE_0_OPTIONS_HOST_IFC_OFFS)

#define MV_EIP197_HIA_DSE_0_OPTIONS_DMA_LEN_OFFS		20
#define MV_EIP197_HIA_DSE_0_OPTIONS_DMA_LEN_MASK    \
		(0x0000001f << MV_EIP197_HIA_DSE_0_OPTIONS_DMA_LEN_OFFS)

#define MV_EIP197_HIA_DSE_0_OPTIONS_HDW_OFFS		25
#define MV_EIP197_HIA_DSE_0_OPTIONS_HDW_MASK    \
		(0x00000007 << MV_EIP197_HIA_DSE_0_OPTIONS_HDW_OFFS)

#define MV_EIP197_HIA_DSE_0_OPTIONS_PE_ARBITER_OFFS		29
#define MV_EIP197_HIA_DSE_0_OPTIONS_PE_ARBITER_MASK    \
		(0x00000001 << MV_EIP197_HIA_DSE_0_OPTIONS_PE_ARBITER_OFFS)

#define MV_EIP197_HIA_DSE_0_OPTIONS_TGT_ALIGN_OFFS		30
#define MV_EIP197_HIA_DSE_0_OPTIONS_TGT_ALIGN_MASK    \
		(0x00000001 << MV_EIP197_HIA_DSE_0_OPTIONS_TGT_ALIGN_OFFS)

#define MV_EIP197_HIA_DSE_0_OPTIONS_ADDR_64_OFFS		31
#define MV_EIP197_HIA_DSE_0_OPTIONS_ADDR_64_MASK    \
		(0x00000001 << MV_EIP197_HIA_DSE_0_OPTIONS_ADDR_64_OFFS)


/* HIA_DSE_0_VERSION */
#define MV_EIP197_HIA_DSE_0_VERSION_REG					(0x0028d07c)
#define MV_EIP197_HIA_DSE_0_VERSION_EIP_NUMBER_OFFS		0
#define MV_EIP197_HIA_DSE_0_VERSION_EIP_NUMBER_MASK    \
		(0x000000ff << MV_EIP197_HIA_DSE_0_VERSION_EIP_NUMBER_OFFS)

#define MV_EIP197_HIA_DSE_0_VERSION_EIP_NUMBER_COMPL_OFFS		8
#define MV_EIP197_HIA_DSE_0_VERSION_EIP_NUMBER_COMPL_MASK    \
		(0x000000ff << MV_EIP197_HIA_DSE_0_VERSION_EIP_NUMBER_COMPL_OFFS)

#define MV_EIP197_HIA_DSE_0_VERSION_PATCH_LEVEL_OFFS		16
#define MV_EIP197_HIA_DSE_0_VERSION_PATCH_LEVEL_MASK    \
		(0x0000000f << MV_EIP197_HIA_DSE_0_VERSION_PATCH_LEVEL_OFFS)

#define MV_EIP197_HIA_DSE_0_VERSION_MINOR_VERSION_OFFS		20
#define MV_EIP197_HIA_DSE_0_VERSION_MINOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_HIA_DSE_0_VERSION_MINOR_VERSION_OFFS)

#define MV_EIP197_HIA_DSE_0_VERSION_MAJOR_VERSION_OFFS		24
#define MV_EIP197_HIA_DSE_0_VERSION_MAJOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_HIA_DSE_0_VERSION_MAJOR_VERSION_OFFS)


/* HIA_RA_PRIO0 */
#define MV_EIP197_HIA_RA_PRIO0_REG					(0x00290000)
#define MV_EIP197_HIA_RA_PRIO0_CDR_0_SLOTS_OFFS		0
#define MV_EIP197_HIA_RA_PRIO0_CDR_0_SLOTS_MASK    \
		(0x0000000f << MV_EIP197_HIA_RA_PRIO0_CDR_0_SLOTS_OFFS)

#define MV_EIP197_HIA_RA_PRIO0_CDR_0_PRIO_OFFS		7
#define MV_EIP197_HIA_RA_PRIO0_CDR_0_PRIO_MASK    \
		(0x00000001 << MV_EIP197_HIA_RA_PRIO0_CDR_0_PRIO_OFFS)

#define MV_EIP197_HIA_RA_PRIO0_CDR_1_SLOTS_OFFS		8
#define MV_EIP197_HIA_RA_PRIO0_CDR_1_SLOTS_MASK    \
		(0x0000000f << MV_EIP197_HIA_RA_PRIO0_CDR_1_SLOTS_OFFS)

#define MV_EIP197_HIA_RA_PRIO0_CDR_1_PRIO_OFFS		15
#define MV_EIP197_HIA_RA_PRIO0_CDR_1_PRIO_MASK    \
		(0x00000001 << MV_EIP197_HIA_RA_PRIO0_CDR_1_PRIO_OFFS)

#define MV_EIP197_HIA_RA_PRIO0_CDR_2_SLOTS_OFFS		16
#define MV_EIP197_HIA_RA_PRIO0_CDR_2_SLOTS_MASK    \
		(0x0000000f << MV_EIP197_HIA_RA_PRIO0_CDR_2_SLOTS_OFFS)

#define MV_EIP197_HIA_RA_PRIO0_CDR_2_PRIO_OFFS		23
#define MV_EIP197_HIA_RA_PRIO0_CDR_2_PRIO_MASK    \
		(0x00000001 << MV_EIP197_HIA_RA_PRIO0_CDR_2_PRIO_OFFS)


/* HIA_RA_PE_0_CTRL */
#define MV_EIP197_HIA_RA_PE_0_CTRL_REG					(0x00290010)
#define MV_EIP197_HIA_RA_PE_0_CTRL_RING_0_ENABLE_OFFS		0
#define MV_EIP197_HIA_RA_PE_0_CTRL_RING_0_ENABLE_MASK    \
		(0x00000001 << MV_EIP197_HIA_RA_PE_0_CTRL_RING_0_ENABLE_OFFS)

#define MV_EIP197_HIA_RA_PE_0_CTRL_RING_1_ENABLE_OFFS		1
#define MV_EIP197_HIA_RA_PE_0_CTRL_RING_1_ENABLE_MASK    \
		(0x00000001 << MV_EIP197_HIA_RA_PE_0_CTRL_RING_1_ENABLE_OFFS)

#define MV_EIP197_HIA_RA_PE_0_CTRL_RING_2_ENABLE_OFFS		2
#define MV_EIP197_HIA_RA_PE_0_CTRL_RING_2_ENABLE_MASK    \
		(0x00000001 << MV_EIP197_HIA_RA_PE_0_CTRL_RING_2_ENABLE_OFFS)

#define MV_EIP197_HIA_RA_PE_0_CTRL_ENABLE_OFFS		30
#define MV_EIP197_HIA_RA_PE_0_CTRL_ENABLE_MASK    \
		(0x00000001 << MV_EIP197_HIA_RA_PE_0_CTRL_ENABLE_OFFS)

#define MV_EIP197_HIA_RA_PE_0_CTRL_RESET_OFFS		31
#define MV_EIP197_HIA_RA_PE_0_CTRL_RESET_MASK    \
		(0x00000001 << MV_EIP197_HIA_RA_PE_0_CTRL_RESET_OFFS)


/* HIA_RA_PE_0_STAT */
#define MV_EIP197_HIA_RA_PE_0_STAT_REG					(0x00290014)
#define MV_EIP197_HIA_RA_PE_0_STAT_ASSIGNED_RING_ID_OFFS		0
#define MV_EIP197_HIA_RA_PE_0_STAT_ASSIGNED_RING_ID_MASK    \
		(0x0000000f << MV_EIP197_HIA_RA_PE_0_STAT_ASSIGNED_RING_ID_OFFS)


/* HIA_AIC_G_POL_CTRL */
#define MV_EIP197_HIA_AIC_G_POL_CTRL_REG					(0x0029f800)
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_0_OFFS		0
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_0_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_0_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_1_OFFS		1
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_1_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_1_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_2_OFFS		2
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_2_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_2_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_3_OFFS		3
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_3_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_3_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_4_OFFS		4
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_4_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_4_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_5_OFFS		5
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_5_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_5_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_6_OFFS		6
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_6_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_6_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_7_OFFS		7
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_7_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_7_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_8_OFFS		8
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_8_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_8_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_9_OFFS		9
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_9_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_9_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_10_OFFS		10
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_10_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_10_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_11_OFFS		11
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_11_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_11_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_12_OFFS		12
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_12_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_12_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_13_OFFS		13
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_13_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_13_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_14_OFFS		14
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_14_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_14_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_15_OFFS		15
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_15_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_15_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_16_OFFS		16
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_16_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_16_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_17_OFFS		17
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_17_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_17_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_18_OFFS		18
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_18_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_18_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_19_OFFS		19
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_19_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_19_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_20_OFFS		20
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_20_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_20_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_21_OFFS		21
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_21_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_21_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_22_OFFS		22
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_22_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_22_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_23_OFFS		23
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_23_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_23_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_24_OFFS		24
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_24_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_24_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_25_OFFS		25
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_25_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_25_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_26_OFFS		26
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_26_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_26_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_27_OFFS		27
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_27_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_27_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_28_OFFS		28
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_28_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_28_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_29_OFFS		29
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_29_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_29_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_30_OFFS		30
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_30_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_30_OFFS)

#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_31_OFFS		31
#define MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_31_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_POL_CTRL_POLARITY_CTRL_31_OFFS)


/* HIA_AIC_G_TYPE_CTRL */
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_REG					(0x0029f804)
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_0_OFFS		0
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_0_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_0_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_1_OFFS		1
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_1_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_1_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_2_OFFS		2
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_2_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_2_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_3_OFFS		3
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_3_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_3_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_4_OFFS		4
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_4_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_4_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_5_OFFS		5
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_5_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_5_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_6_OFFS		6
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_6_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_6_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_7_OFFS		7
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_7_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_7_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_8_OFFS		8
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_8_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_8_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_9_OFFS		9
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_9_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_9_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_10_OFFS		10
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_10_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_10_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_11_OFFS		11
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_11_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_11_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_12_OFFS		12
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_12_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_12_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_13_OFFS		13
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_13_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_13_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_14_OFFS		14
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_14_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_14_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_15_OFFS		15
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_15_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_15_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_16_OFFS		16
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_16_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_16_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_17_OFFS		17
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_17_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_17_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_18_OFFS		18
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_18_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_18_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_19_OFFS		19
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_19_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_19_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_20_OFFS		20
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_20_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_20_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_21_OFFS		21
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_21_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_21_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_22_OFFS		22
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_22_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_22_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_23_OFFS		23
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_23_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_23_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_24_OFFS		24
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_24_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_24_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_25_OFFS		25
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_25_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_25_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_26_OFFS		26
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_26_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_26_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_27_OFFS		27
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_27_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_27_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_28_OFFS		28
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_28_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_28_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_29_OFFS		29
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_29_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_29_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_30_OFFS		30
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_30_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_30_OFFS)

#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_31_OFFS		31
#define MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_31_MASK    \
		(0x00000001 << MV_EIP197_HIA_AIC_G_TYPE_CTRL_TYPE_CTRL_31_OFFS)


/* HIA_AIC_G_ENABLE_CTRL */
#define MV_EIP197_HIA_AIC_G_ENABLE_CTRL_REG					(0x0029f808)
#define MV_EIP197_HIA_AIC_G_ENABLE_CTRL_ENABLE_CTRL_OFFS		0

/* HIA_AIC_G_RAW_STAT */
#define MV_EIP197_HIA_AIC_G_RAW_STAT_REG					(0x0029f80c)
#define MV_EIP197_HIA_AIC_G_RAW_STAT_RAW_STATUS_OFFS		0

/* HIA_AIC_G_ENABLED_STAT */
#define MV_EIP197_HIA_AIC_G_ENABLED_STAT_REG					(0x0029f810)
#define MV_EIP197_HIA_AIC_G_ENABLED_STAT_ENABLED_STATUS_OFFS		0

/* HIA_AIC_G_ENABLE_CLR */
#define MV_EIP197_HIA_AIC_G_ENABLE_CLR_REG					(0x0029f814)
#define MV_EIP197_HIA_AIC_G_ENABLE_CLR_ENABLE_CLR_OFFS		0

/* HIA_AIC_G_OPTIONS */
#define MV_EIP197_HIA_AIC_G_OPTIONS_REG					(0x0029f818)
#define MV_EIP197_HIA_AIC_G_OPTIONS_NR_OF_INPUTS_OFFS		0
#define MV_EIP197_HIA_AIC_G_OPTIONS_NR_OF_INPUTS_MASK    \
		(0x0000003f << MV_EIP197_HIA_AIC_G_OPTIONS_NR_OF_INPUTS_OFFS)


/* HIA_AIC_G_VERSION */
#define MV_EIP197_HIA_AIC_G_VERSION_REG					(0x0029f81c)
#define MV_EIP197_HIA_AIC_G_VERSION_EIP_NUMBER_OFFS		0
#define MV_EIP197_HIA_AIC_G_VERSION_EIP_NUMBER_MASK    \
		(0x000000ff << MV_EIP197_HIA_AIC_G_VERSION_EIP_NUMBER_OFFS)

#define MV_EIP197_HIA_AIC_G_VERSION_EIP_NUMBER_COMPL_OFFS		8
#define MV_EIP197_HIA_AIC_G_VERSION_EIP_NUMBER_COMPL_MASK    \
		(0x000000ff << MV_EIP197_HIA_AIC_G_VERSION_EIP_NUMBER_COMPL_OFFS)

#define MV_EIP197_HIA_AIC_G_VERSION_PATCH_LEVEL_OFFS		16
#define MV_EIP197_HIA_AIC_G_VERSION_PATCH_LEVEL_MASK    \
		(0x0000000f << MV_EIP197_HIA_AIC_G_VERSION_PATCH_LEVEL_OFFS)

#define MV_EIP197_HIA_AIC_G_VERSION_MINOR_VERSION_OFFS		20
#define MV_EIP197_HIA_AIC_G_VERSION_MINOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_HIA_AIC_G_VERSION_MINOR_VERSION_OFFS)

#define MV_EIP197_HIA_AIC_G_VERSION_MAJOR_VERSION_OFFS		24
#define MV_EIP197_HIA_AIC_G_VERSION_MAJOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_HIA_AIC_G_VERSION_MAJOR_VERSION_OFFS)


/* HIA_CLUST_CTRL_0 */
#define MV_EIP197_HIA_CLUST_CTRL_0_REG					(0x0029fe00)
#define MV_EIP197_HIA_CLUST_CTRL_0_MAX_CMD_QUEUE_OFFS		0
#define MV_EIP197_HIA_CLUST_CTRL_0_MAX_CMD_QUEUE_MASK    \
		(0x000000ff << MV_EIP197_HIA_CLUST_CTRL_0_MAX_CMD_QUEUE_OFFS)

#define MV_EIP197_HIA_CLUST_CTRL_0_MAX_BURST_OFFS		8
#define MV_EIP197_HIA_CLUST_CTRL_0_MAX_BURST_MASK    \
		(0x0000000f << MV_EIP197_HIA_CLUST_CTRL_0_MAX_BURST_OFFS)

#define MV_EIP197_HIA_CLUST_CTRL_0_CTRL_ENABLE_OFFS		31
#define MV_EIP197_HIA_CLUST_CTRL_0_CTRL_ENABLE_MASK    \
		(0x00000001 << MV_EIP197_HIA_CLUST_CTRL_0_CTRL_ENABLE_OFFS)


/* HIA_CLUST_CTRL_1 */
#define MV_EIP197_HIA_CLUST_CTRL_1_REG					(0x0029fe04)
#define MV_EIP197_HIA_CLUST_CTRL_1_MAX_CMD_QUEUE_OFFS		0
#define MV_EIP197_HIA_CLUST_CTRL_1_MAX_CMD_QUEUE_MASK    \
		(0x000000ff << MV_EIP197_HIA_CLUST_CTRL_1_MAX_CMD_QUEUE_OFFS)

#define MV_EIP197_HIA_CLUST_CTRL_1_MAX_BURST_OFFS		8
#define MV_EIP197_HIA_CLUST_CTRL_1_MAX_BURST_MASK    \
		(0x0000000f << MV_EIP197_HIA_CLUST_CTRL_1_MAX_BURST_OFFS)

#define MV_EIP197_HIA_CLUST_CTRL_1_CTRL_ENABLE_OFFS		31
#define MV_EIP197_HIA_CLUST_CTRL_1_CTRL_ENABLE_MASK    \
		(0x00000001 << MV_EIP197_HIA_CLUST_CTRL_1_CTRL_ENABLE_OFFS)


/* HIA_CLUST_CTRL_2 */
#define MV_EIP197_HIA_CLUST_CTRL_2_REG					(0x0029fe08)
#define MV_EIP197_HIA_CLUST_CTRL_2_MAX_CMD_QUEUE_OFFS		0
#define MV_EIP197_HIA_CLUST_CTRL_2_MAX_CMD_QUEUE_MASK    \
		(0x000000ff << MV_EIP197_HIA_CLUST_CTRL_2_MAX_CMD_QUEUE_OFFS)

#define MV_EIP197_HIA_CLUST_CTRL_2_MAX_BURST_OFFS		8
#define MV_EIP197_HIA_CLUST_CTRL_2_MAX_BURST_MASK    \
		(0x0000000f << MV_EIP197_HIA_CLUST_CTRL_2_MAX_BURST_OFFS)

#define MV_EIP197_HIA_CLUST_CTRL_2_CTRL_ENABLE_OFFS		31
#define MV_EIP197_HIA_CLUST_CTRL_2_CTRL_ENABLE_MASK    \
		(0x00000001 << MV_EIP197_HIA_CLUST_CTRL_2_CTRL_ENABLE_OFFS)


/* HIA_CLUST_CTRL_3 */
#define MV_EIP197_HIA_CLUST_CTRL_3_REG					(0x0029fe0c)
#define MV_EIP197_HIA_CLUST_CTRL_3_MAX_CMD_QUEUE_OFFS		0
#define MV_EIP197_HIA_CLUST_CTRL_3_MAX_CMD_QUEUE_MASK    \
		(0x000000ff << MV_EIP197_HIA_CLUST_CTRL_3_MAX_CMD_QUEUE_OFFS)

#define MV_EIP197_HIA_CLUST_CTRL_3_MAX_BURST_OFFS		8
#define MV_EIP197_HIA_CLUST_CTRL_3_MAX_BURST_MASK    \
		(0x0000000f << MV_EIP197_HIA_CLUST_CTRL_3_MAX_BURST_OFFS)

#define MV_EIP197_HIA_CLUST_CTRL_3_CTRL_ENABLE_OFFS		31
#define MV_EIP197_HIA_CLUST_CTRL_3_CTRL_ENABLE_MASK    \
		(0x00000001 << MV_EIP197_HIA_CLUST_CTRL_3_CTRL_ENABLE_OFFS)


/* HIA_LASIDE_BASE_ADDR_LO */
#define MV_EIP197_HIA_LASIDE_BASE_ADDR_LO_REG					(0x0029ff00)
#define MV_EIP197_HIA_LASIDE_BASE_ADDR_LO_LA_SWAP_OFFS		0
#define MV_EIP197_HIA_LASIDE_BASE_ADDR_LO_LA_SWAP_MASK    \
		(0x00000007 << MV_EIP197_HIA_LASIDE_BASE_ADDR_LO_LA_SWAP_OFFS)

#define MV_EIP197_HIA_LASIDE_BASE_ADDR_LO_BASE_ADDR_LO_OFFS		4
#define MV_EIP197_HIA_LASIDE_BASE_ADDR_LO_BASE_ADDR_LO_MASK    \
		(0x0fffffff << MV_EIP197_HIA_LASIDE_BASE_ADDR_LO_BASE_ADDR_LO_OFFS)


/* HIA_LASIDE_BASE_ADDR_HI */
#define MV_EIP197_HIA_LASIDE_BASE_ADDR_HI_REG					(0x0029ff04)
#define MV_EIP197_HIA_LASIDE_BASE_ADDR_HI_BASE_ADDR_HI_OFFS		0
#define MV_EIP197_HIA_LASIDE_BASE_ADDR_HI_BASE_ADDR_HI_MASK    \
		(0x00ffffff << MV_EIP197_HIA_LASIDE_BASE_ADDR_HI_BASE_ADDR_HI_OFFS)

#define MV_EIP197_HIA_LASIDE_BASE_ADDR_HI_INPLACE_MAXGROW_OFFS		24
#define MV_EIP197_HIA_LASIDE_BASE_ADDR_HI_INPLACE_MAXGROW_MASK    \
		(0x0000007f << MV_EIP197_HIA_LASIDE_BASE_ADDR_HI_INPLACE_MAXGROW_OFFS)

#define MV_EIP197_HIA_LASIDE_BASE_ADDR_HI_CDS_PROT_ERR_OFFS		31
#define MV_EIP197_HIA_LASIDE_BASE_ADDR_HI_CDS_PROT_ERR_MASK    \
		(0x00000001 << MV_EIP197_HIA_LASIDE_BASE_ADDR_HI_CDS_PROT_ERR_OFFS)


/* HIA_LASIDE_SLAVE_CTRL_1 */
#define MV_EIP197_HIA_LASIDE_SLAVE_CTRL_1_REG					(0x0029ff08)
#define MV_EIP197_HIA_LASIDE_SLAVE_CTRL_1_IDATA_SWAP_OFFS		0
#define MV_EIP197_HIA_LASIDE_SLAVE_CTRL_1_IDATA_SWAP_MASK    \
		(0x00000007 << MV_EIP197_HIA_LASIDE_SLAVE_CTRL_1_IDATA_SWAP_OFFS)

#define MV_EIP197_HIA_LASIDE_SLAVE_CTRL_1_IDATA_PROT_OFFS		4
#define MV_EIP197_HIA_LASIDE_SLAVE_CTRL_1_IDATA_PROT_MASK    \
		(0x00000007 << MV_EIP197_HIA_LASIDE_SLAVE_CTRL_1_IDATA_PROT_OFFS)

#define MV_EIP197_HIA_LASIDE_SLAVE_CTRL_1_ACD_SWAP_OFFS		8
#define MV_EIP197_HIA_LASIDE_SLAVE_CTRL_1_ACD_SWAP_MASK    \
		(0x00000007 << MV_EIP197_HIA_LASIDE_SLAVE_CTRL_1_ACD_SWAP_OFFS)

#define MV_EIP197_HIA_LASIDE_SLAVE_CTRL_1_ACD_PROT_OFFS		12
#define MV_EIP197_HIA_LASIDE_SLAVE_CTRL_1_ACD_PROT_MASK    \
		(0x00000007 << MV_EIP197_HIA_LASIDE_SLAVE_CTRL_1_ACD_PROT_OFFS)

#define MV_EIP197_HIA_LASIDE_SLAVE_CTRL_1_FIFO_DATA_AVAIL_OFFS		16
#define MV_EIP197_HIA_LASIDE_SLAVE_CTRL_1_FIFO_DATA_AVAIL_MASK    \
		(0x00007fff << MV_EIP197_HIA_LASIDE_SLAVE_CTRL_1_FIFO_DATA_AVAIL_OFFS)

#define MV_EIP197_HIA_LASIDE_SLAVE_CTRL_1_CMD_DESC_ERR_OFFS		31
#define MV_EIP197_HIA_LASIDE_SLAVE_CTRL_1_CMD_DESC_ERR_MASK    \
		(0x00000001 << MV_EIP197_HIA_LASIDE_SLAVE_CTRL_1_CMD_DESC_ERR_OFFS)


/* HIA_LASIDE_MASTER_CTRL_1 */
#define MV_EIP197_HIA_LASIDE_MASTER_CTRL_1_REG					(0x0029ff0c)
#define MV_EIP197_HIA_LASIDE_MASTER_CTRL_1_ODATA_SWAP_OFFS		0
#define MV_EIP197_HIA_LASIDE_MASTER_CTRL_1_ODATA_SWAP_MASK    \
		(0x00000007 << MV_EIP197_HIA_LASIDE_MASTER_CTRL_1_ODATA_SWAP_OFFS)

#define MV_EIP197_HIA_LASIDE_MASTER_CTRL_1_ODATA_PROT_OFFS		4
#define MV_EIP197_HIA_LASIDE_MASTER_CTRL_1_ODATA_PROT_MASK    \
		(0x00000007 << MV_EIP197_HIA_LASIDE_MASTER_CTRL_1_ODATA_PROT_OFFS)

#define MV_EIP197_HIA_LASIDE_MASTER_CTRL_1_FIFO_DATA_AVAIL_OFFS		16
#define MV_EIP197_HIA_LASIDE_MASTER_CTRL_1_FIFO_DATA_AVAIL_MASK    \
		(0x00007fff << MV_EIP197_HIA_LASIDE_MASTER_CTRL_1_FIFO_DATA_AVAIL_OFFS)

#define MV_EIP197_HIA_LASIDE_MASTER_CTRL_1_RES_DESC_ERR_OFFS		31
#define MV_EIP197_HIA_LASIDE_MASTER_CTRL_1_RES_DESC_ERR_MASK    \
		(0x00000001 << MV_EIP197_HIA_LASIDE_MASTER_CTRL_1_RES_DESC_ERR_OFFS)


/* HIA_INLINE_CTRL_0 */
#define MV_EIP197_HIA_INLINE_CTRL_0_REG					(0x0029ff80)
#define MV_EIP197_HIA_INLINE_CTRL_0_IDATA_SWAP_OFFS		0
#define MV_EIP197_HIA_INLINE_CTRL_0_IDATA_SWAP_MASK    \
		(0x00000007 << MV_EIP197_HIA_INLINE_CTRL_0_IDATA_SWAP_OFFS)

#define MV_EIP197_HIA_INLINE_CTRL_0_IPROT_ERROR_OFFS		7
#define MV_EIP197_HIA_INLINE_CTRL_0_IPROT_ERROR_MASK    \
		(0x00000001 << MV_EIP197_HIA_INLINE_CTRL_0_IPROT_ERROR_OFFS)

#define MV_EIP197_HIA_INLINE_CTRL_0_ODATA_SWAP_OFFS		8
#define MV_EIP197_HIA_INLINE_CTRL_0_ODATA_SWAP_MASK    \
		(0x00000007 << MV_EIP197_HIA_INLINE_CTRL_0_ODATA_SWAP_OFFS)

#define MV_EIP197_HIA_INLINE_CTRL_0_ODATA_THRESH_LOW_OFFS		12
#define MV_EIP197_HIA_INLINE_CTRL_0_ODATA_THRESH_LOW_MASK    \
		(0x0000000f << MV_EIP197_HIA_INLINE_CTRL_0_ODATA_THRESH_LOW_OFFS)

#define MV_EIP197_HIA_INLINE_CTRL_0_ODATA_THRESH_HIGH_OFFS		16
#define MV_EIP197_HIA_INLINE_CTRL_0_ODATA_THRESH_HIGH_MASK    \
		(0x0000000f << MV_EIP197_HIA_INLINE_CTRL_0_ODATA_THRESH_HIGH_OFFS)

#define MV_EIP197_HIA_INLINE_CTRL_0_ODATA_BURST_OFFS		20
#define MV_EIP197_HIA_INLINE_CTRL_0_ODATA_BURST_MASK    \
		(0x0000000f << MV_EIP197_HIA_INLINE_CTRL_0_ODATA_BURST_OFFS)

#define MV_EIP197_HIA_INLINE_CTRL_0_FORCE_INORDER_OFFS		31
#define MV_EIP197_HIA_INLINE_CTRL_0_FORCE_INORDER_MASK    \
		(0x00000001 << MV_EIP197_HIA_INLINE_CTRL_0_FORCE_INORDER_OFFS)


/* HIA_MST_TIMEOUT_ERR_0 */
#define MV_EIP197_HIA_MST_TIMEOUT_ERR_0_REG					(0x0029ffd0)
#define MV_EIP197_HIA_MST_TIMEOUT_ERR_0_TIMEOUT_ERR_OFFS		0
#define MV_EIP197_HIA_MST_TIMEOUT_ERR_0_TIMEOUT_ERR_MASK    \
		(0x0000000f << MV_EIP197_HIA_MST_TIMEOUT_ERR_0_TIMEOUT_ERR_OFFS)


/* HIA_OPTIONS2 */
#define MV_EIP197_HIA_OPTIONS2_REG					(0x0029fff0)
#define MV_EIP197_HIA_OPTIONS2_N_LA_IF_OFFS		0
#define MV_EIP197_HIA_OPTIONS2_N_LA_IF_MASK    \
		(0x0000000f << MV_EIP197_HIA_OPTIONS2_N_LA_IF_OFFS)

#define MV_EIP197_HIA_OPTIONS2_N_INLINE_IF_OFFS		4
#define MV_EIP197_HIA_OPTIONS2_N_INLINE_IF_MASK    \
		(0x0000000f << MV_EIP197_HIA_OPTIONS2_N_INLINE_IF_OFFS)

#define MV_EIP197_HIA_OPTIONS2_AXI_WR_CHAN_OFFS		16
#define MV_EIP197_HIA_OPTIONS2_AXI_WR_CHAN_MASK    \
		(0x0000000f << MV_EIP197_HIA_OPTIONS2_AXI_WR_CHAN_OFFS)

#define MV_EIP197_HIA_OPTIONS2_AXI_RD_CLUSTERS_OFFS		20
#define MV_EIP197_HIA_OPTIONS2_AXI_RD_CLUSTERS_MASK    \
		(0x000000ff << MV_EIP197_HIA_OPTIONS2_AXI_RD_CLUSTERS_OFFS)

#define MV_EIP197_HIA_OPTIONS2_AXI_CPC_OFFS		28
#define MV_EIP197_HIA_OPTIONS2_AXI_CPC_MASK    \
		(0x0000000f << MV_EIP197_HIA_OPTIONS2_AXI_CPC_OFFS)


/* HIA_MST_CTRL */
#define MV_EIP197_HIA_MST_CTRL_REG					(0x0029fff4)
#define MV_EIP197_HIA_MST_CTRL_RX_BURST_SIZE_OFFS		0
#define MV_EIP197_HIA_MST_CTRL_RX_BURST_SIZE_MASK    \
		(0x0000000f << MV_EIP197_HIA_MST_CTRL_RX_BURST_SIZE_OFFS)

#define MV_EIP197_HIA_MST_CTRL_AXI_BURST_SIZE_OFFS		4
#define MV_EIP197_HIA_MST_CTRL_AXI_BURST_SIZE_MASK    \
		(0x0000000f << MV_EIP197_HIA_MST_CTRL_AXI_BURST_SIZE_OFFS)

#define MV_EIP197_HIA_MST_CTRL_AXI_WR_ERR_OFFS		13
#define MV_EIP197_HIA_MST_CTRL_AXI_WR_ERR_MASK    \
		(0x00000001 << MV_EIP197_HIA_MST_CTRL_AXI_WR_ERR_OFFS)

#define MV_EIP197_HIA_MST_CTRL_AXI_RD_ERR_OFFS		14
#define MV_EIP197_HIA_MST_CTRL_AXI_RD_ERR_MASK    \
		(0x00000001 << MV_EIP197_HIA_MST_CTRL_AXI_RD_ERR_OFFS)

#define MV_EIP197_HIA_MST_CTRL_RX_MAX_CMD_QUEUE_OFFS		16
#define MV_EIP197_HIA_MST_CTRL_RX_MAX_CMD_QUEUE_MASK    \
		(0x0000000f << MV_EIP197_HIA_MST_CTRL_RX_MAX_CMD_QUEUE_OFFS)

#define MV_EIP197_HIA_MST_CTRL_TX_MAX_CMD_QUEUE_OFFS		20
#define MV_EIP197_HIA_MST_CTRL_TX_MAX_CMD_QUEUE_MASK    \
		(0x0000000f << MV_EIP197_HIA_MST_CTRL_TX_MAX_CMD_QUEUE_OFFS)

#define MV_EIP197_HIA_MST_CTRL_SLAVE_SWAP_EN_OFFS		24
#define MV_EIP197_HIA_MST_CTRL_SLAVE_SWAP_EN_MASK    \
		(0x00000003 << MV_EIP197_HIA_MST_CTRL_SLAVE_SWAP_EN_OFFS)

#define MV_EIP197_HIA_MST_CTRL_TIMEOUT_VAL_OFFS		26
#define MV_EIP197_HIA_MST_CTRL_TIMEOUT_VAL_MASK    \
		(0x0000003f << MV_EIP197_HIA_MST_CTRL_TIMEOUT_VAL_OFFS)


/* HIA_OPTIONS */
#define MV_EIP197_HIA_OPTIONS_REG					(0x0029fff8)
#define MV_EIP197_HIA_OPTIONS_N_RINGS_OFFS		0
#define MV_EIP197_HIA_OPTIONS_N_RINGS_MASK    \
		(0x0000000f << MV_EIP197_HIA_OPTIONS_N_RINGS_OFFS)

#define MV_EIP197_HIA_OPTIONS_N_PES_OFFS		4
#define MV_EIP197_HIA_OPTIONS_N_PES_MASK    \
		(0x0000001f << MV_EIP197_HIA_OPTIONS_N_PES_OFFS)

#define MV_EIP197_HIA_OPTIONS_CF_SIZE_OFFS		9
#define MV_EIP197_HIA_OPTIONS_CF_SIZE_MASK    \
		(0x00000007 << MV_EIP197_HIA_OPTIONS_CF_SIZE_OFFS)

#define MV_EIP197_HIA_OPTIONS_RF_SIZE_OFFS		12
#define MV_EIP197_HIA_OPTIONS_RF_SIZE_MASK    \
		(0x00000007 << MV_EIP197_HIA_OPTIONS_RF_SIZE_OFFS)

#define MV_EIP197_HIA_OPTIONS_EXT_PLW_OFFS		15
#define MV_EIP197_HIA_OPTIONS_EXT_PLW_MASK    \
		(0x00000001 << MV_EIP197_HIA_OPTIONS_EXT_PLW_OFFS)

#define MV_EIP197_HIA_OPTIONS_HOST_IFC_OFFS		16
#define MV_EIP197_HIA_OPTIONS_HOST_IFC_MASK    \
		(0x0000000f << MV_EIP197_HIA_OPTIONS_HOST_IFC_OFFS)

#define MV_EIP197_HIA_OPTIONS_DMA_LEN_OFFS		20
#define MV_EIP197_HIA_OPTIONS_DMA_LEN_MASK    \
		(0x0000001f << MV_EIP197_HIA_OPTIONS_DMA_LEN_OFFS)

#define MV_EIP197_HIA_OPTIONS_HDW_OFFS		25
#define MV_EIP197_HIA_OPTIONS_HDW_MASK    \
		(0x00000007 << MV_EIP197_HIA_OPTIONS_HDW_OFFS)

#define MV_EIP197_HIA_OPTIONS_PE_ARBITER_OFFS		29
#define MV_EIP197_HIA_OPTIONS_PE_ARBITER_MASK    \
		(0x00000001 << MV_EIP197_HIA_OPTIONS_PE_ARBITER_OFFS)

#define MV_EIP197_HIA_OPTIONS_TGT_ALIGN_OFFS		30
#define MV_EIP197_HIA_OPTIONS_TGT_ALIGN_MASK    \
		(0x00000001 << MV_EIP197_HIA_OPTIONS_TGT_ALIGN_OFFS)

#define MV_EIP197_HIA_OPTIONS_ADDR_64_OFFS		31
#define MV_EIP197_HIA_OPTIONS_ADDR_64_MASK    \
		(0x00000001 << MV_EIP197_HIA_OPTIONS_ADDR_64_OFFS)


/* HIA_VERSION */
#define MV_EIP197_HIA_VERSION_REG					(0x0029fffc)
#define MV_EIP197_HIA_VERSION_EIP_NUMBER_OFFS		0
#define MV_EIP197_HIA_VERSION_EIP_NUMBER_MASK    \
		(0x000000ff << MV_EIP197_HIA_VERSION_EIP_NUMBER_OFFS)

#define MV_EIP197_HIA_VERSION_EIP_NUMBER_COMPL_OFFS		8
#define MV_EIP197_HIA_VERSION_EIP_NUMBER_COMPL_MASK    \
		(0x000000ff << MV_EIP197_HIA_VERSION_EIP_NUMBER_COMPL_OFFS)

#define MV_EIP197_HIA_VERSION_PATCH_LEVEL_OFFS		16
#define MV_EIP197_HIA_VERSION_PATCH_LEVEL_MASK    \
		(0x0000000f << MV_EIP197_HIA_VERSION_PATCH_LEVEL_OFFS)

#define MV_EIP197_HIA_VERSION_MINOR_VERSION_OFFS		20
#define MV_EIP197_HIA_VERSION_MINOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_HIA_VERSION_MINOR_VERSION_OFFS)

#define MV_EIP197_HIA_VERSION_MAJOR_VERSION_OFFS		24
#define MV_EIP197_HIA_VERSION_MAJOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_HIA_VERSION_MAJOR_VERSION_OFFS)


/* PE_0_IN_DBUF_THRESH */
#define MV_EIP197_PE_0_IN_DBUF_THRESH_REG					(0x002a0000)
#define MV_EIP197_PE_0_IN_DBUF_THRESH_MIN_THRESH_OFFS		8
#define MV_EIP197_PE_0_IN_DBUF_THRESH_MIN_THRESH_MASK    \
		(0x0000000f << MV_EIP197_PE_0_IN_DBUF_THRESH_MIN_THRESH_OFFS)

#define MV_EIP197_PE_0_IN_DBUF_THRESH_MAX_THRESH_OFFS		12
#define MV_EIP197_PE_0_IN_DBUF_THRESH_MAX_THRESH_MASK    \
		(0x0000000f << MV_EIP197_PE_0_IN_DBUF_THRESH_MAX_THRESH_OFFS)

#define MV_EIP197_PE_0_IN_DBUF_THRESH_COUNT_OFFS		16
#define MV_EIP197_PE_0_IN_DBUF_THRESH_COUNT_MASK    \
		(0x00001fff << MV_EIP197_PE_0_IN_DBUF_THRESH_COUNT_OFFS)

#define MV_EIP197_PE_0_IN_DBUF_THRESH_UFLOW_IRQ_OFFS		30
#define MV_EIP197_PE_0_IN_DBUF_THRESH_UFLOW_IRQ_MASK    \
		(0x00000001 << MV_EIP197_PE_0_IN_DBUF_THRESH_UFLOW_IRQ_OFFS)

#define MV_EIP197_PE_0_IN_DBUF_THRESH_OFLOW_IRQ_OFFS		31
#define MV_EIP197_PE_0_IN_DBUF_THRESH_OFLOW_IRQ_MASK    \
		(0x00000001 << MV_EIP197_PE_0_IN_DBUF_THRESH_OFLOW_IRQ_OFFS)


/* PE_0_IN_TBUF_THRESH */
#define MV_EIP197_PE_0_IN_TBUF_THRESH_REG					(0x002a0100)
#define MV_EIP197_PE_0_IN_TBUF_THRESH_MIN_THRESH_OFFS		8
#define MV_EIP197_PE_0_IN_TBUF_THRESH_MIN_THRESH_MASK    \
		(0x0000000f << MV_EIP197_PE_0_IN_TBUF_THRESH_MIN_THRESH_OFFS)

#define MV_EIP197_PE_0_IN_TBUF_THRESH_MAX_THRESH_OFFS		12
#define MV_EIP197_PE_0_IN_TBUF_THRESH_MAX_THRESH_MASK    \
		(0x0000000f << MV_EIP197_PE_0_IN_TBUF_THRESH_MAX_THRESH_OFFS)

#define MV_EIP197_PE_0_IN_TBUF_THRESH_OFLOW_IRQ_OFFS		31
#define MV_EIP197_PE_0_IN_TBUF_THRESH_OFLOW_IRQ_MASK    \
		(0x00000001 << MV_EIP197_PE_0_IN_TBUF_THRESH_OFLOW_IRQ_OFFS)


/* PE_0_ICE_ADAPT_CTRL */
#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_REG					(0x002a0c00)
#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_TOKEN_WORDS_OFFS		0
#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_TOKEN_WORDS_MASK    \
		(0x000000ff << MV_EIP197_PE_0_ICE_ADAPT_CTRL_TOKEN_WORDS_OFFS)

#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_PACKET_DATA_WORDS_OFFS		8
#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_PACKET_DATA_WORDS_MASK    \
		(0x0000003f << MV_EIP197_PE_0_ICE_ADAPT_CTRL_PACKET_DATA_WORDS_OFFS)

#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_PACKET_SOURCE_OFFS		18
#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_PACKET_SOURCE_MASK    \
		(0x0000000f << MV_EIP197_PE_0_ICE_ADAPT_CTRL_PACKET_SOURCE_OFFS)

#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_TOKEN_COUNTER_OFFS		22
#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_TOKEN_COUNTER_MASK    \
		(0x00000007 << MV_EIP197_PE_0_ICE_ADAPT_CTRL_TOKEN_COUNTER_OFFS)

#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_WAITING_PACKET_OFFS		25
#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_WAITING_PACKET_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_ADAPT_CTRL_WAITING_PACKET_OFFS)

#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_WAITING_TOKEN_OFFS		26
#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_WAITING_TOKEN_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_ADAPT_CTRL_WAITING_TOKEN_OFFS)

#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_NO_CLOCK_CTRL_OFFS		27
#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_NO_CLOCK_CTRL_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_ADAPT_CTRL_NO_CLOCK_CTRL_OFFS)

#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_NO_PREFETCHING_OFFS		28
#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_NO_PREFETCHING_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_ADAPT_CTRL_NO_PREFETCHING_OFFS)

#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_NO_PIPELINING_OFFS		29
#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_NO_PIPELINING_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_ADAPT_CTRL_NO_PIPELINING_OFFS)

#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_NO_BUFFERING_OFFS		30
#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_NO_BUFFERING_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_ADAPT_CTRL_NO_BUFFERING_OFFS)

#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_SW_RESET_OFFS		31
#define MV_EIP197_PE_0_ICE_ADAPT_CTRL_SW_RESET_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_ADAPT_CTRL_SW_RESET_OFFS)


/* PE_0_ICE_PUE_CTRL */
#define MV_EIP197_PE_0_ICE_PUE_CTRL_REG					(0x002a0c80)
#define MV_EIP197_PE_0_ICE_PUE_CTRL_SW_RESET_OFFS		0
#define MV_EIP197_PE_0_ICE_PUE_CTRL_SW_RESET_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUE_CTRL_SW_RESET_OFFS)

#define MV_EIP197_PE_0_ICE_PUE_CTRL_HOLD_OFFS		1
#define MV_EIP197_PE_0_ICE_PUE_CTRL_HOLD_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUE_CTRL_HOLD_OFFS)

#define MV_EIP197_PE_0_ICE_PUE_CTRL_STEP_OFFS		2
#define MV_EIP197_PE_0_ICE_PUE_CTRL_STEP_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUE_CTRL_STEP_OFFS)

#define MV_EIP197_PE_0_ICE_PUE_CTRL_DEBUG_RESET_OFFS		3
#define MV_EIP197_PE_0_ICE_PUE_CTRL_DEBUG_RESET_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUE_CTRL_DEBUG_RESET_OFFS)

#define MV_EIP197_PE_0_ICE_PUE_CTRL_DMA_RUNS_OFFS		4
#define MV_EIP197_PE_0_ICE_PUE_CTRL_DMA_RUNS_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUE_CTRL_DMA_RUNS_OFFS)

#define MV_EIP197_PE_0_ICE_PUE_CTRL_INSTR_ERROR_OFFS		5
#define MV_EIP197_PE_0_ICE_PUE_CTRL_INSTR_ERROR_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUE_CTRL_INSTR_ERROR_OFFS)

#define MV_EIP197_PE_0_ICE_PUE_CTRL_DMA_ERROR_OFFS		6
#define MV_EIP197_PE_0_ICE_PUE_CTRL_DMA_ERROR_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUE_CTRL_DMA_ERROR_OFFS)

#define MV_EIP197_PE_0_ICE_PUE_CTRL_PARITY_ERROR_OFFS		7
#define MV_EIP197_PE_0_ICE_PUE_CTRL_PARITY_ERROR_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUE_CTRL_PARITY_ERROR_OFFS)

#define MV_EIP197_PE_0_ICE_PUE_CTRL_WAITING_OFFS		8
#define MV_EIP197_PE_0_ICE_PUE_CTRL_WAITING_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUE_CTRL_WAITING_OFFS)

#define MV_EIP197_PE_0_ICE_PUE_CTRL_CARRY_OFFS		9
#define MV_EIP197_PE_0_ICE_PUE_CTRL_CARRY_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUE_CTRL_CARRY_OFFS)

#define MV_EIP197_PE_0_ICE_PUE_CTRL_SIGN_OFFS		10
#define MV_EIP197_PE_0_ICE_PUE_CTRL_SIGN_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUE_CTRL_SIGN_OFFS)

#define MV_EIP197_PE_0_ICE_PUE_CTRL_ZERO_OFFS		11
#define MV_EIP197_PE_0_ICE_PUE_CTRL_ZERO_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUE_CTRL_ZERO_OFFS)

#define MV_EIP197_PE_0_ICE_PUE_CTRL_CURRENT_PC_OFFS		16
#define MV_EIP197_PE_0_ICE_PUE_CTRL_CURRENT_PC_MASK    \
		(0x00007fff << MV_EIP197_PE_0_ICE_PUE_CTRL_CURRENT_PC_OFFS)


/* PE_0_ICE_PUE_DEBUG */
#define MV_EIP197_PE_0_ICE_PUE_DEBUG_REG					(0x002a0c84)
#define MV_EIP197_PE_0_ICE_PUE_DEBUG_STOPPED_AT_BP0_OFFS		0
#define MV_EIP197_PE_0_ICE_PUE_DEBUG_STOPPED_AT_BP0_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUE_DEBUG_STOPPED_AT_BP0_OFFS)

#define MV_EIP197_PE_0_ICE_PUE_DEBUG_STOPPED_AT_BP1_OFFS		1
#define MV_EIP197_PE_0_ICE_PUE_DEBUG_STOPPED_AT_BP1_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUE_DEBUG_STOPPED_AT_BP1_OFFS)

#define MV_EIP197_PE_0_ICE_PUE_DEBUG_STOPPED_AT_START_OFFS		8
#define MV_EIP197_PE_0_ICE_PUE_DEBUG_STOPPED_AT_START_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUE_DEBUG_STOPPED_AT_START_OFFS)

#define MV_EIP197_PE_0_ICE_PUE_DEBUG_STOP_ON_START_OFFS		9
#define MV_EIP197_PE_0_ICE_PUE_DEBUG_STOP_ON_START_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUE_DEBUG_STOP_ON_START_OFFS)

#define MV_EIP197_PE_0_ICE_PUE_DEBUG_EN_STOP_IRQ_OFFS		10
#define MV_EIP197_PE_0_ICE_PUE_DEBUG_EN_STOP_IRQ_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUE_DEBUG_EN_STOP_IRQ_OFFS)

#define MV_EIP197_PE_0_ICE_PUE_DEBUG_WRITE_BP_OFFS		11
#define MV_EIP197_PE_0_ICE_PUE_DEBUG_WRITE_BP_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUE_DEBUG_WRITE_BP_OFFS)

#define MV_EIP197_PE_0_ICE_PUE_DEBUG_SELECT_BP_OFFS		12
#define MV_EIP197_PE_0_ICE_PUE_DEBUG_SELECT_BP_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUE_DEBUG_SELECT_BP_OFFS)

#define MV_EIP197_PE_0_ICE_PUE_DEBUG_ENABLE_BP_OFFS		15
#define MV_EIP197_PE_0_ICE_PUE_DEBUG_ENABLE_BP_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUE_DEBUG_ENABLE_BP_OFFS)

#define MV_EIP197_PE_0_ICE_PUE_DEBUG_BREAKPOINT_ADDRESS_OFFS		16
#define MV_EIP197_PE_0_ICE_PUE_DEBUG_BREAKPOINT_ADDRESS_MASK    \
		(0x0000ffff << MV_EIP197_PE_0_ICE_PUE_DEBUG_BREAKPOINT_ADDRESS_OFFS)


/* PE_0_ICE_PUTF_CTRL */
#define MV_EIP197_PE_0_ICE_PUTF_CTRL_REG					(0x002a0d00)
#define MV_EIP197_PE_0_ICE_PUTF_CTRL_FIFO_RESET_OFFS		15
#define MV_EIP197_PE_0_ICE_PUTF_CTRL_FIFO_RESET_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUTF_CTRL_FIFO_RESET_OFFS)

#define MV_EIP197_PE_0_ICE_PUTF_CTRL_PUE_BLOCK_OFFS		16
#define MV_EIP197_PE_0_ICE_PUTF_CTRL_PUE_BLOCK_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PUTF_CTRL_PUE_BLOCK_OFFS)

#define MV_EIP197_PE_0_ICE_PUTF_CTRL_TOKEN_SIZE_OFFS		24
#define MV_EIP197_PE_0_ICE_PUTF_CTRL_TOKEN_SIZE_MASK    \
		(0x000000ff << MV_EIP197_PE_0_ICE_PUTF_CTRL_TOKEN_SIZE_OFFS)


/* PE_0_ICE_SCRATCH_CTRL */
#define MV_EIP197_PE_0_ICE_SCRATCH_CTRL_REG					(0x002a0d04)
#define MV_EIP197_PE_0_ICE_SCRATCH_CTRL_TIMER_OFLO_IRQ_OFFS		0
#define MV_EIP197_PE_0_ICE_SCRATCH_CTRL_TIMER_OFLO_IRQ_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_SCRATCH_CTRL_TIMER_OFLO_IRQ_OFFS)

#define MV_EIP197_PE_0_ICE_SCRATCH_CTRL_CHANGE_TIMER_OFFS		2
#define MV_EIP197_PE_0_ICE_SCRATCH_CTRL_CHANGE_TIMER_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_SCRATCH_CTRL_CHANGE_TIMER_OFFS)

#define MV_EIP197_PE_0_ICE_SCRATCH_CTRL_TIMER_EN_OFFS		3
#define MV_EIP197_PE_0_ICE_SCRATCH_CTRL_TIMER_EN_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_SCRATCH_CTRL_TIMER_EN_OFFS)

#define MV_EIP197_PE_0_ICE_SCRATCH_CTRL_TIMER_PRESALER_OFFS		4
#define MV_EIP197_PE_0_ICE_SCRATCH_CTRL_TIMER_PRESALER_MASK    \
		(0x00000fff << MV_EIP197_PE_0_ICE_SCRATCH_CTRL_TIMER_PRESALER_OFFS)

#define MV_EIP197_PE_0_ICE_SCRATCH_CTRL_TIMER_OFLO_BIT_OFFS		16
#define MV_EIP197_PE_0_ICE_SCRATCH_CTRL_TIMER_OFLO_BIT_MASK    \
		(0x0000001f << MV_EIP197_PE_0_ICE_SCRATCH_CTRL_TIMER_OFLO_BIT_OFFS)

#define MV_EIP197_PE_0_ICE_SCRATCH_CTRL_CHANGE_ACCESS_OFFS		24
#define MV_EIP197_PE_0_ICE_SCRATCH_CTRL_CHANGE_ACCESS_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_SCRATCH_CTRL_CHANGE_ACCESS_OFFS)

#define MV_EIP197_PE_0_ICE_SCRATCH_CTRL_SCRATCH_ACCESS_OFFS		25
#define MV_EIP197_PE_0_ICE_SCRATCH_CTRL_SCRATCH_ACCESS_MASK    \
		(0x0000000f << MV_EIP197_PE_0_ICE_SCRATCH_CTRL_SCRATCH_ACCESS_OFFS)


/* PE_0_ICE_TIMER_LO */
#define MV_EIP197_PE_0_ICE_TIMER_LO_REG					(0x002a0d08)
#define MV_EIP197_PE_0_ICE_TIMER_LO_TIMER_OFFS		0

/* PE_0_ICE_TIMER_HI */
#define MV_EIP197_PE_0_ICE_TIMER_HI_REG					(0x002a0d0c)
#define MV_EIP197_PE_0_ICE_TIMER_HI_TIMER_OFFS		0

/* PE_0_ICE_UENG_STAT */
#define MV_EIP197_PE_0_ICE_UENG_STAT_REG					(0x002a0d10)
#define MV_EIP197_PE_0_ICE_UENG_STAT_PULLUP_STAT_OFFS		0
#define MV_EIP197_PE_0_ICE_UENG_STAT_PULLUP_STAT_MASK    \
		(0x0000000f << MV_EIP197_PE_0_ICE_UENG_STAT_PULLUP_STAT_OFFS)

#define MV_EIP197_PE_0_ICE_UENG_STAT_PULLUP_IRQ_OFFS		4
#define MV_EIP197_PE_0_ICE_UENG_STAT_PULLUP_IRQ_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_UENG_STAT_PULLUP_IRQ_OFFS)

#define MV_EIP197_PE_0_ICE_UENG_STAT_PPROC_STAT_OFFS		8
#define MV_EIP197_PE_0_ICE_UENG_STAT_PPROC_STAT_MASK    \
		(0x0000000f << MV_EIP197_PE_0_ICE_UENG_STAT_PPROC_STAT_OFFS)

#define MV_EIP197_PE_0_ICE_UENG_STAT_PPROC_IRQ_OFFS		12
#define MV_EIP197_PE_0_ICE_UENG_STAT_PPROC_IRQ_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_UENG_STAT_PPROC_IRQ_OFFS)


/* PE_0_ICE_FPP_CTRL */
#define MV_EIP197_PE_0_ICE_FPP_CTRL_REG					(0x002a0d80)
#define MV_EIP197_PE_0_ICE_FPP_CTRL_SW_RESET_OFFS		0
#define MV_EIP197_PE_0_ICE_FPP_CTRL_SW_RESET_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_FPP_CTRL_SW_RESET_OFFS)

#define MV_EIP197_PE_0_ICE_FPP_CTRL_HOLD_OFFS		1
#define MV_EIP197_PE_0_ICE_FPP_CTRL_HOLD_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_FPP_CTRL_HOLD_OFFS)

#define MV_EIP197_PE_0_ICE_FPP_CTRL_STEP_OFFS		2
#define MV_EIP197_PE_0_ICE_FPP_CTRL_STEP_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_FPP_CTRL_STEP_OFFS)

#define MV_EIP197_PE_0_ICE_FPP_CTRL_DEBUG_RESET_OFFS		3
#define MV_EIP197_PE_0_ICE_FPP_CTRL_DEBUG_RESET_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_FPP_CTRL_DEBUG_RESET_OFFS)

#define MV_EIP197_PE_0_ICE_FPP_CTRL_DMA_RUNS_OFFS		4
#define MV_EIP197_PE_0_ICE_FPP_CTRL_DMA_RUNS_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_FPP_CTRL_DMA_RUNS_OFFS)

#define MV_EIP197_PE_0_ICE_FPP_CTRL_INSTR_ERROR_OFFS		5
#define MV_EIP197_PE_0_ICE_FPP_CTRL_INSTR_ERROR_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_FPP_CTRL_INSTR_ERROR_OFFS)

#define MV_EIP197_PE_0_ICE_FPP_CTRL_DMA_ERROR_OFFS		6
#define MV_EIP197_PE_0_ICE_FPP_CTRL_DMA_ERROR_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_FPP_CTRL_DMA_ERROR_OFFS)

#define MV_EIP197_PE_0_ICE_FPP_CTRL_PARITY_ERROR_OFFS		7
#define MV_EIP197_PE_0_ICE_FPP_CTRL_PARITY_ERROR_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_FPP_CTRL_PARITY_ERROR_OFFS)

#define MV_EIP197_PE_0_ICE_FPP_CTRL_WAITING_OFFS		8
#define MV_EIP197_PE_0_ICE_FPP_CTRL_WAITING_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_FPP_CTRL_WAITING_OFFS)

#define MV_EIP197_PE_0_ICE_FPP_CTRL_CARRY_OFFS		9
#define MV_EIP197_PE_0_ICE_FPP_CTRL_CARRY_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_FPP_CTRL_CARRY_OFFS)

#define MV_EIP197_PE_0_ICE_FPP_CTRL_SIGN_OFFS		10
#define MV_EIP197_PE_0_ICE_FPP_CTRL_SIGN_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_FPP_CTRL_SIGN_OFFS)

#define MV_EIP197_PE_0_ICE_FPP_CTRL_ZERO_OFFS		11
#define MV_EIP197_PE_0_ICE_FPP_CTRL_ZERO_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_FPP_CTRL_ZERO_OFFS)

#define MV_EIP197_PE_0_ICE_FPP_CTRL_CURRENT_PC_OFFS		16
#define MV_EIP197_PE_0_ICE_FPP_CTRL_CURRENT_PC_MASK    \
		(0x00007fff << MV_EIP197_PE_0_ICE_FPP_CTRL_CURRENT_PC_OFFS)


/* PE_0_ICE_FPP_DEBUG */
#define MV_EIP197_PE_0_ICE_FPP_DEBUG_REG					(0x002a0d84)
#define MV_EIP197_PE_0_ICE_FPP_DEBUG_STOPPED_AT_BP0_OFFS		0
#define MV_EIP197_PE_0_ICE_FPP_DEBUG_STOPPED_AT_BP0_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_FPP_DEBUG_STOPPED_AT_BP0_OFFS)

#define MV_EIP197_PE_0_ICE_FPP_DEBUG_STOPPED_AT_BP1_OFFS		1
#define MV_EIP197_PE_0_ICE_FPP_DEBUG_STOPPED_AT_BP1_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_FPP_DEBUG_STOPPED_AT_BP1_OFFS)

#define MV_EIP197_PE_0_ICE_FPP_DEBUG_STOPPED_AT_START_OFFS		8
#define MV_EIP197_PE_0_ICE_FPP_DEBUG_STOPPED_AT_START_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_FPP_DEBUG_STOPPED_AT_START_OFFS)

#define MV_EIP197_PE_0_ICE_FPP_DEBUG_STOP_ON_START_OFFS		9
#define MV_EIP197_PE_0_ICE_FPP_DEBUG_STOP_ON_START_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_FPP_DEBUG_STOP_ON_START_OFFS)

#define MV_EIP197_PE_0_ICE_FPP_DEBUG_EN_STOP_IRQ_OFFS		10
#define MV_EIP197_PE_0_ICE_FPP_DEBUG_EN_STOP_IRQ_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_FPP_DEBUG_EN_STOP_IRQ_OFFS)

#define MV_EIP197_PE_0_ICE_FPP_DEBUG_WRITE_BP_OFFS		11
#define MV_EIP197_PE_0_ICE_FPP_DEBUG_WRITE_BP_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_FPP_DEBUG_WRITE_BP_OFFS)

#define MV_EIP197_PE_0_ICE_FPP_DEBUG_SELECT_BP_OFFS		12
#define MV_EIP197_PE_0_ICE_FPP_DEBUG_SELECT_BP_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_FPP_DEBUG_SELECT_BP_OFFS)

#define MV_EIP197_PE_0_ICE_FPP_DEBUG_ENABLE_BP_OFFS		15
#define MV_EIP197_PE_0_ICE_FPP_DEBUG_ENABLE_BP_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_FPP_DEBUG_ENABLE_BP_OFFS)

#define MV_EIP197_PE_0_ICE_FPP_DEBUG_BREAKPOINT_ADDRESS_OFFS		16
#define MV_EIP197_PE_0_ICE_FPP_DEBUG_BREAKPOINT_ADDRESS_MASK    \
		(0x0000ffff << MV_EIP197_PE_0_ICE_FPP_DEBUG_BREAKPOINT_ADDRESS_OFFS)


/* PE_0_ICE_PPTF_CTRL */
#define MV_EIP197_PE_0_ICE_PPTF_CTRL_REG					(0x002a0e00)
#define MV_EIP197_PE_0_ICE_PPTF_CTRL_FIFO_RESET_OFFS		15
#define MV_EIP197_PE_0_ICE_PPTF_CTRL_FIFO_RESET_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PPTF_CTRL_FIFO_RESET_OFFS)

#define MV_EIP197_PE_0_ICE_PPTF_CTRL_FPP_BLOCK_OFFS		16
#define MV_EIP197_PE_0_ICE_PPTF_CTRL_FPP_BLOCK_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_PPTF_CTRL_FPP_BLOCK_OFFS)

#define MV_EIP197_PE_0_ICE_PPTF_CTRL_TOKEN_SIZE_OFFS		24
#define MV_EIP197_PE_0_ICE_PPTF_CTRL_TOKEN_SIZE_MASK    \
		(0x000000ff << MV_EIP197_PE_0_ICE_PPTF_CTRL_TOKEN_SIZE_OFFS)


/* PE_0_ICE_RAM_CTRL */
#define MV_EIP197_PE_0_ICE_RAM_CTRL_REG					(0x002a0ff0)
#define MV_EIP197_PE_0_ICE_RAM_CTRL_PUE_PROG_EN_OFFS		0
#define MV_EIP197_PE_0_ICE_RAM_CTRL_PUE_PROG_EN_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_RAM_CTRL_PUE_PROG_EN_OFFS)

#define MV_EIP197_PE_0_ICE_RAM_CTRL_FPP_PROG_EN_OFFS		1
#define MV_EIP197_PE_0_ICE_RAM_CTRL_FPP_PROG_EN_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_RAM_CTRL_FPP_PROG_EN_OFFS)

#define MV_EIP197_PE_0_ICE_RAM_CTRL_DEBUG_EN_OFFS		16
#define MV_EIP197_PE_0_ICE_RAM_CTRL_DEBUG_EN_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_RAM_CTRL_DEBUG_EN_OFFS)

#define MV_EIP197_PE_0_ICE_RAM_CTRL_UNLOCK_OFFS		24
#define MV_EIP197_PE_0_ICE_RAM_CTRL_UNLOCK_MASK    \
		(0x00000003 << MV_EIP197_PE_0_ICE_RAM_CTRL_UNLOCK_OFFS)

#define MV_EIP197_PE_0_ICE_RAM_CTRL_SOFT_LOCK_OFFS		30
#define MV_EIP197_PE_0_ICE_RAM_CTRL_SOFT_LOCK_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_RAM_CTRL_SOFT_LOCK_OFFS)

#define MV_EIP197_PE_0_ICE_RAM_CTRL_HARD_LOCK_OFFS		31
#define MV_EIP197_PE_0_ICE_RAM_CTRL_HARD_LOCK_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_RAM_CTRL_HARD_LOCK_OFFS)


/* PE_0_ICE_OPTIONS */
#define MV_EIP197_PE_0_ICE_OPTIONS_REG					(0x002a0ff8)
#define MV_EIP197_PE_0_ICE_OPTIONS_SUPPORT_CONFIG_OFFS		0
#define MV_EIP197_PE_0_ICE_OPTIONS_SUPPORT_CONFIG_MASK    \
		(0x00000001 << MV_EIP197_PE_0_ICE_OPTIONS_SUPPORT_CONFIG_OFFS)

#define MV_EIP197_PE_0_ICE_OPTIONS_UE_BREAKPOINTS_OFFS		2
#define MV_EIP197_PE_0_ICE_OPTIONS_UE_BREAKPOINTS_MASK    \
		(0x00000003 << MV_EIP197_PE_0_ICE_OPTIONS_UE_BREAKPOINTS_OFFS)


/* PE_0_ICE_VERSION */
#define MV_EIP197_PE_0_ICE_VERSION_REG					(0x002a0ffc)
#define MV_EIP197_PE_0_ICE_VERSION_EIP_NUMBER_OFFS		0
#define MV_EIP197_PE_0_ICE_VERSION_EIP_NUMBER_MASK    \
		(0x000000ff << MV_EIP197_PE_0_ICE_VERSION_EIP_NUMBER_OFFS)

#define MV_EIP197_PE_0_ICE_VERSION_EIP_NUMBER_COMPL_OFFS		8
#define MV_EIP197_PE_0_ICE_VERSION_EIP_NUMBER_COMPL_MASK    \
		(0x000000ff << MV_EIP197_PE_0_ICE_VERSION_EIP_NUMBER_COMPL_OFFS)

#define MV_EIP197_PE_0_ICE_VERSION_PATCH_LEVEL_OFFS		16
#define MV_EIP197_PE_0_ICE_VERSION_PATCH_LEVEL_MASK    \
		(0x0000000f << MV_EIP197_PE_0_ICE_VERSION_PATCH_LEVEL_OFFS)

#define MV_EIP197_PE_0_ICE_VERSION_MINOR_VERSION_OFFS		20
#define MV_EIP197_PE_0_ICE_VERSION_MINOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_PE_0_ICE_VERSION_MINOR_VERSION_OFFS)

#define MV_EIP197_PE_0_ICE_VERSION_MAJOR_VERSION_OFFS		24
#define MV_EIP197_PE_0_ICE_VERSION_MAJOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_PE_0_ICE_VERSION_MAJOR_VERSION_OFFS)


/* PE_0_EIP96_TOKEN_CTRL_STAT */
#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_REG					(0x002a1000)
#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_ACTIVE_TOKENS_OFFS		0
#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_ACTIVE_TOKENS_MASK    \
		(0x00000003 << MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_ACTIVE_TOKENS_OFFS)

#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_TOKEN_LOCATION_AVAILABLE_OFFS		2
#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_TOKEN_LOCATION_AVAILABLE_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_TOKEN_LOCATION_AVAILABLE_OFFS)

#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_RESULT_TOKEN_AVAILABLE_OFFS		3
#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_RESULT_TOKEN_AVAILABLE_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_RESULT_TOKEN_AVAILABLE_OFFS)

#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_TOKEN_READ_ACTIVE_OFFS		4
#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_TOKEN_READ_ACTIVE_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_TOKEN_READ_ACTIVE_OFFS)

#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_CONTEXT_CACHE_ACTIVE_OFFS		5
#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_CONTEXT_CACHE_ACTIVE_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_CONTEXT_CACHE_ACTIVE_OFFS)

#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_CONTEXT_FETCH_OFFS		6
#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_CONTEXT_FETCH_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_CONTEXT_FETCH_OFFS)

#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_RESULT_CONTEXT_OFFS		7
#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_RESULT_CONTEXT_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_RESULT_CONTEXT_OFFS)

#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_PACKETS_TO_BE_PROCESSED_OFFS		8
#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_PACKETS_TO_BE_PROCESSED_MASK    \
		(0x0000003f << MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_PACKETS_TO_BE_PROCESSED_OFFS)

#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_PROCESSING_HELD_OFFS		14
#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_PROCESSING_HELD_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_PROCESSING_HELD_OFFS)

#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_BUSY_OFFS		15
#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_BUSY_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_BUSY_OFFS)

#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_OPTIMAL_CONTEXT_UPDATES_OFFS		16
#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_OPTIMAL_CONTEXT_UPDATES_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_OPTIMAL_CONTEXT_UPDATES_OFFS)

#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_ABSOLUTE_ARC4_POINTER_OFFS		18
#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_ABSOLUTE_ARC4_POINTER_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_ABSOLUTE_ARC4_POINTER_OFFS)

#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_ALLOW_REUSE_CACHED_CTX_OFFS		19
#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_ALLOW_REUSE_CACHED_CTX_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_ALLOW_REUSE_CACHED_CTX_OFFS)

#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_ALLOW_POSTPONED_CTX_REUSE_OFFS		20
#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_ALLOW_POSTPONED_CTX_REUSE_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_ALLOW_POSTPONED_CTX_REUSE_OFFS)

#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_ZERO_LENGTH_RESULT_PACKET_OFFS		21
#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_ZERO_LENGTH_RESULT_PACKET_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_ZERO_LENGTH_RESULT_PACKET_OFFS)

#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_TIMEOUT_COUNTER_ENABLE_OFFS		22
#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_TIMEOUT_COUNTER_ENABLE_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_TIMEOUT_COUNTER_ENABLE_OFFS)

#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_DEBUG_MODE_OFFS		23
#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_DEBUG_MODE_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_DEBUG_MODE_OFFS)

#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_PROCESSPACKETS_OFFS		24
#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_PROCESSPACKETS_MASK    \
		(0x0000003f << MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_PROCESSPACKETS_OFFS)

#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_HOLD_PROCESSING_OFFS		31
#define MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_HOLD_PROCESSING_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_TOKEN_CTRL_STAT_HOLD_PROCESSING_OFFS)


/* PE_0_EIP96_FUNCTION_EN */
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_REG					(0x002a1004)
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_HASH_ONLY_NULL_OFFS		0
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_HASH_ONLY_NULL_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_HASH_ONLY_NULL_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_ENCRYPT_ONLY_OFFS		1
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_ENCRYPT_ONLY_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_ENCRYPT_ONLY_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_HASH_ENCRYPT_OFFS		2
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_HASH_ENCRYPT_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_HASH_ENCRYPT_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_HASH_DECRYPT_OFFS		3
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_HASH_DECRYPT_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_HASH_DECRYPT_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_ENCRYPT_HASH_OFFS		4
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_ENCRYPT_HASH_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_ENCRYPT_HASH_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_DECRYPT_HASH_OFFS		5
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_DECRYPT_HASH_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_DECRYPT_HASH_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_RESERVED_6_OFFS		6
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_RESERVED_6_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_RESERVED_6_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_ARC4_OFFS		7
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_ARC4_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_ARC4_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_AES_ECB_OFFS		8
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_AES_ECB_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_AES_ECB_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_AES_CBC_OFFS		9
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_AES_CBC_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_AES_CBC_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_AES_CTR_ICM_OFFS		10
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_AES_CTR_ICM_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_AES_CTR_ICM_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_AES_OFB_OFFS		11
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_AES_OFB_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_AES_OFB_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_AES_CFB_OFFS		12
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_AES_CFB_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_AES_CFB_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_DES_ECB_OFFS		13
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_DES_ECB_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_DES_ECB_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_DES_CBC_OFFS		14
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_DES_CBC_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_DES_CBC_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_RESERVED_15_OFFS		15
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_RESERVED_15_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_RESERVED_15_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_DES_OFB_OFFS		16
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_DES_OFB_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_DES_OFB_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_DES_CFB_OFFS		17
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_DES_CFB_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_DES_CFB_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_TDES_ECB_OFFS		18
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_TDES_ECB_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_TDES_ECB_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_TDES_CBC_OFFS		19
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_TDES_CBC_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_TDES_CBC_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_RESERVED_20_OFFS		20
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_RESERVED_20_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_RESERVED_20_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_TDES_OFB_OFFS		21
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_TDES_OFB_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_TDES_OFB_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_TDES_CFB_OFFS		22
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_TDES_CFB_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_TDES_CFB_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_RESERVED_23_OFFS		23
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_RESERVED_23_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_RESERVED_23_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_BASIC_MD5_OFFS		24
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_BASIC_MD5_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_BASIC_MD5_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_HMAC_MD5_OFFS		25
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_HMAC_MD5_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_HMAC_MD5_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_BASIC_SHA1_OFFS		26
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_BASIC_SHA1_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_BASIC_SHA1_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_HMAC_SHA1_OFFS		27
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_HMAC_SHA1_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_HMAC_SHA1_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_BASIC_SHA2_OFFS		28
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_BASIC_SHA2_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_BASIC_SHA2_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_HMAC_SHA2_OFFS		29
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_HMAC_SHA2_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_HMAC_SHA2_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_AES_XCBC_MAC_OFFS		30
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_AES_XCBC_MAC_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_AES_XCBC_MAC_OFFS)

#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_GCM_HASH_OFFS		31
#define MV_EIP197_PE_0_EIP96_FUNCTION_EN_GCM_HASH_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_FUNCTION_EN_GCM_HASH_OFFS)


/* PE_0_EIP96_CONTEXT_CTRL */
#define MV_EIP197_PE_0_EIP96_CONTEXT_CTRL_REG					(0x002a1008)
#define MV_EIP197_PE_0_EIP96_CONTEXT_CTRL_CONTEXT_SIZE_OFFS		0
#define MV_EIP197_PE_0_EIP96_CONTEXT_CTRL_CONTEXT_SIZE_MASK    \
		(0x000000ff << MV_EIP197_PE_0_EIP96_CONTEXT_CTRL_CONTEXT_SIZE_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_CTRL_ADDRESS_MODE_OFFS		8
#define MV_EIP197_PE_0_EIP96_CONTEXT_CTRL_ADDRESS_MODE_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_CONTEXT_CTRL_ADDRESS_MODE_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_CTRL_CTRL_MODE_OFFS		9
#define MV_EIP197_PE_0_EIP96_CONTEXT_CTRL_CTRL_MODE_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_CONTEXT_CTRL_CTRL_MODE_OFFS)


/* PE_0_EIP96_CONTEXT_STAT */
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_REG					(0x002a100c)
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E0_OFFS		0
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E0_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E0_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E1_OFFS		1
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E1_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E1_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E2_OFFS		2
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E2_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E2_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E3_OFFS		3
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E3_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E3_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E4_OFFS		4
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E4_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E4_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E5_OFFS		5
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E5_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E5_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E6_OFFS		6
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E6_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E6_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E7_OFFS		7
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E7_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E7_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E8_OFFS		8
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E8_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E8_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E9_OFFS		9
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E9_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E9_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E10_OFFS		10
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E10_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E10_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E11_OFFS		11
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E11_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E11_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E12_OFFS		12
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E12_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E12_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E13_OFFS		13
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E13_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E13_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E14_OFFS		14
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E14_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_E14_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_AVAILABLE_TOKENS_OFFS		16
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_AVAILABLE_TOKENS_MASK    \
		(0x00000003 << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_AVAILABLE_TOKENS_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_ACTIVE_CONTEXT_OFFS		18
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_ACTIVE_CONTEXT_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_ACTIVE_CONTEXT_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_NEXT_CONTEXT_OFFS		19
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_NEXT_CONTEXT_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_NEXT_CONTEXT_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_RESULT_CONTEXT_OFFS		20
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_RESULT_CONTEXT_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_RESULT_CONTEXT_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_ERROR_RECOVERY_OFFS		21
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_ERROR_RECOVERY_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_ERROR_RECOVERY_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_ACTIVE_PACKET_STATE_OFFS		24
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_ACTIVE_PACKET_STATE_MASK    \
		(0x0000000f << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_ACTIVE_PACKET_STATE_OFFS)

#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_NEXT_PACKET_STATE_OFFS		28
#define MV_EIP197_PE_0_EIP96_CONTEXT_STAT_NEXT_PACKET_STATE_MASK    \
		(0x0000000f << MV_EIP197_PE_0_EIP96_CONTEXT_STAT_NEXT_PACKET_STATE_OFFS)


/* PE_0_EIP96_OUT_TRANS_CTRL_STAT */
#define MV_EIP197_PE_0_EIP96_OUT_TRANS_CTRL_STAT_REG					(0x002a1018)
#define MV_EIP197_PE_0_EIP96_OUT_TRANS_CTRL_STAT_AVAILABLE_DWORDS_OFFS		0
#define MV_EIP197_PE_0_EIP96_OUT_TRANS_CTRL_STAT_AVAILABLE_DWORDS_MASK    \
		(0x000000ff << MV_EIP197_PE_0_EIP96_OUT_TRANS_CTRL_STAT_AVAILABLE_DWORDS_OFFS)

#define MV_EIP197_PE_0_EIP96_OUT_TRANS_CTRL_STAT_MIN_TRANSFER_SIZE_OFFS		8
#define MV_EIP197_PE_0_EIP96_OUT_TRANS_CTRL_STAT_MIN_TRANSFER_SIZE_MASK    \
		(0x000000ff << MV_EIP197_PE_0_EIP96_OUT_TRANS_CTRL_STAT_MIN_TRANSFER_SIZE_OFFS)

#define MV_EIP197_PE_0_EIP96_OUT_TRANS_CTRL_STAT_MAX_TRANSFER_SIZE_OFFS		16
#define MV_EIP197_PE_0_EIP96_OUT_TRANS_CTRL_STAT_MAX_TRANSFER_SIZE_MASK    \
		(0x000000ff << MV_EIP197_PE_0_EIP96_OUT_TRANS_CTRL_STAT_MAX_TRANSFER_SIZE_OFFS)

#define MV_EIP197_PE_0_EIP96_OUT_TRANS_CTRL_STAT_TRANSFER_SIZE_MASK_OFFS		24
#define MV_EIP197_PE_0_EIP96_OUT_TRANS_CTRL_STAT_TRANSFER_SIZE_MASK_MASK    \
		(0x000000ff << MV_EIP197_PE_0_EIP96_OUT_TRANS_CTRL_STAT_TRANSFER_SIZE_MASK_OFFS)


/* PE_0_EIP96_OUT_BUF_CTRL */
#define MV_EIP197_PE_0_EIP96_OUT_BUF_CTRL_REG					(0x002a101c)
#define MV_EIP197_PE_0_EIP96_OUT_BUF_CTRL_HOLD_OUTPUT_DATA_OFFS		3
#define MV_EIP197_PE_0_EIP96_OUT_BUF_CTRL_HOLD_OUTPUT_DATA_MASK    \
		(0x0000001f << MV_EIP197_PE_0_EIP96_OUT_BUF_CTRL_HOLD_OUTPUT_DATA_OFFS)


/* PE_0_EIP96_PRNG_STAT */
#define MV_EIP197_PE_0_EIP96_PRNG_STAT_REG					(0x002a1040)
#define MV_EIP197_PE_0_EIP96_PRNG_STAT_BUSY_OFFS		0
#define MV_EIP197_PE_0_EIP96_PRNG_STAT_BUSY_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_PRNG_STAT_BUSY_OFFS)

#define MV_EIP197_PE_0_EIP96_PRNG_STAT_RESULT_READY_OFFS		1
#define MV_EIP197_PE_0_EIP96_PRNG_STAT_RESULT_READY_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_PRNG_STAT_RESULT_READY_OFFS)


/* PE_0_EIP96_PRNG_CTRL */
#define MV_EIP197_PE_0_EIP96_PRNG_CTRL_REG					(0x002a1044)
#define MV_EIP197_PE_0_EIP96_PRNG_CTRL_ENABLE_OFFS		0
#define MV_EIP197_PE_0_EIP96_PRNG_CTRL_ENABLE_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_PRNG_CTRL_ENABLE_OFFS)

#define MV_EIP197_PE_0_EIP96_PRNG_CTRL_AUTO_OFFS		1
#define MV_EIP197_PE_0_EIP96_PRNG_CTRL_AUTO_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_PRNG_CTRL_AUTO_OFFS)

#define MV_EIP197_PE_0_EIP96_PRNG_CTRL_RESULT_128_OFFS		2
#define MV_EIP197_PE_0_EIP96_PRNG_CTRL_RESULT_128_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_PRNG_CTRL_RESULT_128_OFFS)


/* PE_0_EIP96_PRNG_SEED_L */
#define MV_EIP197_PE_0_EIP96_PRNG_SEED_L_REG					(0x002a1048)
#define MV_EIP197_PE_0_EIP96_PRNG_SEED_L_PRNG_SEED_LOW_OFFS		0

/* PE_0_EIP96_PRNG_SEED_H */
#define MV_EIP197_PE_0_EIP96_PRNG_SEED_H_REG					(0x002a104c)
#define MV_EIP197_PE_0_EIP96_PRNG_SEED_H_PRNG_SEED_HIGH_OFFS		0

/* PE_0_EIP96_PRNG_KEY_0_L */
#define MV_EIP197_PE_0_EIP96_PRNG_KEY_0_L_REG					(0x002a1050)
#define MV_EIP197_PE_0_EIP96_PRNG_KEY_0_L_PRNG_DES_KEY0_LOW_OFFS		0

/* PE_0_EIP96_PRNG_KEY_0_H */
#define MV_EIP197_PE_0_EIP96_PRNG_KEY_0_H_REG					(0x002a1054)
#define MV_EIP197_PE_0_EIP96_PRNG_KEY_0_H_PRNG_DES_KEY0_HIGH_OFFS		0

/* PE_0_EIP96_PRNG_KEY_1_L */
#define MV_EIP197_PE_0_EIP96_PRNG_KEY_1_L_REG					(0x002a1058)
#define MV_EIP197_PE_0_EIP96_PRNG_KEY_1_L_PRNG_DES_KEY1_LOW_OFFS		0

/* PE_0_EIP96_PRNG_KEY_1_H */
#define MV_EIP197_PE_0_EIP96_PRNG_KEY_1_H_REG					(0x002a105c)
#define MV_EIP197_PE_0_EIP96_PRNG_KEY_1_H_PRNG_DES_KEY1_HIGH_OFFS		0

/* PE_0_EIP96_PRNG_RES_0 */
#define MV_EIP197_PE_0_EIP96_PRNG_RES_0_REG					(0x002a1060)
#define MV_EIP197_PE_0_EIP96_PRNG_RES_0_PRNG_OUTPUT_OFFS		0

/* PE_0_EIP96_PRNG_RES_1 */
#define MV_EIP197_PE_0_EIP96_PRNG_RES_1_REG					(0x002a1064)
#define MV_EIP197_PE_0_EIP96_PRNG_RES_1_PRNG_OUTPUT_OFFS		0

/* PE_0_EIP96_PRNG_RES_2 */
#define MV_EIP197_PE_0_EIP96_PRNG_RES_2_REG					(0x002a1068)
#define MV_EIP197_PE_0_EIP96_PRNG_RES_2_PRNG_OUTPUT_OFFS		0

/* PE_0_EIP96_PRNG_RES_3 */
#define MV_EIP197_PE_0_EIP96_PRNG_RES_3_REG					(0x002a106c)
#define MV_EIP197_PE_0_EIP96_PRNG_RES_3_PRNG_OUTPUT_OFFS		0

/* PE_0_EIP96_PRNG_LFSR_L */
#define MV_EIP197_PE_0_EIP96_PRNG_LFSR_L_REG					(0x002a1070)
#define MV_EIP197_PE_0_EIP96_PRNG_LFSR_L_PRNG_LFSR_LOW_OFFS		0

/* PE_0_EIP96_PRNG_LFSR_H */
#define MV_EIP197_PE_0_EIP96_PRNG_LFSR_H_REG					(0x002a1074)
#define MV_EIP197_PE_0_EIP96_PRNG_LFSR_H_PRNG_LFSR_HIGH_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W0 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W0_REG					(0x002a1080)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W0_CUR_TOKEN_W0_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W1 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W1_REG					(0x002a1084)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W1_CUR_TOKEN_W1_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W2 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W2_REG					(0x002a1088)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W2_CUR_TOKEN_W2_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W3 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W3_REG					(0x002a108c)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W3_CUR_TOKEN_W3_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W4 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W4_REG					(0x002a1090)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W4_CUR_TOKEN_W4_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W5 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W5_REG					(0x002a1094)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W5_CUR_TOKEN_W5_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W6 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W6_REG					(0x002a1098)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W6_CUR_TOKEN_W6_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W7 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W7_REG					(0x002a109c)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W7_CUR_TOKEN_W7_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W8 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W8_REG					(0x002a10a0)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W8_CUR_TOKEN_W8_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W9 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W9_REG					(0x002a10a4)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W9_CUR_TOKEN_W9_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W10 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W10_REG					(0x002a10a8)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W10_CUR_TOKEN_W10_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W11 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W11_REG					(0x002a10ac)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W11_CUR_TOKEN_W11_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W12 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W12_REG					(0x002a10b0)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W12_CUR_TOKEN_W12_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W13 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W13_REG					(0x002a10b4)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W13_CUR_TOKEN_W13_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W14 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W14_REG					(0x002a10b8)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W14_CUR_TOKEN_W14_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W15 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W15_REG					(0x002a10bc)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W15_CUR_TOKEN_W15_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W16 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W16_REG					(0x002a10c0)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W16_CUR_TOKEN_W16_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W17 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W17_REG					(0x002a10c4)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W17_CUR_TOKEN_W17_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W18 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W18_REG					(0x002a10c8)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W18_CUR_TOKEN_W18_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W19 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W19_REG					(0x002a10cc)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W19_CUR_TOKEN_W19_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W20 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W20_REG					(0x002a10d0)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W20_CUR_TOKEN_W20_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W21 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W21_REG					(0x002a10d4)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W21_CUR_TOKEN_W21_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W22 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W22_REG					(0x002a10d8)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W22_CUR_TOKEN_W22_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W23 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W23_REG					(0x002a10dc)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W23_CUR_TOKEN_W23_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W24 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W24_REG					(0x002a10e0)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W24_CUR_TOKEN_W24_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W25 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W25_REG					(0x002a10e4)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W25_CUR_TOKEN_W25_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W26 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W26_REG					(0x002a10e8)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W26_CUR_TOKEN_W26_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W27 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W27_REG					(0x002a10ec)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W27_CUR_TOKEN_W27_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W28 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W28_REG					(0x002a10f0)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W28_CUR_TOKEN_W28_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W29 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W29_REG					(0x002a10f4)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W29_CUR_TOKEN_W29_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W30 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W30_REG					(0x002a10f8)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W30_CUR_TOKEN_W30_OFFS		0

/* PE_0_EIP96_CUR_TOKEN_W31 */
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W31_REG					(0x002a10fc)
#define MV_EIP197_PE_0_EIP96_CUR_TOKEN_W31_CUR_TOKEN_W31_OFFS		0

/* PE_0_EIP96_RES_TOKEN_W0 */
#define MV_EIP197_PE_0_EIP96_RES_TOKEN_W0_REG					(0x002a1100)
#define MV_EIP197_PE_0_EIP96_RES_TOKEN_W0_RES_TOKEN_W0_OFFS		0

/* PE_0_EIP96_RES_TOKEN_W1 */
#define MV_EIP197_PE_0_EIP96_RES_TOKEN_W1_REG					(0x002a1104)
#define MV_EIP197_PE_0_EIP96_RES_TOKEN_W1_RES_TOKEN_W1_OFFS		0

/* PE_0_EIP96_RES_TOKEN_W2 */
#define MV_EIP197_PE_0_EIP96_RES_TOKEN_W2_REG					(0x002a1108)
#define MV_EIP197_PE_0_EIP96_RES_TOKEN_W2_RES_TOKEN_W2_OFFS		0

/* PE_0_EIP96_RES_TOKEN_W3 */
#define MV_EIP197_PE_0_EIP96_RES_TOKEN_W3_REG					(0x002a110c)
#define MV_EIP197_PE_0_EIP96_RES_TOKEN_W3_RES_TOKEN_W3_OFFS		0

/* PE_0_EIP96_RES_TOKEN_W4 */
#define MV_EIP197_PE_0_EIP96_RES_TOKEN_W4_REG					(0x002a1110)
#define MV_EIP197_PE_0_EIP96_RES_TOKEN_W4_RES_TOKEN_W4_OFFS		0

/* PE_0_EIP96_RES_TOKEN_W5 */
#define MV_EIP197_PE_0_EIP96_RES_TOKEN_W5_REG					(0x002a1114)
#define MV_EIP197_PE_0_EIP96_RES_TOKEN_W5_RES_TOKEN_W5_OFFS		0

/* PE_0_EIP96_RES_TOKEN_W6 */
#define MV_EIP197_PE_0_EIP96_RES_TOKEN_W6_REG					(0x002a1118)
#define MV_EIP197_PE_0_EIP96_RES_TOKEN_W6_RES_TOKEN_W6_OFFS		0

/* PE_0_EIP96_RES_TOKEN_W7 */
#define MV_EIP197_PE_0_EIP96_RES_TOKEN_W7_REG					(0x002a111c)
#define MV_EIP197_PE_0_EIP96_RES_TOKEN_W7_RES_TOKEN_W7_OFFS		0

/* PE_0_EIP96_NXT_CONTEXT_CMD_0 */
#define MV_EIP197_PE_0_EIP96_NXT_CONTEXT_CMD_0_REG					(0x002a1140)
#define MV_EIP197_PE_0_EIP96_NXT_CONTEXT_CMD_0_NXT_CONTEXT_CMD_0_OFFS		0

/* PE_0_EIP96_NXT_CONTEXT_CMD_1 */
#define MV_EIP197_PE_0_EIP96_NXT_CONTEXT_CMD_1_REG					(0x002a1144)
#define MV_EIP197_PE_0_EIP96_NXT_CONTEXT_CMD_1_NXT_CONTEXT_CMD_1_OFFS		0

/* PE_0_EIP96_NXT_GENERAL_PUR_0 */
#define MV_EIP197_PE_0_EIP96_NXT_GENERAL_PUR_0_REG					(0x002a1148)
#define MV_EIP197_PE_0_EIP96_NXT_GENERAL_PUR_0_NXT_GEN_PURPOSE_0_OFFS		0

/* PE_0_EIP96_NXT_GENERAL_PUR_1 */
#define MV_EIP197_PE_0_EIP96_NXT_GENERAL_PUR_1_REG					(0x002a114c)
#define MV_EIP197_PE_0_EIP96_NXT_GENERAL_PUR_1_NXT_GEN_PURPOSE_1_OFFS		0

/* PE_0_EIP96_NXT_IV_0 */
#define MV_EIP197_PE_0_EIP96_NXT_IV_0_REG					(0x002a1150)
#define MV_EIP197_PE_0_EIP96_NXT_IV_0_NXT_IV_0_OFFS		0

/* PE_0_EIP96_NXT_IV_1 */
#define MV_EIP197_PE_0_EIP96_NXT_IV_1_REG					(0x002a1154)
#define MV_EIP197_PE_0_EIP96_NXT_IV_1_NXT_IV_1_OFFS		0

/* PE_0_EIP96_NXT_IV_2 */
#define MV_EIP197_PE_0_EIP96_NXT_IV_2_REG					(0x002a1158)
#define MV_EIP197_PE_0_EIP96_NXT_IV_2_NXT_IV_2_OFFS		0

/* PE_0_EIP96_NXT_IV_3 */
#define MV_EIP197_PE_0_EIP96_NXT_IV_3_REG					(0x002a115c)
#define MV_EIP197_PE_0_EIP96_NXT_IV_3_NXT_IV_3_OFFS		0

/* PE_0_EIP96_NXT_KEY_0 */
#define MV_EIP197_PE_0_EIP96_NXT_KEY_0_REG					(0x002a1160)
#define MV_EIP197_PE_0_EIP96_NXT_KEY_0_NXT_KEY_0_OFFS		0

/* PE_0_EIP96_NXT_KEY_1 */
#define MV_EIP197_PE_0_EIP96_NXT_KEY_1_REG					(0x002a1164)
#define MV_EIP197_PE_0_EIP96_NXT_KEY_1_NXT_KEY_1_OFFS		0

/* PE_0_EIP96_NXT_KEY_2 */
#define MV_EIP197_PE_0_EIP96_NXT_KEY_2_REG					(0x002a1168)
#define MV_EIP197_PE_0_EIP96_NXT_KEY_2_NXT_KEY_2_OFFS		0

/* PE_0_EIP96_NXT_KEY_3 */
#define MV_EIP197_PE_0_EIP96_NXT_KEY_3_REG					(0x002a116c)
#define MV_EIP197_PE_0_EIP96_NXT_KEY_3_NXT_KEY_3_OFFS		0

/* PE_0_EIP96_NXT_KEY_4 */
#define MV_EIP197_PE_0_EIP96_NXT_KEY_4_REG					(0x002a1170)
#define MV_EIP197_PE_0_EIP96_NXT_KEY_4_NXT_KEY_4_OFFS		0

/* PE_0_EIP96_NXT_KEY_5 */
#define MV_EIP197_PE_0_EIP96_NXT_KEY_5_REG					(0x002a1174)
#define MV_EIP197_PE_0_EIP96_NXT_KEY_5_NXT_KEY_5_OFFS		0

/* PE_0_EIP96_NXT_KEY_6 */
#define MV_EIP197_PE_0_EIP96_NXT_KEY_6_REG					(0x002a1178)
#define MV_EIP197_PE_0_EIP96_NXT_KEY_6_NXT_KEY_6_OFFS		0

/* PE_0_EIP96_NXT_KEY_7 */
#define MV_EIP197_PE_0_EIP96_NXT_KEY_7_REG					(0x002a117c)
#define MV_EIP197_PE_0_EIP96_NXT_KEY_7_NXT_KEY_7_OFFS		0

/* PE_0_EIP96_NXT_IDIGEST_0 */
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_0_REG					(0x002a1180)
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_0_NXT_IDIGEST_0_OFFS		0

/* PE_0_EIP96_NXT_IDIGEST_1 */
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_1_REG					(0x002a1184)
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_1_NXT_IDIGEST_1_OFFS		0

/* PE_0_EIP96_NXT_IDIGEST_2 */
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_2_REG					(0x002a1188)
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_2_NXT_IDIGEST_2_OFFS		0

/* PE_0_EIP96_NXT_IDIGEST_3 */
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_3_REG					(0x002a118c)
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_3_NXT_IDIGEST_3_OFFS		0

/* PE_0_EIP96_NXT_IDIGEST_4 */
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_4_REG					(0x002a1190)
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_4_NXT_IDIGEST_4_OFFS		0

/* PE_0_EIP96_NXT_IDIGEST_5 */
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_5_REG					(0x002a1194)
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_5_NXT_IDIGEST_5_OFFS		0

/* PE_0_EIP96_NXT_IDIGEST_6 */
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_6_REG					(0x002a1198)
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_6_NXT_IDIGEST_6_OFFS		0

/* PE_0_EIP96_NXT_IDIGEST_7 */
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_7_REG					(0x002a119c)
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_7_NXT_IDIGEST_7_OFFS		0

/* PE_0_EIP96_NXT_ODIGEST_0 */
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_0_REG					(0x002a11a0)
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_0_NXT_ODIGEST_0_OFFS		0

/* PE_0_EIP96_NXT_ODIGEST_1 */
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_1_REG					(0x002a11a4)
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_1_NXT_ODIGEST_1_OFFS		0

/* PE_0_EIP96_NXT_ODIGEST_2 */
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_2_REG					(0x002a11a8)
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_2_NXT_ODIGEST_2_OFFS		0

/* PE_0_EIP96_NXT_ODIGEST_3 */
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_3_REG					(0x002a11ac)
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_3_NXT_ODIGEST_3_OFFS		0

/* PE_0_EIP96_NXT_ODIGEST_4 */
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_4_REG					(0x002a11b0)
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_4_NXT_ODIGEST_4_OFFS		0

/* PE_0_EIP96_NXT_ODIGEST_5 */
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_5_REG					(0x002a11b4)
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_5_NXT_ODIGEST_5_OFFS		0

/* PE_0_EIP96_NXT_ODIGEST_6 */
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_6_REG					(0x002a11b8)
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_6_NXT_ODIGEST_6_OFFS		0

/* PE_0_EIP96_NXT_ODIGEST_7 */
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_7_REG					(0x002a11bc)
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_7_NXT_ODIGEST_7_OFFS		0

/* PE_0_EIP96_NXT_DIGEST_CNT */
#define MV_EIP197_PE_0_EIP96_NXT_DIGEST_CNT_REG					(0x002a11c0)
#define MV_EIP197_PE_0_EIP96_NXT_DIGEST_CNT_NXT_DIGEST_CNT_OFFS		0

/* PE_0_EIP96_NXT_SPI_SSRC */
#define MV_EIP197_PE_0_EIP96_NXT_SPI_SSRC_REG					(0x002a11c4)
#define MV_EIP197_PE_0_EIP96_NXT_SPI_SSRC_NXT_SPI_SSRC_OFFS		0

/* PE_0_EIP96_NXT_SEQNUM */
#define MV_EIP197_PE_0_EIP96_NXT_SEQNUM_REG					(0x002a11c8)
#define MV_EIP197_PE_0_EIP96_NXT_SEQNUM_NXT_SEQNUM_OFFS		0

/* PE_0_EIP96_NXT_EXT_SEQNUM */
#define MV_EIP197_PE_0_EIP96_NXT_EXT_SEQNUM_REG					(0x002a11cc)
#define MV_EIP197_PE_0_EIP96_NXT_EXT_SEQNUM_NXT_EXT_SEQNUM_OFFS		0

/* PE_0_EIP96_NXT_SEQNUM_MASK_0 */
#define MV_EIP197_PE_0_EIP96_NXT_SEQNUM_MASK_0_REG					(0x002a11d0)
#define MV_EIP197_PE_0_EIP96_NXT_SEQNUM_MASK_0_NXT_SEQNUM_MASK_0_OFFS		0

/* PE_0_EIP96_NXT_SEQNUM_MASK_1 */
#define MV_EIP197_PE_0_EIP96_NXT_SEQNUM_MASK_1_REG					(0x002a11d4)
#define MV_EIP197_PE_0_EIP96_NXT_SEQNUM_MASK_1_NXT_SEQNUM_MASK_1_OFFS		0

/* PE_0_EIP96_NXT_SEQNUM_MASK_2 */
#define MV_EIP197_PE_0_EIP96_NXT_SEQNUM_MASK_2_REG					(0x002a11d8)
#define MV_EIP197_PE_0_EIP96_NXT_SEQNUM_MASK_2_NXT_SEQNUM_MASK_2_OFFS		0

/* PE_0_EIP96_NXT_SEQNUM_MASK_3 */
#define MV_EIP197_PE_0_EIP96_NXT_SEQNUM_MASK_3_REG					(0x002a11dc)
#define MV_EIP197_PE_0_EIP96_NXT_SEQNUM_MASK_3_NXT_SEQNUM_MASK_3_OFFS		0

/* PE_0_EIP96_NXT_CHECKSUM */
#define MV_EIP197_PE_0_EIP96_NXT_CHECKSUM_REG					(0x002a11e4)
#define MV_EIP197_PE_0_EIP96_NXT_CHECKSUM_NXT_CHECKSUM_OFFS		0
#define MV_EIP197_PE_0_EIP96_NXT_CHECKSUM_NXT_CHECKSUM_MASK    \
		(0x0000ffff << MV_EIP197_PE_0_EIP96_NXT_CHECKSUM_NXT_CHECKSUM_OFFS)


/* PE_0_EIP96_NXT_ARC4_IJ_PNTR */
#define MV_EIP197_PE_0_EIP96_NXT_ARC4_IJ_PNTR_REG					(0x002a11e8)
#define MV_EIP197_PE_0_EIP96_NXT_ARC4_IJ_PNTR_NXT_ARC4_IJ_PNTR_OFFS		0
#define MV_EIP197_PE_0_EIP96_NXT_ARC4_IJ_PNTR_NXT_ARC4_IJ_PNTR_MASK    \
		(0x0000ffff << MV_EIP197_PE_0_EIP96_NXT_ARC4_IJ_PNTR_NXT_ARC4_IJ_PNTR_OFFS)


/* PE_0_EIP96_NXT_ARC4_PNTR */
#define MV_EIP197_PE_0_EIP96_NXT_ARC4_PNTR_REG					(0x002a11ec)
#define MV_EIP197_PE_0_EIP96_NXT_ARC4_PNTR_NXT_ARC4_PNTR_OFFS		0

/* PE_0_EIP96_CUR_CONTEXT_CMD_0 */
#define MV_EIP197_PE_0_EIP96_CUR_CONTEXT_CMD_0_REG					(0x002a1200)
#define MV_EIP197_PE_0_EIP96_CUR_CONTEXT_CMD_0_CUR_CONTEXT_CMD_0_OFFS		0

/* PE_0_EIP96_CUR_CONTEXT_CMD_1 */
#define MV_EIP197_PE_0_EIP96_CUR_CONTEXT_CMD_1_REG					(0x002a1204)
#define MV_EIP197_PE_0_EIP96_CUR_CONTEXT_CMD_1_CUR_CONTEXT_CMD_1_OFFS		0

/* PE_0_EIP96_CUR_GENERAL_PUR_0 */
#define MV_EIP197_PE_0_EIP96_CUR_GENERAL_PUR_0_REG					(0x002a1208)
#define MV_EIP197_PE_0_EIP96_CUR_GENERAL_PUR_0_CUR_GEN_PURPOSE_0_OFFS		0

/* PE_0_EIP96_CUR_GENERAL_PUR_1 */
#define MV_EIP197_PE_0_EIP96_CUR_GENERAL_PUR_1_REG					(0x002a120c)
#define MV_EIP197_PE_0_EIP96_CUR_GENERAL_PUR_1_CUR_GEN_PURPOSE_1_OFFS		0

/* PE_0_EIP96_CUR_IV_0 */
#define MV_EIP197_PE_0_EIP96_CUR_IV_0_REG					(0x002a1210)
#define MV_EIP197_PE_0_EIP96_CUR_IV_0_CUR_IV_0_OFFS		0

/* PE_0_EIP96_CUR_IV_1 */
#define MV_EIP197_PE_0_EIP96_CUR_IV_1_REG					(0x002a1214)
#define MV_EIP197_PE_0_EIP96_CUR_IV_1_CUR_IV_1_OFFS		0

/* PE_0_EIP96_CUR_IV_2 */
#define MV_EIP197_PE_0_EIP96_CUR_IV_2_REG					(0x002a1218)
#define MV_EIP197_PE_0_EIP96_CUR_IV_2_CUR_IV_2_OFFS		0

/* PE_0_EIP96_CUR_IV_3 */
#define MV_EIP197_PE_0_EIP96_CUR_IV_3_REG					(0x002a121c)
#define MV_EIP197_PE_0_EIP96_CUR_IV_3_CUR_IV_3_OFFS		0

/* PE_0_EIP96_CUR_KEY_0 */
#define MV_EIP197_PE_0_EIP96_CUR_KEY_0_REG					(0x002a1220)
#define MV_EIP197_PE_0_EIP96_CUR_KEY_0_CUR_KEY_0_OFFS		0

/* PE_0_EIP96_CUR_KEY_1 */
#define MV_EIP197_PE_0_EIP96_CUR_KEY_1_REG					(0x002a1224)
#define MV_EIP197_PE_0_EIP96_CUR_KEY_1_CUR_KEY_1_OFFS		0

/* PE_0_EIP96_CUR_KEY_2 */
#define MV_EIP197_PE_0_EIP96_CUR_KEY_2_REG					(0x002a1228)
#define MV_EIP197_PE_0_EIP96_CUR_KEY_2_CUR_KEY_2_OFFS		0

/* PE_0_EIP96_CUR_KEY_3 */
#define MV_EIP197_PE_0_EIP96_CUR_KEY_3_REG					(0x002a122c)
#define MV_EIP197_PE_0_EIP96_CUR_KEY_3_CUR_KEY_3_OFFS		0

/* PE_0_EIP96_CUR_KEY_4 */
#define MV_EIP197_PE_0_EIP96_CUR_KEY_4_REG					(0x002a1230)
#define MV_EIP197_PE_0_EIP96_CUR_KEY_4_CUR_KEY_4_OFFS		0

/* PE_0_EIP96_CUR_KEY_5 */
#define MV_EIP197_PE_0_EIP96_CUR_KEY_5_REG					(0x002a1234)
#define MV_EIP197_PE_0_EIP96_CUR_KEY_5_CUR_KEY_5_OFFS		0

/* PE_0_EIP96_CUR_KEY_6 */
#define MV_EIP197_PE_0_EIP96_CUR_KEY_6_REG					(0x002a1238)
#define MV_EIP197_PE_0_EIP96_CUR_KEY_6_CUR_KEY_6_OFFS		0

/* PE_0_EIP96_CUR_KEY_7 */
#define MV_EIP197_PE_0_EIP96_CUR_KEY_7_REG					(0x002a123c)
#define MV_EIP197_PE_0_EIP96_CUR_KEY_7_CUR_KEY_7_OFFS		0

/* PE_0_EIP96_CUR_IDIGEST_0 */
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_0_REG					(0x002a1240)
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_0_CUR_IDIGEST_0_OFFS		0

/* PE_0_EIP96_CUR_IDIGEST_1 */
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_1_REG					(0x002a1244)
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_1_CUR_IDIGEST_1_OFFS		0

/* PE_0_EIP96_CUR_IDIGEST_2 */
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_2_REG					(0x002a1248)
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_2_CUR_IDIGEST_2_OFFS		0

/* PE_0_EIP96_CUR_IDIGEST_3 */
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_3_REG					(0x002a124c)
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_3_CUR_IDIGEST_3_OFFS		0

/* PE_0_EIP96_CUR_IDIGEST_4 */
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_4_REG					(0x002a1250)
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_4_CUR_IDIGEST_4_OFFS		0

/* PE_0_EIP96_CUR_IDIGEST_5 */
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_5_REG					(0x002a1254)
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_5_CUR_IDIGEST_5_OFFS		0

/* PE_0_EIP96_CUR_IDIGEST_6 */
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_6_REG					(0x002a1258)
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_6_CUR_IDIGEST_6_OFFS		0

/* PE_0_EIP96_CUR_IDIGEST_7 */
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_7_REG					(0x002a125c)
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_7_CUR_IDIGEST_7_OFFS		0

/* PE_0_EIP96_CUR_ODIGEST_0 */
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_0_REG					(0x002a1260)
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_0_CUR_ODIGEST_0_OFFS		0

/* PE_0_EIP96_CUR_ODIGEST_1 */
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_1_REG					(0x002a1264)
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_1_CUR_ODIGEST_1_OFFS		0

/* PE_0_EIP96_CUR_ODIGEST_2 */
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_2_REG					(0x002a1268)
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_2_CUR_ODIGEST_2_OFFS		0

/* PE_0_EIP96_CUR_ODIGEST_3 */
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_3_REG					(0x002a126c)
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_3_CUR_ODIGEST_3_OFFS		0

/* PE_0_EIP96_CUR_ODIGEST_4 */
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_4_REG					(0x002a1270)
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_4_CUR_ODIGEST_4_OFFS		0

/* PE_0_EIP96_CUR_ODIGEST_5 */
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_5_REG					(0x002a1274)
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_5_CUR_ODIGEST_5_OFFS		0

/* PE_0_EIP96_CUR_ODIGEST_6 */
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_6_REG					(0x002a1278)
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_6_CUR_ODIGEST_6_OFFS		0

/* PE_0_EIP96_CUR_ODIGEST_7 */
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_7_REG					(0x002a127c)
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_7_CUR_ODIGEST_7_OFFS		0

/* PE_0_EIP96_CUR_DIGEST_CNT */
#define MV_EIP197_PE_0_EIP96_CUR_DIGEST_CNT_REG					(0x002a1280)
#define MV_EIP197_PE_0_EIP96_CUR_DIGEST_CNT_CUR_DIGEST_CNT_OFFS		0

/* PE_0_EIP96_CUR_SPI_SSRC */
#define MV_EIP197_PE_0_EIP96_CUR_SPI_SSRC_REG					(0x002a1284)
#define MV_EIP197_PE_0_EIP96_CUR_SPI_SSRC_CUR_SPI_SSRC_OFFS		0

/* PE_0_EIP96_CUR_SEQNUM */
#define MV_EIP197_PE_0_EIP96_CUR_SEQNUM_REG					(0x002a1288)
#define MV_EIP197_PE_0_EIP96_CUR_SEQNUM_CUR_SEQNUM_OFFS		0

/* PE_0_EIP96_CUR_EXT_SEQNUM */
#define MV_EIP197_PE_0_EIP96_CUR_EXT_SEQNUM_REG					(0x002a128c)
#define MV_EIP197_PE_0_EIP96_CUR_EXT_SEQNUM_CUR_EXT_SEQNUM_OFFS		0

/* PE_0_EIP96_CUR_SEQNUM_MASK_0 */
#define MV_EIP197_PE_0_EIP96_CUR_SEQNUM_MASK_0_REG					(0x002a1290)
#define MV_EIP197_PE_0_EIP96_CUR_SEQNUM_MASK_0_CUR_SEQNUM_MASK_0_OFFS		0

/* PE_0_EIP96_CUR_SEQNUM_MASK_1 */
#define MV_EIP197_PE_0_EIP96_CUR_SEQNUM_MASK_1_REG					(0x002a1294)
#define MV_EIP197_PE_0_EIP96_CUR_SEQNUM_MASK_1_CUR_SEQNUM_MASK_1_OFFS		0

/* PE_0_EIP96_CUR_SEQNUM_MASK_2 */
#define MV_EIP197_PE_0_EIP96_CUR_SEQNUM_MASK_2_REG					(0x002a1298)
#define MV_EIP197_PE_0_EIP96_CUR_SEQNUM_MASK_2_CUR_SEQNUM_MASK_2_OFFS		0

/* PE_0_EIP96_CUR_SEQNUM_MASK_3 */
#define MV_EIP197_PE_0_EIP96_CUR_SEQNUM_MASK_3_REG					(0x002a129c)
#define MV_EIP197_PE_0_EIP96_CUR_SEQNUM_MASK_3_CUR_SEQNUM_MASK_3_OFFS		0

/* PE_0_EIP96_CUR_CHECKSUM */
#define MV_EIP197_PE_0_EIP96_CUR_CHECKSUM_REG					(0x002a12a4)
#define MV_EIP197_PE_0_EIP96_CUR_CHECKSUM_CUR_CHECKSUM_OFFS		0
#define MV_EIP197_PE_0_EIP96_CUR_CHECKSUM_CUR_CHECKSUM_MASK    \
		(0x0000ffff << MV_EIP197_PE_0_EIP96_CUR_CHECKSUM_CUR_CHECKSUM_OFFS)


/* PE_0_EIP96_CUR_ARC4_IJ_PNTR */
#define MV_EIP197_PE_0_EIP96_CUR_ARC4_IJ_PNTR_REG					(0x002a12a8)
#define MV_EIP197_PE_0_EIP96_CUR_ARC4_IJ_PNTR_CUR_ARC4_IJ_PNTR_OFFS		0
#define MV_EIP197_PE_0_EIP96_CUR_ARC4_IJ_PNTR_CUR_ARC4_IJ_PNTR_MASK    \
		(0x0000ffff << MV_EIP197_PE_0_EIP96_CUR_ARC4_IJ_PNTR_CUR_ARC4_IJ_PNTR_OFFS)


/* PE_0_EIP96_CUR_ARC4_PNTR */
#define MV_EIP197_PE_0_EIP96_CUR_ARC4_PNTR_REG					(0x002a12ac)
#define MV_EIP197_PE_0_EIP96_CUR_ARC4_PNTR_CUR_ARC4_PNTR_OFFS		0

/* PE_0_EIP96_RES_HASH_0 */
#define MV_EIP197_PE_0_EIP96_RES_HASH_0_REG					(0x002a12c0)
#define MV_EIP197_PE_0_EIP96_RES_HASH_0_RES_HASH_0_OFFS		0

/* PE_0_EIP96_RES_HASH_1 */
#define MV_EIP197_PE_0_EIP96_RES_HASH_1_REG					(0x002a12c4)
#define MV_EIP197_PE_0_EIP96_RES_HASH_1_RES_HASH_1_OFFS		0

/* PE_0_EIP96_RES_HASH_2 */
#define MV_EIP197_PE_0_EIP96_RES_HASH_2_REG					(0x002a12c8)
#define MV_EIP197_PE_0_EIP96_RES_HASH_2_RES_HASH_2_OFFS		0

/* PE_0_EIP96_RES_HASH_3 */
#define MV_EIP197_PE_0_EIP96_RES_HASH_3_REG					(0x002a12cc)
#define MV_EIP197_PE_0_EIP96_RES_HASH_3_RES_HASH_3_OFFS		0

/* PE_0_EIP96_RES_HASH_4 */
#define MV_EIP197_PE_0_EIP96_RES_HASH_4_REG					(0x002a12d0)
#define MV_EIP197_PE_0_EIP96_RES_HASH_4_RES_HASH_4_OFFS		0

/* PE_0_EIP96_RES_HASH_5 */
#define MV_EIP197_PE_0_EIP96_RES_HASH_5_REG					(0x002a12d4)
#define MV_EIP197_PE_0_EIP96_RES_HASH_5_RES_HASH_5_OFFS		0

/* PE_0_EIP96_RES_HASH_6 */
#define MV_EIP197_PE_0_EIP96_RES_HASH_6_REG					(0x002a12d8)
#define MV_EIP197_PE_0_EIP96_RES_HASH_6_RES_HASH_6_OFFS		0

/* PE_0_EIP96_RES_HASH_7 */
#define MV_EIP197_PE_0_EIP96_RES_HASH_7_REG					(0x002a12dc)
#define MV_EIP197_PE_0_EIP96_RES_HASH_7_RES_HASH_7_OFFS		0

/* PE_0_EIP96_RES_DIGEST_CNT */
#define MV_EIP197_PE_0_EIP96_RES_DIGEST_CNT_REG					(0x002a12e0)
#define MV_EIP197_PE_0_EIP96_RES_DIGEST_CNT_RES_DIGEST_CNT_OFFS		0

/* PE_0_EIP96_RES_SPI_SSRC */
#define MV_EIP197_PE_0_EIP96_RES_SPI_SSRC_REG					(0x002a12e4)
#define MV_EIP197_PE_0_EIP96_RES_SPI_SSRC_RES_SPI_SSRC_OFFS		0

/* PE_0_EIP96_RES_SEQNUM */
#define MV_EIP197_PE_0_EIP96_RES_SEQNUM_REG					(0x002a12e8)
#define MV_EIP197_PE_0_EIP96_RES_SEQNUM_RES_SEQNUM_OFFS		0

/* PE_0_EIP96_RES_EXT_SEQNUM */
#define MV_EIP197_PE_0_EIP96_RES_EXT_SEQNUM_REG					(0x002a12ec)
#define MV_EIP197_PE_0_EIP96_RES_EXT_SEQNUM_RES_EXT_SEQNUM_OFFS		0

/* PE_0_EIP96_RES_CHECKSUM */
#define MV_EIP197_PE_0_EIP96_RES_CHECKSUM_REG					(0x002a12f0)
#define MV_EIP197_PE_0_EIP96_RES_CHECKSUM_RES_CHECKSUM_OFFS		0
#define MV_EIP197_PE_0_EIP96_RES_CHECKSUM_RES_CHECKSUM_MASK    \
		(0x0000ffff << MV_EIP197_PE_0_EIP96_RES_CHECKSUM_RES_CHECKSUM_OFFS)


/* PE_0_EIP96_NXT_IDIGEST_8 */
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_8_REG					(0x002a1300)
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_8_NXT_IDIGEST_8_OFFS		0

/* PE_0_EIP96_NXT_IDIGEST_9 */
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_9_REG					(0x002a1304)
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_9_NXT_IDIGEST_9_OFFS		0

/* PE_0_EIP96_NXT_IDIGEST_A */
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_A_REG					(0x002a1308)
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_A_NXT_IDIGEST_A_OFFS		0

/* PE_0_EIP96_NXT_IDIGEST_B */
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_B_REG					(0x002a130c)
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_B_NXT_IDIGEST_B_OFFS		0

/* PE_0_EIP96_NXT_IDIGEST_C */
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_C_REG					(0x002a1310)
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_C_NXT_IDIGEST_C_OFFS		0

/* PE_0_EIP96_NXT_IDIGEST_D */
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_D_REG					(0x002a1314)
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_D_NXT_IDIGEST_D_OFFS		0

/* PE_0_EIP96_NXT_IDIGEST_E */
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_E_REG					(0x002a1318)
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_E_NXT_IDIGEST_E_OFFS		0

/* PE_0_EIP96_NXT_IDIGEST_F */
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_F_REG					(0x002a131c)
#define MV_EIP197_PE_0_EIP96_NXT_IDIGEST_F_NXT_IDIGEST_F_OFFS		0

/* PE_0_EIP96_NXT_ODIGEST_8 */
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_8_REG					(0x002a1320)
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_8_NXT_ODIGEST_8_OFFS		0

/* PE_0_EIP96_NXT_ODIGEST_9 */
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_9_REG					(0x002a1324)
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_9_NXT_ODIGEST_9_OFFS		0

/* PE_0_EIP96_NXT_ODIGEST_A */
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_A_REG					(0x002a1328)
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_A_NXT_ODIGEST_A_OFFS		0

/* PE_0_EIP96_NXT_ODIGEST_B */
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_B_REG					(0x002a132c)
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_B_NXT_ODIGEST_B_OFFS		0

/* PE_0_EIP96_NXT_ODIGEST_C */
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_C_REG					(0x002a1330)
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_C_NXT_ODIGEST_C_OFFS		0

/* PE_0_EIP96_NXT_ODIGEST_D */
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_D_REG					(0x002a1334)
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_D_NXT_ODIGEST_D_OFFS		0

/* PE_0_EIP96_NXT_ODIGEST_E */
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_E_REG					(0x002a1338)
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_E_NXT_ODIGEST_E_OFFS		0

/* PE_0_EIP96_NXT_ODIGEST_F */
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_F_REG					(0x002a133c)
#define MV_EIP197_PE_0_EIP96_NXT_ODIGEST_F_NXT_ODIGEST_F_OFFS		0

/* PE_0_EIP96_CUR_IDIGEST_8 */
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_8_REG					(0x002a1340)
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_8_CUR_IDIGEST_8_OFFS		0

/* PE_0_EIP96_CUR_IDIGEST_9 */
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_9_REG					(0x002a1344)
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_9_CUR_IDIGEST_9_OFFS		0

/* PE_0_EIP96_CUR_IDIGEST_A */
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_A_REG					(0x002a1348)
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_A_CUR_IDIGEST_A_OFFS		0

/* PE_0_EIP96_CUR_IDIGEST_B */
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_B_REG					(0x002a134c)
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_B_CUR_IDIGEST_B_OFFS		0

/* PE_0_EIP96_CUR_IDIGEST_C */
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_C_REG					(0x002a1350)
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_C_CUR_IDIGEST_C_OFFS		0

/* PE_0_EIP96_CUR_IDIGEST_D */
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_D_REG					(0x002a1354)
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_D_CUR_IDIGEST_D_OFFS		0

/* PE_0_EIP96_CUR_IDIGEST_E */
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_E_REG					(0x002a1358)
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_E_CUR_IDIGEST_E_OFFS		0

/* PE_0_EIP96_CUR_IDIGEST_F */
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_F_REG					(0x002a135c)
#define MV_EIP197_PE_0_EIP96_CUR_IDIGEST_F_CUR_IDIGEST_F_OFFS		0

/* PE_0_EIP96_CUR_ODIGEST_8 */
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_8_REG					(0x002a1360)
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_8_CUR_ODIGEST_8_OFFS		0

/* PE_0_EIP96_CUR_ODIGEST_9 */
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_9_REG					(0x002a1364)
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_9_CUR_ODIGEST_9_OFFS		0

/* PE_0_EIP96_CUR_ODIGEST_A */
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_A_REG					(0x002a1368)
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_A_CUR_ODIGEST_A_OFFS		0

/* PE_0_EIP96_CUR_ODIGEST_B */
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_B_REG					(0x002a136c)
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_B_CUR_ODIGEST_B_OFFS		0

/* PE_0_EIP96_CUR_ODIGEST_C */
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_C_REG					(0x002a1370)
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_C_CUR_ODIGEST_C_OFFS		0

/* PE_0_EIP96_CUR_ODIGEST_D */
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_D_REG					(0x002a1374)
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_D_CUR_ODIGEST_D_OFFS		0

/* PE_0_EIP96_CUR_ODIGEST_E */
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_E_REG					(0x002a1378)
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_E_CUR_ODIGEST_E_OFFS		0

/* PE_0_EIP96_CUR_ODIGEST_F */
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_F_REG					(0x002a137c)
#define MV_EIP197_PE_0_EIP96_CUR_ODIGEST_F_CUR_ODIGEST_F_OFFS		0

/* PE_0_EIP96_RES_HASH_8 */
#define MV_EIP197_PE_0_EIP96_RES_HASH_8_REG					(0x002a1380)
#define MV_EIP197_PE_0_EIP96_RES_HASH_8_RES_HASH_8_OFFS		0

/* PE_0_EIP96_RES_HASH_9 */
#define MV_EIP197_PE_0_EIP96_RES_HASH_9_REG					(0x002a1384)
#define MV_EIP197_PE_0_EIP96_RES_HASH_9_RES_HASH_9_OFFS		0

/* PE_0_EIP96_RES_HASH_A */
#define MV_EIP197_PE_0_EIP96_RES_HASH_A_REG					(0x002a1388)
#define MV_EIP197_PE_0_EIP96_RES_HASH_A_RES_HASH_A_OFFS		0

/* PE_0_EIP96_RES_HASH_B */
#define MV_EIP197_PE_0_EIP96_RES_HASH_B_REG					(0x002a138c)
#define MV_EIP197_PE_0_EIP96_RES_HASH_B_RES_HASH_B_OFFS		0

/* PE_0_EIP96_RES_HASH_C */
#define MV_EIP197_PE_0_EIP96_RES_HASH_C_REG					(0x002a1390)
#define MV_EIP197_PE_0_EIP96_RES_HASH_C_RES_HASH_C_OFFS		0

/* PE_0_EIP96_RES_HASH_D */
#define MV_EIP197_PE_0_EIP96_RES_HASH_D_REG					(0x002a1394)
#define MV_EIP197_PE_0_EIP96_RES_HASH_D_RES_HASH_D_OFFS		0

/* PE_0_EIP96_RES_HASH_E */
#define MV_EIP197_PE_0_EIP96_RES_HASH_E_REG					(0x002a1398)
#define MV_EIP197_PE_0_EIP96_RES_HASH_E_RES_HASH_E_OFFS		0

/* PE_0_EIP96_RES_HASH_F */
#define MV_EIP197_PE_0_EIP96_RES_HASH_F_REG					(0x002a139c)
#define MV_EIP197_PE_0_EIP96_RES_HASH_F_RES_HASH_F_OFFS		0

/* PE_0_EIP96_AIC_POL_CTRL */
#define MV_EIP197_PE_0_EIP96_AIC_POL_CTRL_REG					(0x002a13c0)
#define MV_EIP197_PE_0_EIP96_AIC_POL_CTRL_POLARITY_CTRL_0_OFFS		0
#define MV_EIP197_PE_0_EIP96_AIC_POL_CTRL_POLARITY_CTRL_0_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_AIC_POL_CTRL_POLARITY_CTRL_0_OFFS)

#define MV_EIP197_PE_0_EIP96_AIC_POL_CTRL_POLARITY_CTRL_1_OFFS		1
#define MV_EIP197_PE_0_EIP96_AIC_POL_CTRL_POLARITY_CTRL_1_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_AIC_POL_CTRL_POLARITY_CTRL_1_OFFS)

#define MV_EIP197_PE_0_EIP96_AIC_POL_CTRL_POLARITY_CTRL_2_OFFS		2
#define MV_EIP197_PE_0_EIP96_AIC_POL_CTRL_POLARITY_CTRL_2_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_AIC_POL_CTRL_POLARITY_CTRL_2_OFFS)

#define MV_EIP197_PE_0_EIP96_AIC_POL_CTRL_POLARITY_CTRL_3_OFFS		3
#define MV_EIP197_PE_0_EIP96_AIC_POL_CTRL_POLARITY_CTRL_3_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_AIC_POL_CTRL_POLARITY_CTRL_3_OFFS)


/* PE_0_EIP96_AIC_TYPE_CTRL */
#define MV_EIP197_PE_0_EIP96_AIC_TYPE_CTRL_REG					(0x002a13c4)
#define MV_EIP197_PE_0_EIP96_AIC_TYPE_CTRL_TYPE_CTRL_0_OFFS		0
#define MV_EIP197_PE_0_EIP96_AIC_TYPE_CTRL_TYPE_CTRL_0_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_AIC_TYPE_CTRL_TYPE_CTRL_0_OFFS)

#define MV_EIP197_PE_0_EIP96_AIC_TYPE_CTRL_TYPE_CTRL_1_OFFS		1
#define MV_EIP197_PE_0_EIP96_AIC_TYPE_CTRL_TYPE_CTRL_1_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_AIC_TYPE_CTRL_TYPE_CTRL_1_OFFS)

#define MV_EIP197_PE_0_EIP96_AIC_TYPE_CTRL_TYPE_CTRL_2_OFFS		2
#define MV_EIP197_PE_0_EIP96_AIC_TYPE_CTRL_TYPE_CTRL_2_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_AIC_TYPE_CTRL_TYPE_CTRL_2_OFFS)

#define MV_EIP197_PE_0_EIP96_AIC_TYPE_CTRL_TYPE_CTRL_3_OFFS		3
#define MV_EIP197_PE_0_EIP96_AIC_TYPE_CTRL_TYPE_CTRL_3_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_AIC_TYPE_CTRL_TYPE_CTRL_3_OFFS)


/* PE_0_EIP96_AIC_ENABLE_CTRL */
#define MV_EIP197_PE_0_EIP96_AIC_ENABLE_CTRL_REG					(0x002a13c8)
#define MV_EIP197_PE_0_EIP96_AIC_ENABLE_CTRL_ENABLE_CTRL_OFFS		0
#define MV_EIP197_PE_0_EIP96_AIC_ENABLE_CTRL_ENABLE_CTRL_MASK    \
		(0x0000000f << MV_EIP197_PE_0_EIP96_AIC_ENABLE_CTRL_ENABLE_CTRL_OFFS)


/* PE_0_EIP96_AIC_RAW_STAT */
#define MV_EIP197_PE_0_EIP96_AIC_RAW_STAT_REG					(0x002a13cc)
#define MV_EIP197_PE_0_EIP96_AIC_RAW_STAT_RAW_STATUS_OFFS		0
#define MV_EIP197_PE_0_EIP96_AIC_RAW_STAT_RAW_STATUS_MASK    \
		(0x0000000f << MV_EIP197_PE_0_EIP96_AIC_RAW_STAT_RAW_STATUS_OFFS)


/* PE_0_EIP96_AIC_ENABLED_STAT */
#define MV_EIP197_PE_0_EIP96_AIC_ENABLED_STAT_REG					(0x002a13d0)
#define MV_EIP197_PE_0_EIP96_AIC_ENABLED_STAT_ENABLED_STATUS_OFFS		0
#define MV_EIP197_PE_0_EIP96_AIC_ENABLED_STAT_ENABLED_STATUS_MASK    \
		(0x0000000f << MV_EIP197_PE_0_EIP96_AIC_ENABLED_STAT_ENABLED_STATUS_OFFS)


/* PE_0_EIP96_AIC_ENABLE_CLR */
#define MV_EIP197_PE_0_EIP96_AIC_ENABLE_CLR_REG					(0x002a13d4)
#define MV_EIP197_PE_0_EIP96_AIC_ENABLE_CLR_ENABLE_CLR_OFFS		0
#define MV_EIP197_PE_0_EIP96_AIC_ENABLE_CLR_ENABLE_CLR_MASK    \
		(0x0000000f << MV_EIP197_PE_0_EIP96_AIC_ENABLE_CLR_ENABLE_CLR_OFFS)


/* PE_0_EIP96_AIC_OPTIONS */
#define MV_EIP197_PE_0_EIP96_AIC_OPTIONS_REG					(0x002a13d8)
#define MV_EIP197_PE_0_EIP96_AIC_OPTIONS_NR_OF_INPUTS_OFFS		0
#define MV_EIP197_PE_0_EIP96_AIC_OPTIONS_NR_OF_INPUTS_MASK    \
		(0x0000003f << MV_EIP197_PE_0_EIP96_AIC_OPTIONS_NR_OF_INPUTS_OFFS)


/* PE_0_EIP96_AIC_VERSION */
#define MV_EIP197_PE_0_EIP96_AIC_VERSION_REG					(0x002a13dc)
#define MV_EIP197_PE_0_EIP96_AIC_VERSION_EIP_NUMBER_OFFS		0
#define MV_EIP197_PE_0_EIP96_AIC_VERSION_EIP_NUMBER_MASK    \
		(0x000000ff << MV_EIP197_PE_0_EIP96_AIC_VERSION_EIP_NUMBER_OFFS)

#define MV_EIP197_PE_0_EIP96_AIC_VERSION_EIP_NUMBER_COMPL_OFFS		8
#define MV_EIP197_PE_0_EIP96_AIC_VERSION_EIP_NUMBER_COMPL_MASK    \
		(0x000000ff << MV_EIP197_PE_0_EIP96_AIC_VERSION_EIP_NUMBER_COMPL_OFFS)

#define MV_EIP197_PE_0_EIP96_AIC_VERSION_PATCH_LEVEL_OFFS		16
#define MV_EIP197_PE_0_EIP96_AIC_VERSION_PATCH_LEVEL_MASK    \
		(0x0000000f << MV_EIP197_PE_0_EIP96_AIC_VERSION_PATCH_LEVEL_OFFS)

#define MV_EIP197_PE_0_EIP96_AIC_VERSION_MINOR_VERSION_OFFS		20
#define MV_EIP197_PE_0_EIP96_AIC_VERSION_MINOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_PE_0_EIP96_AIC_VERSION_MINOR_VERSION_OFFS)

#define MV_EIP197_PE_0_EIP96_AIC_VERSION_MAJOR_VERSION_OFFS		24
#define MV_EIP197_PE_0_EIP96_AIC_VERSION_MAJOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_PE_0_EIP96_AIC_VERSION_MAJOR_VERSION_OFFS)


/* PE_0_EIP96_OPTIONS */
#define MV_EIP197_PE_0_EIP96_OPTIONS_REG					(0x002a13f8)
#define MV_EIP197_PE_0_EIP96_OPTIONS_AES_OFFS		12
#define MV_EIP197_PE_0_EIP96_OPTIONS_AES_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_OPTIONS_AES_OFFS)

#define MV_EIP197_PE_0_EIP96_OPTIONS_AES_FB_OFFS		13
#define MV_EIP197_PE_0_EIP96_OPTIONS_AES_FB_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_OPTIONS_AES_FB_OFFS)

#define MV_EIP197_PE_0_EIP96_OPTIONS_AES_SPEED_OFFS		14
#define MV_EIP197_PE_0_EIP96_OPTIONS_AES_SPEED_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_OPTIONS_AES_SPEED_OFFS)

#define MV_EIP197_PE_0_EIP96_OPTIONS_DES_OFFS		15
#define MV_EIP197_PE_0_EIP96_OPTIONS_DES_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_OPTIONS_DES_OFFS)

#define MV_EIP197_PE_0_EIP96_OPTIONS_DES_FB_OFFS		16
#define MV_EIP197_PE_0_EIP96_OPTIONS_DES_FB_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_OPTIONS_DES_FB_OFFS)

#define MV_EIP197_PE_0_EIP96_OPTIONS_DES_SPEED_OFFS		17
#define MV_EIP197_PE_0_EIP96_OPTIONS_DES_SPEED_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_OPTIONS_DES_SPEED_OFFS)

#define MV_EIP197_PE_0_EIP96_OPTIONS_ARC4_OFFS		18
#define MV_EIP197_PE_0_EIP96_OPTIONS_ARC4_MASK    \
		(0x00000003 << MV_EIP197_PE_0_EIP96_OPTIONS_ARC4_OFFS)

#define MV_EIP197_PE_0_EIP96_OPTIONS_KASUMI_OFFS		20
#define MV_EIP197_PE_0_EIP96_OPTIONS_KASUMI_MASK    \
		(0x00000003 << MV_EIP197_PE_0_EIP96_OPTIONS_KASUMI_OFFS)

#define MV_EIP197_PE_0_EIP96_OPTIONS_MD5_OFFS		22
#define MV_EIP197_PE_0_EIP96_OPTIONS_MD5_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_OPTIONS_MD5_OFFS)

#define MV_EIP197_PE_0_EIP96_OPTIONS_SHA1_OFFS		23
#define MV_EIP197_PE_0_EIP96_OPTIONS_SHA1_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_OPTIONS_SHA1_OFFS)

#define MV_EIP197_PE_0_EIP96_OPTIONS_SHA1_SPEED_OFFS		24
#define MV_EIP197_PE_0_EIP96_OPTIONS_SHA1_SPEED_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_OPTIONS_SHA1_SPEED_OFFS)

#define MV_EIP197_PE_0_EIP96_OPTIONS_SHA224_256_OFFS		25
#define MV_EIP197_PE_0_EIP96_OPTIONS_SHA224_256_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_OPTIONS_SHA224_256_OFFS)

#define MV_EIP197_PE_0_EIP96_OPTIONS_SHA384_512_OFFS		26
#define MV_EIP197_PE_0_EIP96_OPTIONS_SHA384_512_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_OPTIONS_SHA384_512_OFFS)

#define MV_EIP197_PE_0_EIP96_OPTIONS_XCBC_MAC_OFFS		27
#define MV_EIP197_PE_0_EIP96_OPTIONS_XCBC_MAC_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_OPTIONS_XCBC_MAC_OFFS)

#define MV_EIP197_PE_0_EIP96_OPTIONS_CBC_MAC_SPEED_OFFS		28
#define MV_EIP197_PE_0_EIP96_OPTIONS_CBC_MAC_SPEED_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_OPTIONS_CBC_MAC_SPEED_OFFS)

#define MV_EIP197_PE_0_EIP96_OPTIONS_CBC_MAC_KEYLENS_OFFS		29
#define MV_EIP197_PE_0_EIP96_OPTIONS_CBC_MAC_KEYLENS_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_OPTIONS_CBC_MAC_KEYLENS_OFFS)

#define MV_EIP197_PE_0_EIP96_OPTIONS_GHASH_OFFS		30
#define MV_EIP197_PE_0_EIP96_OPTIONS_GHASH_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_OPTIONS_GHASH_OFFS)

#define MV_EIP197_PE_0_EIP96_OPTIONS_KASUMI_F9_OFFS		31
#define MV_EIP197_PE_0_EIP96_OPTIONS_KASUMI_F9_MASK    \
		(0x00000001 << MV_EIP197_PE_0_EIP96_OPTIONS_KASUMI_F9_OFFS)


/* PE_0_EIP96_VERSION */
#define MV_EIP197_PE_0_EIP96_VERSION_REG					(0x002a13fc)
#define MV_EIP197_PE_0_EIP96_VERSION_EIP_NUMBER_OFFS		0
#define MV_EIP197_PE_0_EIP96_VERSION_EIP_NUMBER_MASK    \
		(0x000000ff << MV_EIP197_PE_0_EIP96_VERSION_EIP_NUMBER_OFFS)

#define MV_EIP197_PE_0_EIP96_VERSION_EIP_NUMBER_COMPL_OFFS		8
#define MV_EIP197_PE_0_EIP96_VERSION_EIP_NUMBER_COMPL_MASK    \
		(0x000000ff << MV_EIP197_PE_0_EIP96_VERSION_EIP_NUMBER_COMPL_OFFS)

#define MV_EIP197_PE_0_EIP96_VERSION_PATCH_LEVEL_OFFS		16
#define MV_EIP197_PE_0_EIP96_VERSION_PATCH_LEVEL_MASK    \
		(0x0000000f << MV_EIP197_PE_0_EIP96_VERSION_PATCH_LEVEL_OFFS)

#define MV_EIP197_PE_0_EIP96_VERSION_MINOR_VERSION_OFFS		20
#define MV_EIP197_PE_0_EIP96_VERSION_MINOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_PE_0_EIP96_VERSION_MINOR_VERSION_OFFS)

#define MV_EIP197_PE_0_EIP96_VERSION_MAJOR_VERSION_OFFS		24
#define MV_EIP197_PE_0_EIP96_VERSION_MAJOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_PE_0_EIP96_VERSION_MAJOR_VERSION_OFFS)


/* PE_0_OUT_DBUF_THRESH */
#define MV_EIP197_PE_0_OUT_DBUF_THRESH_REG					(0x002a1c00)
#define MV_EIP197_PE_0_OUT_DBUF_THRESH_MIN_THRESH_OFFS		0
#define MV_EIP197_PE_0_OUT_DBUF_THRESH_MIN_THRESH_MASK    \
		(0x0000000f << MV_EIP197_PE_0_OUT_DBUF_THRESH_MIN_THRESH_OFFS)

#define MV_EIP197_PE_0_OUT_DBUF_THRESH_MAX_THRESH_OFFS		4
#define MV_EIP197_PE_0_OUT_DBUF_THRESH_MAX_THRESH_MASK    \
		(0x0000000f << MV_EIP197_PE_0_OUT_DBUF_THRESH_MAX_THRESH_OFFS)

#define MV_EIP197_PE_0_OUT_DBUF_THRESH_COUNT_OFFS		16
#define MV_EIP197_PE_0_OUT_DBUF_THRESH_COUNT_MASK    \
		(0x00000fff << MV_EIP197_PE_0_OUT_DBUF_THRESH_COUNT_OFFS)

#define MV_EIP197_PE_0_OUT_DBUF_THRESH_UFLOW_IRQ_OFFS		30
#define MV_EIP197_PE_0_OUT_DBUF_THRESH_UFLOW_IRQ_MASK    \
		(0x00000001 << MV_EIP197_PE_0_OUT_DBUF_THRESH_UFLOW_IRQ_OFFS)

#define MV_EIP197_PE_0_OUT_DBUF_THRESH_OFLOW_IRQ_OFFS		31
#define MV_EIP197_PE_0_OUT_DBUF_THRESH_OFLOW_IRQ_MASK    \
		(0x00000001 << MV_EIP197_PE_0_OUT_DBUF_THRESH_OFLOW_IRQ_OFFS)


/* PE_0_OUT_TBUF_THRESH */
#define MV_EIP197_PE_0_OUT_TBUF_THRESH_REG					(0x002a1d00)
#define MV_EIP197_PE_0_OUT_TBUF_THRESH_COUNT_OFFS		16
#define MV_EIP197_PE_0_OUT_TBUF_THRESH_COUNT_MASK    \
		(0x00000fff << MV_EIP197_PE_0_OUT_TBUF_THRESH_COUNT_OFFS)

#define MV_EIP197_PE_0_OUT_TBUF_THRESH_UFLOW_IRQ_OFFS		30
#define MV_EIP197_PE_0_OUT_TBUF_THRESH_UFLOW_IRQ_MASK    \
		(0x00000001 << MV_EIP197_PE_0_OUT_TBUF_THRESH_UFLOW_IRQ_OFFS)

#define MV_EIP197_PE_0_OUT_TBUF_THRESH_OFLOW_IRQ_OFFS		31
#define MV_EIP197_PE_0_OUT_TBUF_THRESH_OFLOW_IRQ_MASK    \
		(0x00000001 << MV_EIP197_PE_0_OUT_TBUF_THRESH_OFLOW_IRQ_OFFS)


/* PE_0_AIC_POL_CTRL */
#define MV_EIP197_PE_0_AIC_POL_CTRL_REG					(0x002a1f00)
#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_0_OFFS		0
#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_0_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_0_OFFS)

#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_1_OFFS		1
#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_1_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_1_OFFS)

#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_2_OFFS		2
#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_2_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_2_OFFS)

#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_3_OFFS		3
#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_3_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_3_OFFS)

#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_4_OFFS		4
#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_4_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_4_OFFS)

#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_5_OFFS		5
#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_5_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_5_OFFS)

#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_6_OFFS		6
#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_6_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_6_OFFS)

#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_7_OFFS		7
#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_7_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_7_OFFS)

#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_8_OFFS		8
#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_8_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_8_OFFS)

#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_9_OFFS		9
#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_9_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_9_OFFS)

#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_10_OFFS		10
#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_10_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_10_OFFS)

#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_11_OFFS		11
#define MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_11_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_POL_CTRL_POLARITY_CTRL_11_OFFS)


/* PE_0_AIC_TYPE_CTRL */
#define MV_EIP197_PE_0_AIC_TYPE_CTRL_REG					(0x002a1f04)
#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_0_OFFS		0
#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_0_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_0_OFFS)

#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_1_OFFS		1
#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_1_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_1_OFFS)

#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_2_OFFS		2
#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_2_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_2_OFFS)

#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_3_OFFS		3
#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_3_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_3_OFFS)

#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_4_OFFS		4
#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_4_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_4_OFFS)

#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_5_OFFS		5
#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_5_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_5_OFFS)

#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_6_OFFS		6
#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_6_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_6_OFFS)

#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_7_OFFS		7
#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_7_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_7_OFFS)

#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_8_OFFS		8
#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_8_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_8_OFFS)

#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_9_OFFS		9
#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_9_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_9_OFFS)

#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_10_OFFS		10
#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_10_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_10_OFFS)

#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_11_OFFS		11
#define MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_11_MASK    \
		(0x00000001 << MV_EIP197_PE_0_AIC_TYPE_CTRL_TYPE_CTRL_11_OFFS)


/* PE_0_AIC_ENABLE_CTRL */
#define MV_EIP197_PE_0_AIC_ENABLE_CTRL_REG					(0x002a1f08)
#define MV_EIP197_PE_0_AIC_ENABLE_CTRL_ENABLE_CTRL_OFFS		0
#define MV_EIP197_PE_0_AIC_ENABLE_CTRL_ENABLE_CTRL_MASK    \
		(0x00000fff << MV_EIP197_PE_0_AIC_ENABLE_CTRL_ENABLE_CTRL_OFFS)


/* PE_0_AIC_RAW_STAT */
#define MV_EIP197_PE_0_AIC_RAW_STAT_REG					(0x002a1f0c)
#define MV_EIP197_PE_0_AIC_RAW_STAT_RAW_STATUS_OFFS		0
#define MV_EIP197_PE_0_AIC_RAW_STAT_RAW_STATUS_MASK    \
		(0x00000fff << MV_EIP197_PE_0_AIC_RAW_STAT_RAW_STATUS_OFFS)


/* PE_0_AIC_ENABLED_STAT */
#define MV_EIP197_PE_0_AIC_ENABLED_STAT_REG					(0x002a1f10)
#define MV_EIP197_PE_0_AIC_ENABLED_STAT_ENABLED_STATUS_OFFS		0
#define MV_EIP197_PE_0_AIC_ENABLED_STAT_ENABLED_STATUS_MASK    \
		(0x00000fff << MV_EIP197_PE_0_AIC_ENABLED_STAT_ENABLED_STATUS_OFFS)


/* PE_0_AIC_ENABLE_CLR */
#define MV_EIP197_PE_0_AIC_ENABLE_CLR_REG					(0x002a1f14)
#define MV_EIP197_PE_0_AIC_ENABLE_CLR_ENABLE_CLR_OFFS		0
#define MV_EIP197_PE_0_AIC_ENABLE_CLR_ENABLE_CLR_MASK    \
		(0x00000fff << MV_EIP197_PE_0_AIC_ENABLE_CLR_ENABLE_CLR_OFFS)


/* PE_0_AIC_OPTIONS */
#define MV_EIP197_PE_0_AIC_OPTIONS_REG					(0x002a1f18)
#define MV_EIP197_PE_0_AIC_OPTIONS_NR_OF_INPUTS_OFFS		0
#define MV_EIP197_PE_0_AIC_OPTIONS_NR_OF_INPUTS_MASK    \
		(0x0000003f << MV_EIP197_PE_0_AIC_OPTIONS_NR_OF_INPUTS_OFFS)


/* PE_0_AIC_VERSION */
#define MV_EIP197_PE_0_AIC_VERSION_REG					(0x002a1f1c)
#define MV_EIP197_PE_0_AIC_VERSION_EIP_NUMBER_OFFS		0
#define MV_EIP197_PE_0_AIC_VERSION_EIP_NUMBER_MASK    \
		(0x000000ff << MV_EIP197_PE_0_AIC_VERSION_EIP_NUMBER_OFFS)

#define MV_EIP197_PE_0_AIC_VERSION_EIP_NUMBER_COMPL_OFFS		8
#define MV_EIP197_PE_0_AIC_VERSION_EIP_NUMBER_COMPL_MASK    \
		(0x000000ff << MV_EIP197_PE_0_AIC_VERSION_EIP_NUMBER_COMPL_OFFS)

#define MV_EIP197_PE_0_AIC_VERSION_PATCH_LEVEL_OFFS		16
#define MV_EIP197_PE_0_AIC_VERSION_PATCH_LEVEL_MASK    \
		(0x0000000f << MV_EIP197_PE_0_AIC_VERSION_PATCH_LEVEL_OFFS)

#define MV_EIP197_PE_0_AIC_VERSION_MINOR_VERSION_OFFS		20
#define MV_EIP197_PE_0_AIC_VERSION_MINOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_PE_0_AIC_VERSION_MINOR_VERSION_OFFS)

#define MV_EIP197_PE_0_AIC_VERSION_MAJOR_VERSION_OFFS		24
#define MV_EIP197_PE_0_AIC_VERSION_MAJOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_PE_0_AIC_VERSION_MAJOR_VERSION_OFFS)


/* PE_0_PE_ARC4_SIZE */
#define MV_EIP197_PE_0_PE_ARC4_SIZE_REG					(0x002a1fec)
#define MV_EIP197_PE_0_PE_ARC4_SIZE_ARC4_SIZE_OFFS		0
#define MV_EIP197_PE_0_PE_ARC4_SIZE_ARC4_SIZE_MASK    \
		(0x00000001 << MV_EIP197_PE_0_PE_ARC4_SIZE_ARC4_SIZE_OFFS)


/* PE_0_PE_IN_FLIGHT */
#define MV_EIP197_PE_0_PE_IN_FLIGHT_REG					(0x002a1ff0)
#define MV_EIP197_PE_0_PE_IN_FLIGHT_UNSAFE_OFFS		0
#define MV_EIP197_PE_0_PE_IN_FLIGHT_UNSAFE_MASK    \
		(0x000000ff << MV_EIP197_PE_0_PE_IN_FLIGHT_UNSAFE_OFFS)

#define MV_EIP197_PE_0_PE_IN_FLIGHT_IN_FLIGHT_OFFS		16
#define MV_EIP197_PE_0_PE_IN_FLIGHT_IN_FLIGHT_MASK    \
		(0x000000ff << MV_EIP197_PE_0_PE_IN_FLIGHT_IN_FLIGHT_OFFS)

#define MV_EIP197_PE_0_PE_IN_FLIGHT_WR_IN_FLIGHT_OFFS		29
#define MV_EIP197_PE_0_PE_IN_FLIGHT_WR_IN_FLIGHT_MASK    \
		(0x00000001 << MV_EIP197_PE_0_PE_IN_FLIGHT_WR_IN_FLIGHT_OFFS)

#define MV_EIP197_PE_0_PE_IN_FLIGHT_UNDERFLOW_OFFS		30
#define MV_EIP197_PE_0_PE_IN_FLIGHT_UNDERFLOW_MASK    \
		(0x00000001 << MV_EIP197_PE_0_PE_IN_FLIGHT_UNDERFLOW_OFFS)

#define MV_EIP197_PE_0_PE_IN_FLIGHT_OVERFLOW_OFFS		31
#define MV_EIP197_PE_0_PE_IN_FLIGHT_OVERFLOW_MASK    \
		(0x00000001 << MV_EIP197_PE_0_PE_IN_FLIGHT_OVERFLOW_OFFS)


/* PE_0_PE_DEBUG */
#define MV_EIP197_PE_0_PE_DEBUG_REG					(0x002a1ff4)
#define MV_EIP197_PE_0_PE_DEBUG_IC2OUT_BYPASS_OFFS		0
#define MV_EIP197_PE_0_PE_DEBUG_IC2OUT_BYPASS_MASK    \
		(0x00000001 << MV_EIP197_PE_0_PE_DEBUG_IC2OUT_BYPASS_OFFS)

#define MV_EIP197_PE_0_PE_DEBUG_IN_FLIGHT_MAX_OFFS		16
#define MV_EIP197_PE_0_PE_DEBUG_IN_FLIGHT_MAX_MASK    \
		(0x000000ff << MV_EIP197_PE_0_PE_DEBUG_IN_FLIGHT_MAX_OFFS)


/* PE_0_PE_OPTIONS */
#define MV_EIP197_PE_0_PE_OPTIONS_REG					(0x002a1ff8)
#define MV_EIP197_PE_0_PE_OPTIONS_PE_TYPE_OFFS		0
#define MV_EIP197_PE_0_PE_OPTIONS_PE_TYPE_MASK    \
		(0x000000ff << MV_EIP197_PE_0_PE_OPTIONS_PE_TYPE_OFFS)

#define MV_EIP197_PE_0_PE_OPTIONS_IN_CLASSIFIER_OFFS		8
#define MV_EIP197_PE_0_PE_OPTIONS_IN_CLASSIFIER_MASK    \
		(0x00000003 << MV_EIP197_PE_0_PE_OPTIONS_IN_CLASSIFIER_OFFS)

#define MV_EIP197_PE_0_PE_OPTIONS_OUT_CLASSIFIER_OFFS		10
#define MV_EIP197_PE_0_PE_OPTIONS_OUT_CLASSIFIER_MASK    \
		(0x00000003 << MV_EIP197_PE_0_PE_OPTIONS_OUT_CLASSIFIER_OFFS)

#define MV_EIP197_PE_0_PE_OPTIONS_IN_TBUF_SIZE_OFFS		18
#define MV_EIP197_PE_0_PE_OPTIONS_IN_TBUF_SIZE_MASK    \
		(0x00000007 << MV_EIP197_PE_0_PE_OPTIONS_IN_TBUF_SIZE_OFFS)

#define MV_EIP197_PE_0_PE_OPTIONS_IN_DBUF_SIZE_OFFS		21
#define MV_EIP197_PE_0_PE_OPTIONS_IN_DBUF_SIZE_MASK    \
		(0x0000000f << MV_EIP197_PE_0_PE_OPTIONS_IN_DBUF_SIZE_OFFS)

#define MV_EIP197_PE_0_PE_OPTIONS_OUT_TBUF_SIZE_OFFS		25
#define MV_EIP197_PE_0_PE_OPTIONS_OUT_TBUF_SIZE_MASK    \
		(0x00000007 << MV_EIP197_PE_0_PE_OPTIONS_OUT_TBUF_SIZE_OFFS)

#define MV_EIP197_PE_0_PE_OPTIONS_OUT_DBUF_SIZE_OFFS		28
#define MV_EIP197_PE_0_PE_OPTIONS_OUT_DBUF_SIZE_MASK    \
		(0x0000000f << MV_EIP197_PE_0_PE_OPTIONS_OUT_DBUF_SIZE_OFFS)


/* PE_0_PE_VERSION */
#define MV_EIP197_PE_0_PE_VERSION_REG					(0x002a1ffc)
#define MV_EIP197_PE_0_PE_VERSION_EIP_NUMBER_OFFS		0
#define MV_EIP197_PE_0_PE_VERSION_EIP_NUMBER_MASK    \
		(0x000000ff << MV_EIP197_PE_0_PE_VERSION_EIP_NUMBER_OFFS)

#define MV_EIP197_PE_0_PE_VERSION_EIP_NUMBER_COMPLEMENT_OFFS		8
#define MV_EIP197_PE_0_PE_VERSION_EIP_NUMBER_COMPLEMENT_MASK    \
		(0x000000ff << MV_EIP197_PE_0_PE_VERSION_EIP_NUMBER_COMPLEMENT_OFFS)

#define MV_EIP197_PE_0_PE_VERSION_PATCH_LEVEL_OFFS		16
#define MV_EIP197_PE_0_PE_VERSION_PATCH_LEVEL_MASK    \
		(0x0000000f << MV_EIP197_PE_0_PE_VERSION_PATCH_LEVEL_OFFS)

#define MV_EIP197_PE_0_PE_VERSION_MINOR_VERSION_OFFS		20
#define MV_EIP197_PE_0_PE_VERSION_MINOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_PE_0_PE_VERSION_MINOR_VERSION_OFFS)

#define MV_EIP197_PE_0_PE_VERSION_MAJOR_VERSION_OFFS		24
#define MV_EIP197_PE_0_PE_VERSION_MAJOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_PE_0_PE_VERSION_MAJOR_VERSION_OFFS)


/* FRC_0_CTRL */
#define MV_EIP197_FRC_0_CTRL_REG					(0x002f0000)
#define MV_EIP197_FRC_0_CTRL_COMMAND_OFFS		0
#define MV_EIP197_FRC_0_CTRL_COMMAND_MASK    \
		(0x0000000f << MV_EIP197_FRC_0_CTRL_COMMAND_OFFS)

#define MV_EIP197_FRC_0_CTRL_LOCK_OFFS		8
#define MV_EIP197_FRC_0_CTRL_LOCK_MASK    \
		(0x00000001 << MV_EIP197_FRC_0_CTRL_LOCK_OFFS)

#define MV_EIP197_FRC_0_CTRL_LOCK_PRESET_OFFS		16
#define MV_EIP197_FRC_0_CTRL_LOCK_PRESET_MASK    \
		(0x0000000f << MV_EIP197_FRC_0_CTRL_LOCK_PRESET_OFFS)

#define MV_EIP197_FRC_0_CTRL_LOCK_TIMER_OFFS		24
#define MV_EIP197_FRC_0_CTRL_LOCK_TIMER_MASK    \
		(0x0000001f << MV_EIP197_FRC_0_CTRL_LOCK_TIMER_OFFS)

#define MV_EIP197_FRC_0_CTRL_UPDATING_OFFS		31
#define MV_EIP197_FRC_0_CTRL_UPDATING_MASK    \
		(0x00000001 << MV_EIP197_FRC_0_CTRL_UPDATING_OFFS)


/* FRC_0_LASTRES */
#define MV_EIP197_FRC_0_LASTRES_REG					(0x002f0004)
#define MV_EIP197_FRC_0_LASTRES_LAST_READ_RESULT_OFFS		0

/* FRC_0_REGINDEX */
#define MV_EIP197_FRC_0_REGINDEX_REG					(0x002f0008)
#define MV_EIP197_FRC_0_REGINDEX_REGINDEX_OFFS		0
#define MV_EIP197_FRC_0_REGINDEX_REGINDEX_MASK    \
		(0x0000003f << MV_EIP197_FRC_0_REGINDEX_REGINDEX_OFFS)

#define MV_EIP197_FRC_0_REGINDEX_GENERATION_OFFS		6
#define MV_EIP197_FRC_0_REGINDEX_GENERATION_MASK    \
		(0x00000007 << MV_EIP197_FRC_0_REGINDEX_GENERATION_OFFS)

#define MV_EIP197_FRC_0_REGINDEX_USE_GEN_OFFS		31
#define MV_EIP197_FRC_0_REGINDEX_USE_GEN_MASK    \
		(0x00000001 << MV_EIP197_FRC_0_REGINDEX_USE_GEN_OFFS)


/* FRC_0_PARAMS */
#define MV_EIP197_FRC_0_PARAMS_REG					(0x002f0020)
#define MV_EIP197_FRC_0_PARAMS_SW_RESET_OFFS		0
#define MV_EIP197_FRC_0_PARAMS_SW_RESET_MASK    \
		(0x00000001 << MV_EIP197_FRC_0_PARAMS_SW_RESET_OFFS)

#define MV_EIP197_FRC_0_PARAMS_NO_BLOCK_OFFS		1
#define MV_EIP197_FRC_0_PARAMS_NO_BLOCK_MASK    \
		(0x00000001 << MV_EIP197_FRC_0_PARAMS_NO_BLOCK_OFFS)

#define MV_EIP197_FRC_0_PARAMS_DATA_ACCESS_OFFS		2
#define MV_EIP197_FRC_0_PARAMS_DATA_ACCESS_MASK    \
		(0x00000001 << MV_EIP197_FRC_0_PARAMS_DATA_ACCESS_OFFS)

#define MV_EIP197_FRC_0_PARAMS_HASH__SIZE_OFFS		4
#define MV_EIP197_FRC_0_PARAMS_HASH__SIZE_MASK    \
		(0x00000007 << MV_EIP197_FRC_0_PARAMS_HASH__SIZE_OFFS)

#define MV_EIP197_FRC_0_PARAMS_BLOCK_TIMEBASE_OFFS		10
#define MV_EIP197_FRC_0_PARAMS_BLOCK_TIMEBASE_MASK    \
		(0x00000007 << MV_EIP197_FRC_0_PARAMS_BLOCK_TIMEBASE_OFFS)

#define MV_EIP197_FRC_0_PARAMS_RECORD_SIZE_OFFS		21
#define MV_EIP197_FRC_0_PARAMS_RECORD_SIZE_MASK    \
		(0x0000003f << MV_EIP197_FRC_0_PARAMS_RECORD_SIZE_OFFS)

#define MV_EIP197_FRC_0_PARAMS_CTRL_ERROR_OFFS		28
#define MV_EIP197_FRC_0_PARAMS_CTRL_ERROR_MASK    \
		(0x00000001 << MV_EIP197_FRC_0_PARAMS_CTRL_ERROR_OFFS)

#define MV_EIP197_FRC_0_PARAMS_DMA_ERR_ACC_OFFS		29
#define MV_EIP197_FRC_0_PARAMS_DMA_ERR_ACC_MASK    \
		(0x00000001 << MV_EIP197_FRC_0_PARAMS_DMA_ERR_ACC_OFFS)

#define MV_EIP197_FRC_0_PARAMS_DMA_RD_ERR_OFFS		30
#define MV_EIP197_FRC_0_PARAMS_DMA_RD_ERR_MASK    \
		(0x00000001 << MV_EIP197_FRC_0_PARAMS_DMA_RD_ERR_OFFS)

#define MV_EIP197_FRC_0_PARAMS_DMA_WR_ERR_OFFS		31
#define MV_EIP197_FRC_0_PARAMS_DMA_WR_ERR_MASK    \
		(0x00000001 << MV_EIP197_FRC_0_PARAMS_DMA_WR_ERR_OFFS)


/* FRC_0_FREECHAIN */
#define MV_EIP197_FRC_0_FREECHAIN_REG					(0x002f0024)
#define MV_EIP197_FRC_0_FREECHAIN_HEAD_POINTER_OFFS		0
#define MV_EIP197_FRC_0_FREECHAIN_HEAD_POINTER_MASK    \
		(0x000003ff << MV_EIP197_FRC_0_FREECHAIN_HEAD_POINTER_OFFS)

#define MV_EIP197_FRC_0_FREECHAIN_TAIL_POINTER_OFFS		16
#define MV_EIP197_FRC_0_FREECHAIN_TAIL_POINTER_MASK    \
		(0x000003ff << MV_EIP197_FRC_0_FREECHAIN_TAIL_POINTER_OFFS)


/* FRC_0_PARAMS2 */
#define MV_EIP197_FRC_0_PARAMS2_REG					(0x002f0028)
#define MV_EIP197_FRC_0_PARAMS2_HASH__START_OFFS		0
#define MV_EIP197_FRC_0_PARAMS2_HASH__START_MASK    \
		(0x000003ff << MV_EIP197_FRC_0_PARAMS2_HASH__START_OFFS)

#define MV_EIP197_FRC_0_PARAMS2_DMA_WR_COMB_DLY_OFFS		10
#define MV_EIP197_FRC_0_PARAMS2_DMA_WR_COMB_DLY_MASK    \
		(0x000000ff << MV_EIP197_FRC_0_PARAMS2_DMA_WR_COMB_DLY_OFFS)


/* TRC_0_CTRL */
#define MV_EIP197_TRC_0_CTRL_REG					(0x002f0800)
#define MV_EIP197_TRC_0_CTRL_COMMAND_OFFS		0
#define MV_EIP197_TRC_0_CTRL_COMMAND_MASK    \
		(0x0000000f << MV_EIP197_TRC_0_CTRL_COMMAND_OFFS)

#define MV_EIP197_TRC_0_CTRL_LOCK_OFFS		8
#define MV_EIP197_TRC_0_CTRL_LOCK_MASK    \
		(0x00000001 << MV_EIP197_TRC_0_CTRL_LOCK_OFFS)

#define MV_EIP197_TRC_0_CTRL_LOCK_PRESET_OFFS		16
#define MV_EIP197_TRC_0_CTRL_LOCK_PRESET_MASK    \
		(0x0000001f << MV_EIP197_TRC_0_CTRL_LOCK_PRESET_OFFS)

#define MV_EIP197_TRC_0_CTRL_LOCK_TIMER_OFFS		24
#define MV_EIP197_TRC_0_CTRL_LOCK_TIMER_MASK    \
		(0x0000001f << MV_EIP197_TRC_0_CTRL_LOCK_TIMER_OFFS)

#define MV_EIP197_TRC_0_CTRL_UPDATING_OFFS		31
#define MV_EIP197_TRC_0_CTRL_UPDATING_MASK    \
		(0x00000001 << MV_EIP197_TRC_0_CTRL_UPDATING_OFFS)


/* TRC_0_LASTRES */
#define MV_EIP197_TRC_0_LASTRES_REG					(0x002f0804)
#define MV_EIP197_TRC_0_LASTRES_LAST_READ_RESULT_OFFS		0

/* TRC_0_REGINDEX */
#define MV_EIP197_TRC_0_REGINDEX_REG					(0x002f0808)
#define MV_EIP197_TRC_0_REGINDEX_REGINDEX_OFFS		0
#define MV_EIP197_TRC_0_REGINDEX_REGINDEX_MASK    \
		(0x0000003f << MV_EIP197_TRC_0_REGINDEX_REGINDEX_OFFS)

#define MV_EIP197_TRC_0_REGINDEX_GENERATION_OFFS		6
#define MV_EIP197_TRC_0_REGINDEX_GENERATION_MASK    \
		(0x00000007 << MV_EIP197_TRC_0_REGINDEX_GENERATION_OFFS)

#define MV_EIP197_TRC_0_REGINDEX_USE_GEN_OFFS		31
#define MV_EIP197_TRC_0_REGINDEX_USE_GEN_MASK    \
		(0x00000001 << MV_EIP197_TRC_0_REGINDEX_USE_GEN_OFFS)


/* TRC_0_PARAMS */
#define MV_EIP197_TRC_0_PARAMS_REG					(0x002f0820)
#define MV_EIP197_TRC_0_PARAMS_SW_RESET_OFFS		0
#define MV_EIP197_TRC_0_PARAMS_SW_RESET_MASK    \
		(0x00000001 << MV_EIP197_TRC_0_PARAMS_SW_RESET_OFFS)

#define MV_EIP197_TRC_0_PARAMS_NO_BLOCK_OFFS		1
#define MV_EIP197_TRC_0_PARAMS_NO_BLOCK_MASK    \
		(0x00000001 << MV_EIP197_TRC_0_PARAMS_NO_BLOCK_OFFS)

#define MV_EIP197_TRC_0_PARAMS_DATA_ACCESS_OFFS		2
#define MV_EIP197_TRC_0_PARAMS_DATA_ACCESS_MASK    \
		(0x00000001 << MV_EIP197_TRC_0_PARAMS_DATA_ACCESS_OFFS)

#define MV_EIP197_TRC_0_PARAMS_HASH__SIZE_OFFS		4
#define MV_EIP197_TRC_0_PARAMS_HASH__SIZE_MASK    \
		(0x00000007 << MV_EIP197_TRC_0_PARAMS_HASH__SIZE_OFFS)

#define MV_EIP197_TRC_0_PARAMS_BLOCK_TIMEBASE_OFFS		10
#define MV_EIP197_TRC_0_PARAMS_BLOCK_TIMEBASE_MASK    \
		(0x00000007 << MV_EIP197_TRC_0_PARAMS_BLOCK_TIMEBASE_OFFS)

#define MV_EIP197_TRC_0_PARAMS_RECORD_SIZE_OFFS		21
#define MV_EIP197_TRC_0_PARAMS_RECORD_SIZE_MASK    \
		(0x0000003f << MV_EIP197_TRC_0_PARAMS_RECORD_SIZE_OFFS)

#define MV_EIP197_TRC_0_PARAMS_CTRL_ERROR_OFFS		28
#define MV_EIP197_TRC_0_PARAMS_CTRL_ERROR_MASK    \
		(0x00000001 << MV_EIP197_TRC_0_PARAMS_CTRL_ERROR_OFFS)

#define MV_EIP197_TRC_0_PARAMS_DMA_ERR_ACC_OFFS		29
#define MV_EIP197_TRC_0_PARAMS_DMA_ERR_ACC_MASK    \
		(0x00000001 << MV_EIP197_TRC_0_PARAMS_DMA_ERR_ACC_OFFS)

#define MV_EIP197_TRC_0_PARAMS_DMA_RD_ERR_OFFS		30
#define MV_EIP197_TRC_0_PARAMS_DMA_RD_ERR_MASK    \
		(0x00000001 << MV_EIP197_TRC_0_PARAMS_DMA_RD_ERR_OFFS)

#define MV_EIP197_TRC_0_PARAMS_DMA_WR_ERR_OFFS		31
#define MV_EIP197_TRC_0_PARAMS_DMA_WR_ERR_MASK    \
		(0x00000001 << MV_EIP197_TRC_0_PARAMS_DMA_WR_ERR_OFFS)


/* TRC_0_FREECHAIN */
#define MV_EIP197_TRC_0_FREECHAIN_REG					(0x002f0824)
#define MV_EIP197_TRC_0_FREECHAIN_HEAD_POINTER_OFFS		0
#define MV_EIP197_TRC_0_FREECHAIN_HEAD_POINTER_MASK    \
		(0x000003ff << MV_EIP197_TRC_0_FREECHAIN_HEAD_POINTER_OFFS)

#define MV_EIP197_TRC_0_FREECHAIN_TAIL_POINTER_OFFS		16
#define MV_EIP197_TRC_0_FREECHAIN_TAIL_POINTER_MASK    \
		(0x000003ff << MV_EIP197_TRC_0_FREECHAIN_TAIL_POINTER_OFFS)


/* TRC_0_PARAMS2 */
#define MV_EIP197_TRC_0_PARAMS2_REG					(0x002f0828)
#define MV_EIP197_TRC_0_PARAMS2_HASH__START_OFFS		0
#define MV_EIP197_TRC_0_PARAMS2_HASH__START_MASK    \
		(0x000003ff << MV_EIP197_TRC_0_PARAMS2_HASH__START_OFFS)

#define MV_EIP197_TRC_0_PARAMS2_DMA_WR_COMB_DLY_OFFS		10
#define MV_EIP197_TRC_0_PARAMS2_DMA_WR_COMB_DLY_MASK    \
		(0x000000ff << MV_EIP197_TRC_0_PARAMS2_DMA_WR_COMB_DLY_OFFS)

#define MV_EIP197_TRC_0_PARAMS2_RECORD_SIZE2_OFFS		21
#define MV_EIP197_TRC_0_PARAMS2_RECORD_SIZE2_MASK    \
		(0x0000003f << MV_EIP197_TRC_0_PARAMS2_RECORD_SIZE2_OFFS)


/* FLUE_CACHEBASE_0_LO */
#define MV_EIP197_FLUE_CACHEBASE_0_LO_REG					(0x002f6000)
#define MV_EIP197_FLUE_CACHEBASE_0_LO_CACHE_BASE_OFFS		2
#define MV_EIP197_FLUE_CACHEBASE_0_LO_CACHE_BASE_MASK    \
		(0x3fffffff << MV_EIP197_FLUE_CACHEBASE_0_LO_CACHE_BASE_OFFS)


/* FLUE_CACHEBASE_0_HI */
#define MV_EIP197_FLUE_CACHEBASE_0_HI_REG					(0x002f6004)
#define MV_EIP197_FLUE_CACHEBASE_0_HI_CACHE_BASE_OFFS		0
#define MV_EIP197_FLUE_CACHEBASE_0_HI_CACHE_BASE_MASK    \
		(0x00ffffff << MV_EIP197_FLUE_CACHEBASE_0_HI_CACHE_BASE_OFFS)


/* FLUE_HASHBASE_0_LO */
#define MV_EIP197_FLUE_HASHBASE_0_LO_REG					(0x002f6008)
#define MV_EIP197_FLUE_HASHBASE_0_LO__BASE_OFFS		2
#define MV_EIP197_FLUE_HASHBASE_0_LO__BASE_MASK    \
		(0x3fffffff << MV_EIP197_FLUE_HASHBASE_0_LO__BASE_OFFS)


/* FLUE_HASHBASE_0_HI */
#define MV_EIP197_FLUE_HASHBASE_0_HI_REG					(0x002f600c)
#define MV_EIP197_FLUE_HASHBASE_0_HI__BASE_OFFS		0
#define MV_EIP197_FLUE_HASHBASE_0_HI__BASE_MASK    \
		(0x00ffffff << MV_EIP197_FLUE_HASHBASE_0_HI__BASE_OFFS)


/* FLUE_CONFIG_0 */
#define MV_EIP197_FLUE_CONFIG_0_REG					(0x002f6010)
#define MV_EIP197_FLUE_CONFIG_0_PREFETCH_DIS_OFFS		1
#define MV_EIP197_FLUE_CONFIG_0_PREFETCH_DIS_MASK    \
		(0x00000001 << MV_EIP197_FLUE_CONFIG_0_PREFETCH_DIS_OFFS)

#define MV_EIP197_FLUE_CONFIG_0_PREFETCH_TRC_OFFS		2
#define MV_EIP197_FLUE_CONFIG_0_PREFETCH_TRC_MASK    \
		(0x00000001 << MV_EIP197_FLUE_CONFIG_0_PREFETCH_TRC_OFFS)

#define MV_EIP197_FLUE_CONFIG_0__SIZE_OFFS		4
#define MV_EIP197_FLUE_CONFIG_0__SIZE_MASK    \
		(0x0000000f << MV_EIP197_FLUE_CONFIG_0__SIZE_OFFS)

#define MV_EIP197_FLUE_CONFIG_0_FUNCTION_OFFS		16
#define MV_EIP197_FLUE_CONFIG_0_FUNCTION_MASK    \
		(0x000000ff << MV_EIP197_FLUE_CONFIG_0_FUNCTION_OFFS)

#define MV_EIP197_FLUE_CONFIG_0_GENERATION_OFFS		24
#define MV_EIP197_FLUE_CONFIG_0_GENERATION_MASK    \
		(0x00000007 << MV_EIP197_FLUE_CONFIG_0_GENERATION_OFFS)

#define MV_EIP197_FLUE_CONFIG_0__ENABLE_OFFS		30
#define MV_EIP197_FLUE_CONFIG_0__ENABLE_MASK    \
		(0x00000001 << MV_EIP197_FLUE_CONFIG_0__ENABLE_OFFS)

#define MV_EIP197_FLUE_CONFIG_0_ACCESS_ENABLE_OFFS		31
#define MV_EIP197_FLUE_CONFIG_0_ACCESS_ENABLE_MASK    \
		(0x00000001 << MV_EIP197_FLUE_CONFIG_0_ACCESS_ENABLE_OFFS)


/* FLUE_CACHEBASE_1_LO */
#define MV_EIP197_FLUE_CACHEBASE_1_LO_REG					(0x002f6020)
#define MV_EIP197_FLUE_CACHEBASE_1_LO_CACHE_BASE_OFFS		2
#define MV_EIP197_FLUE_CACHEBASE_1_LO_CACHE_BASE_MASK    \
		(0x3fffffff << MV_EIP197_FLUE_CACHEBASE_1_LO_CACHE_BASE_OFFS)


/* FLUE_CACHEBASE_1_HI */
#define MV_EIP197_FLUE_CACHEBASE_1_HI_REG					(0x002f6024)
#define MV_EIP197_FLUE_CACHEBASE_1_HI_CACHE_BASE_OFFS		0
#define MV_EIP197_FLUE_CACHEBASE_1_HI_CACHE_BASE_MASK    \
		(0x00ffffff << MV_EIP197_FLUE_CACHEBASE_1_HI_CACHE_BASE_OFFS)


/* FLUE_HASHBASE_1_LO */
#define MV_EIP197_FLUE_HASHBASE_1_LO_REG					(0x002f6028)
#define MV_EIP197_FLUE_HASHBASE_1_LO__BASE_OFFS		2
#define MV_EIP197_FLUE_HASHBASE_1_LO__BASE_MASK    \
		(0x3fffffff << MV_EIP197_FLUE_HASHBASE_1_LO__BASE_OFFS)


/* FLUE_HASHBASE_1_HI */
#define MV_EIP197_FLUE_HASHBASE_1_HI_REG					(0x002f602c)
#define MV_EIP197_FLUE_HASHBASE_1_HI__BASE_OFFS		0
#define MV_EIP197_FLUE_HASHBASE_1_HI__BASE_MASK    \
		(0x00ffffff << MV_EIP197_FLUE_HASHBASE_1_HI__BASE_OFFS)


/* FLUE_CONFIG_1 */
#define MV_EIP197_FLUE_CONFIG_1_REG					(0x002f6030)
#define MV_EIP197_FLUE_CONFIG_1_PREFETCH_DIS_OFFS		1
#define MV_EIP197_FLUE_CONFIG_1_PREFETCH_DIS_MASK    \
		(0x00000001 << MV_EIP197_FLUE_CONFIG_1_PREFETCH_DIS_OFFS)

#define MV_EIP197_FLUE_CONFIG_1_PREFETCH_TRC_OFFS		2
#define MV_EIP197_FLUE_CONFIG_1_PREFETCH_TRC_MASK    \
		(0x00000001 << MV_EIP197_FLUE_CONFIG_1_PREFETCH_TRC_OFFS)

#define MV_EIP197_FLUE_CONFIG_1__SIZE_OFFS		4
#define MV_EIP197_FLUE_CONFIG_1__SIZE_MASK    \
		(0x0000000f << MV_EIP197_FLUE_CONFIG_1__SIZE_OFFS)

#define MV_EIP197_FLUE_CONFIG_1_FUNCTION_OFFS		16
#define MV_EIP197_FLUE_CONFIG_1_FUNCTION_MASK    \
		(0x000000ff << MV_EIP197_FLUE_CONFIG_1_FUNCTION_OFFS)

#define MV_EIP197_FLUE_CONFIG_1_GENERATION_OFFS		24
#define MV_EIP197_FLUE_CONFIG_1_GENERATION_MASK    \
		(0x00000007 << MV_EIP197_FLUE_CONFIG_1_GENERATION_OFFS)

#define MV_EIP197_FLUE_CONFIG_1__ENABLE_OFFS		30
#define MV_EIP197_FLUE_CONFIG_1__ENABLE_MASK    \
		(0x00000001 << MV_EIP197_FLUE_CONFIG_1__ENABLE_OFFS)

#define MV_EIP197_FLUE_CONFIG_1_ACCESS_ENABLE_OFFS		31
#define MV_EIP197_FLUE_CONFIG_1_ACCESS_ENABLE_MASK    \
		(0x00000001 << MV_EIP197_FLUE_CONFIG_1_ACCESS_ENABLE_OFFS)


/* FLUE_CACHEBASE_2_LO */
#define MV_EIP197_FLUE_CACHEBASE_2_LO_REG					(0x002f6040)
#define MV_EIP197_FLUE_CACHEBASE_2_LO_CACHE_BASE_OFFS		2
#define MV_EIP197_FLUE_CACHEBASE_2_LO_CACHE_BASE_MASK    \
		(0x3fffffff << MV_EIP197_FLUE_CACHEBASE_2_LO_CACHE_BASE_OFFS)


/* FLUE_CACHEBASE_2_HI */
#define MV_EIP197_FLUE_CACHEBASE_2_HI_REG					(0x002f6044)
#define MV_EIP197_FLUE_CACHEBASE_2_HI_CACHE_BASE_OFFS		0
#define MV_EIP197_FLUE_CACHEBASE_2_HI_CACHE_BASE_MASK    \
		(0x00ffffff << MV_EIP197_FLUE_CACHEBASE_2_HI_CACHE_BASE_OFFS)


/* FLUE_HASHBASE_2_LO */
#define MV_EIP197_FLUE_HASHBASE_2_LO_REG					(0x002f6048)
#define MV_EIP197_FLUE_HASHBASE_2_LO__BASE_OFFS		2
#define MV_EIP197_FLUE_HASHBASE_2_LO__BASE_MASK    \
		(0x3fffffff << MV_EIP197_FLUE_HASHBASE_2_LO__BASE_OFFS)


/* FLUE_HASHBASE_2_HI */
#define MV_EIP197_FLUE_HASHBASE_2_HI_REG					(0x002f604c)
#define MV_EIP197_FLUE_HASHBASE_2_HI__BASE_OFFS		0
#define MV_EIP197_FLUE_HASHBASE_2_HI__BASE_MASK    \
		(0x00ffffff << MV_EIP197_FLUE_HASHBASE_2_HI__BASE_OFFS)


/* FLUE_CONFIG_2 */
#define MV_EIP197_FLUE_CONFIG_2_REG					(0x002f6050)
#define MV_EIP197_FLUE_CONFIG_2_PREFETCH_DIS_OFFS		1
#define MV_EIP197_FLUE_CONFIG_2_PREFETCH_DIS_MASK    \
		(0x00000001 << MV_EIP197_FLUE_CONFIG_2_PREFETCH_DIS_OFFS)

#define MV_EIP197_FLUE_CONFIG_2_PREFETCH_TRC_OFFS		2
#define MV_EIP197_FLUE_CONFIG_2_PREFETCH_TRC_MASK    \
		(0x00000001 << MV_EIP197_FLUE_CONFIG_2_PREFETCH_TRC_OFFS)

#define MV_EIP197_FLUE_CONFIG_2__SIZE_OFFS		4
#define MV_EIP197_FLUE_CONFIG_2__SIZE_MASK    \
		(0x0000000f << MV_EIP197_FLUE_CONFIG_2__SIZE_OFFS)

#define MV_EIP197_FLUE_CONFIG_2_FUNCTION_OFFS		16
#define MV_EIP197_FLUE_CONFIG_2_FUNCTION_MASK    \
		(0x000000ff << MV_EIP197_FLUE_CONFIG_2_FUNCTION_OFFS)

#define MV_EIP197_FLUE_CONFIG_2_GENERATION_OFFS		24
#define MV_EIP197_FLUE_CONFIG_2_GENERATION_MASK    \
		(0x00000007 << MV_EIP197_FLUE_CONFIG_2_GENERATION_OFFS)

#define MV_EIP197_FLUE_CONFIG_2__ENABLE_OFFS		30
#define MV_EIP197_FLUE_CONFIG_2__ENABLE_MASK    \
		(0x00000001 << MV_EIP197_FLUE_CONFIG_2__ENABLE_OFFS)

#define MV_EIP197_FLUE_CONFIG_2_ACCESS_ENABLE_OFFS		31
#define MV_EIP197_FLUE_CONFIG_2_ACCESS_ENABLE_MASK    \
		(0x00000001 << MV_EIP197_FLUE_CONFIG_2_ACCESS_ENABLE_OFFS)


/* FLUE_OFFSETS */
#define MV_EIP197_FLUE_OFFSETS_REG					(0x002f6808)
#define MV_EIP197_FLUE_OFFSETS_FORCE_HASH_ID_OFFS		1
#define MV_EIP197_FLUE_OFFSETS_FORCE_HASH_ID_MASK    \
		(0x00000001 << MV_EIP197_FLUE_OFFSETS_FORCE_HASH_ID_OFFS)

#define MV_EIP197_FLUE_OFFSETS_FORCE_PREFETCH_OFFS		2
#define MV_EIP197_FLUE_OFFSETS_FORCE_PREFETCH_MASK    \
		(0x00000001 << MV_EIP197_FLUE_OFFSETS_FORCE_PREFETCH_OFFS)

#define MV_EIP197_FLUE_OFFSETS_XFORM_REC_OFFSET_OFFS		24
#define MV_EIP197_FLUE_OFFSETS_XFORM_REC_OFFSET_MASK    \
		(0x000000ff << MV_EIP197_FLUE_OFFSETS_XFORM_REC_OFFSET_OFFS)


/* FLUE_ARC4_OFFSET */
#define MV_EIP197_FLUE_ARC4_OFFSET_REG					(0x002f680c)
#define MV_EIP197_FLUE_ARC4_OFFSET_PREFETCH_DIS_OFFS		0
#define MV_EIP197_FLUE_ARC4_OFFSET_PREFETCH_DIS_MASK    \
		(0x00000001 << MV_EIP197_FLUE_ARC4_OFFSET_PREFETCH_DIS_OFFS)


/* FLUE_IFC_LUT_0 */
#define MV_EIP197_FLUE_IFC_LUT_0_REG					(0x002f6820)
#define MV_EIP197_FLUE_IFC_LUT_0_IFC0__ID_OFFS		0
#define MV_EIP197_FLUE_IFC_LUT_0_IFC0__ID_MASK    \
		(0x00000003 << MV_EIP197_FLUE_IFC_LUT_0_IFC0__ID_OFFS)

#define MV_EIP197_FLUE_IFC_LUT_0_IFC1__ID_OFFS		8
#define MV_EIP197_FLUE_IFC_LUT_0_IFC1__ID_MASK    \
		(0x00000003 << MV_EIP197_FLUE_IFC_LUT_0_IFC1__ID_OFFS)

#define MV_EIP197_FLUE_IFC_LUT_0_IFC2__ID_OFFS		16
#define MV_EIP197_FLUE_IFC_LUT_0_IFC2__ID_MASK    \
		(0x00000003 << MV_EIP197_FLUE_IFC_LUT_0_IFC2__ID_OFFS)


/* FLUE_ENABLED_LO */
#define MV_EIP197_FLUE_ENABLED_LO_REG					(0x002f6840)
#define MV_EIP197_FLUE_ENABLED_LO__ENABLED_BITMAP_OFFS		0
#define MV_EIP197_FLUE_ENABLED_LO__ENABLED_BITMAP_MASK    \
		(0x00000007 << MV_EIP197_FLUE_ENABLED_LO__ENABLED_BITMAP_OFFS)


/* FLUE_ERROR_LO */
#define MV_EIP197_FLUE_ERROR_LO_REG					(0x002f6848)
#define MV_EIP197_FLUE_ERROR_LO_ACCESS_ERROR_BITMAP_OFFS		0
#define MV_EIP197_FLUE_ERROR_LO_ACCESS_ERROR_BITMAP_MASK    \
		(0x00000007 << MV_EIP197_FLUE_ERROR_LO_ACCESS_ERROR_BITMAP_OFFS)


/* FHASH_IV_0 */
#define MV_EIP197_FHASH_IV_0_REG					(0x002f68c0)
#define MV_EIP197_FHASH_IV_0_FLOW_HASH_IV_OFFS		0

/* FHASH_IV_1 */
#define MV_EIP197_FHASH_IV_1_REG					(0x002f68c4)
#define MV_EIP197_FHASH_IV_1_FLOW_HASH_IV_OFFS		0

/* FHASH_IV_2 */
#define MV_EIP197_FHASH_IV_2_REG					(0x002f68c8)
#define MV_EIP197_FHASH_IV_2_FLOW_HASH_IV_OFFS		0

/* FHASH_IV_3 */
#define MV_EIP197_FHASH_IV_3_REG					(0x002f68cc)
#define MV_EIP197_FHASH_IV_3_FLOW_HASH_IV_OFFS		0

/* CS_AIC_POL_CTRL */
#define MV_EIP197_CS_AIC_POL_CTRL_REG					(0x002f7800)
#define MV_EIP197_CS_AIC_POL_CTRL_POLARITY_CTRL_0_OFFS		0
#define MV_EIP197_CS_AIC_POL_CTRL_POLARITY_CTRL_0_MASK    \
		(0x00000001 << MV_EIP197_CS_AIC_POL_CTRL_POLARITY_CTRL_0_OFFS)

#define MV_EIP197_CS_AIC_POL_CTRL_POLARITY_CTRL_1_OFFS		1
#define MV_EIP197_CS_AIC_POL_CTRL_POLARITY_CTRL_1_MASK    \
		(0x00000001 << MV_EIP197_CS_AIC_POL_CTRL_POLARITY_CTRL_1_OFFS)

#define MV_EIP197_CS_AIC_POL_CTRL_POLARITY_CTRL_2_OFFS		2
#define MV_EIP197_CS_AIC_POL_CTRL_POLARITY_CTRL_2_MASK    \
		(0x00000001 << MV_EIP197_CS_AIC_POL_CTRL_POLARITY_CTRL_2_OFFS)

#define MV_EIP197_CS_AIC_POL_CTRL_POLARITY_CTRL_3_OFFS		3
#define MV_EIP197_CS_AIC_POL_CTRL_POLARITY_CTRL_3_MASK    \
		(0x00000001 << MV_EIP197_CS_AIC_POL_CTRL_POLARITY_CTRL_3_OFFS)


/* CS_AIC_TYPE_CTRL */
#define MV_EIP197_CS_AIC_TYPE_CTRL_REG					(0x002f7804)
#define MV_EIP197_CS_AIC_TYPE_CTRL_TYPE_CTRL_0_OFFS		0
#define MV_EIP197_CS_AIC_TYPE_CTRL_TYPE_CTRL_0_MASK    \
		(0x00000001 << MV_EIP197_CS_AIC_TYPE_CTRL_TYPE_CTRL_0_OFFS)

#define MV_EIP197_CS_AIC_TYPE_CTRL_TYPE_CTRL_1_OFFS		1
#define MV_EIP197_CS_AIC_TYPE_CTRL_TYPE_CTRL_1_MASK    \
		(0x00000001 << MV_EIP197_CS_AIC_TYPE_CTRL_TYPE_CTRL_1_OFFS)

#define MV_EIP197_CS_AIC_TYPE_CTRL_TYPE_CTRL_2_OFFS		2
#define MV_EIP197_CS_AIC_TYPE_CTRL_TYPE_CTRL_2_MASK    \
		(0x00000001 << MV_EIP197_CS_AIC_TYPE_CTRL_TYPE_CTRL_2_OFFS)

#define MV_EIP197_CS_AIC_TYPE_CTRL_TYPE_CTRL_3_OFFS		3
#define MV_EIP197_CS_AIC_TYPE_CTRL_TYPE_CTRL_3_MASK    \
		(0x00000001 << MV_EIP197_CS_AIC_TYPE_CTRL_TYPE_CTRL_3_OFFS)


/* CS_AIC_ENABLE_CTRL */
#define MV_EIP197_CS_AIC_ENABLE_CTRL_REG					(0x002f7808)
#define MV_EIP197_CS_AIC_ENABLE_CTRL_ENABLE_CTRL_OFFS		0
#define MV_EIP197_CS_AIC_ENABLE_CTRL_ENABLE_CTRL_MASK    \
		(0x0000000f << MV_EIP197_CS_AIC_ENABLE_CTRL_ENABLE_CTRL_OFFS)


/* CS_AIC_RAW_STAT */
#define MV_EIP197_CS_AIC_RAW_STAT_REG					(0x002f780c)
#define MV_EIP197_CS_AIC_RAW_STAT_RAW_STATUS_OFFS		0
#define MV_EIP197_CS_AIC_RAW_STAT_RAW_STATUS_MASK    \
		(0x0000000f << MV_EIP197_CS_AIC_RAW_STAT_RAW_STATUS_OFFS)


/* CS_AIC_ENABLED_STAT */
#define MV_EIP197_CS_AIC_ENABLED_STAT_REG					(0x002f7810)
#define MV_EIP197_CS_AIC_ENABLED_STAT_ENABLED_STATUS_OFFS		0
#define MV_EIP197_CS_AIC_ENABLED_STAT_ENABLED_STATUS_MASK    \
		(0x0000000f << MV_EIP197_CS_AIC_ENABLED_STAT_ENABLED_STATUS_OFFS)


/* CS_AIC_ENABLE_CLR */
#define MV_EIP197_CS_AIC_ENABLE_CLR_REG					(0x002f7814)
#define MV_EIP197_CS_AIC_ENABLE_CLR_ENABLE_CLR_OFFS		0
#define MV_EIP197_CS_AIC_ENABLE_CLR_ENABLE_CLR_MASK    \
		(0x0000000f << MV_EIP197_CS_AIC_ENABLE_CLR_ENABLE_CLR_OFFS)


/* CS_AIC_OPTIONS */
#define MV_EIP197_CS_AIC_OPTIONS_REG					(0x002f7818)
#define MV_EIP197_CS_AIC_OPTIONS_NR_OF_INPUTS_OFFS		0
#define MV_EIP197_CS_AIC_OPTIONS_NR_OF_INPUTS_MASK    \
		(0x0000003f << MV_EIP197_CS_AIC_OPTIONS_NR_OF_INPUTS_OFFS)


/* CS_AIC_VERSION */
#define MV_EIP197_CS_AIC_VERSION_REG					(0x002f781c)
#define MV_EIP197_CS_AIC_VERSION_EIP_NUMBER_OFFS		0
#define MV_EIP197_CS_AIC_VERSION_EIP_NUMBER_MASK    \
		(0x000000ff << MV_EIP197_CS_AIC_VERSION_EIP_NUMBER_OFFS)

#define MV_EIP197_CS_AIC_VERSION_EIP_NUMBER_COMPL_OFFS		8
#define MV_EIP197_CS_AIC_VERSION_EIP_NUMBER_COMPL_MASK    \
		(0x000000ff << MV_EIP197_CS_AIC_VERSION_EIP_NUMBER_COMPL_OFFS)

#define MV_EIP197_CS_AIC_VERSION_PATCH_LEVEL_OFFS		16
#define MV_EIP197_CS_AIC_VERSION_PATCH_LEVEL_MASK    \
		(0x0000000f << MV_EIP197_CS_AIC_VERSION_PATCH_LEVEL_OFFS)

#define MV_EIP197_CS_AIC_VERSION_MINOR_VERSION_OFFS		20
#define MV_EIP197_CS_AIC_VERSION_MINOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_CS_AIC_VERSION_MINOR_VERSION_OFFS)

#define MV_EIP197_CS_AIC_VERSION_MAJOR_VERSION_OFFS		24
#define MV_EIP197_CS_AIC_VERSION_MAJOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_CS_AIC_VERSION_MAJOR_VERSION_OFFS)


/* CS_RAM_CTRL */
#define MV_EIP197_CS_RAM_CTRL_REG					(0x002f7ff0)
#define MV_EIP197_CS_RAM_CTRL_FRC_EN_0_OFFS		0
#define MV_EIP197_CS_RAM_CTRL_FRC_EN_0_MASK    \
		(0x00000001 << MV_EIP197_CS_RAM_CTRL_FRC_EN_0_OFFS)

#define MV_EIP197_CS_RAM_CTRL_TRC_EN_0_OFFS		4
#define MV_EIP197_CS_RAM_CTRL_TRC_EN_0_MASK    \
		(0x00000001 << MV_EIP197_CS_RAM_CTRL_TRC_EN_0_OFFS)

#define MV_EIP197_CS_RAM_CTRL_DEBUG_OFFS		16
#define MV_EIP197_CS_RAM_CTRL_DEBUG_MASK    \
		(0x00000003 << MV_EIP197_CS_RAM_CTRL_DEBUG_OFFS)

#define MV_EIP197_CS_RAM_CTRL_DEBUG_EN_OFFS		22
#define MV_EIP197_CS_RAM_CTRL_DEBUG_EN_MASK    \
		(0x00000001 << MV_EIP197_CS_RAM_CTRL_DEBUG_EN_OFFS)

#define MV_EIP197_CS_RAM_CTRL_DEBUG_DIS_OFFS		23
#define MV_EIP197_CS_RAM_CTRL_DEBUG_DIS_MASK    \
		(0x00000001 << MV_EIP197_CS_RAM_CTRL_DEBUG_DIS_OFFS)

#define MV_EIP197_CS_RAM_CTRL_UNLOCK_OFFS		24
#define MV_EIP197_CS_RAM_CTRL_UNLOCK_MASK    \
		(0x00000003 << MV_EIP197_CS_RAM_CTRL_UNLOCK_OFFS)

#define MV_EIP197_CS_RAM_CTRL_SOFT_LOCK_OFFS		30
#define MV_EIP197_CS_RAM_CTRL_SOFT_LOCK_MASK    \
		(0x00000001 << MV_EIP197_CS_RAM_CTRL_SOFT_LOCK_OFFS)

#define MV_EIP197_CS_RAM_CTRL_HARD_LOCK_OFFS		31
#define MV_EIP197_CS_RAM_CTRL_HARD_LOCK_MASK    \
		(0x00000001 << MV_EIP197_CS_RAM_CTRL_HARD_LOCK_OFFS)


/* CS_OPTIONS */
#define MV_EIP197_CS_OPTIONS_REG					(0x002f7ff8)
#define MV_EIP197_CS_OPTIONS_SUPPORT_CONFIG_OFFS		0
#define MV_EIP197_CS_OPTIONS_SUPPORT_CONFIG_MASK    \
		(0x00000001 << MV_EIP197_CS_OPTIONS_SUPPORT_CONFIG_OFFS)

#define MV_EIP197_CS_OPTIONS_CACHE_SETS_OFFS		1
#define MV_EIP197_CS_OPTIONS_CACHE_SETS_MASK    \
		(0x00000003 << MV_EIP197_CS_OPTIONS_CACHE_SETS_OFFS)

#define MV_EIP197_CS_OPTIONS_FRC_CLIENTS_OFFS		3
#define MV_EIP197_CS_OPTIONS_FRC_CLIENTS_MASK    \
		(0x0000001f << MV_EIP197_CS_OPTIONS_FRC_CLIENTS_OFFS)

#define MV_EIP197_CS_OPTIONS_TRC_CLIENTS_OFFS		8
#define MV_EIP197_CS_OPTIONS_TRC_CLIENTS_MASK    \
		(0x0000001f << MV_EIP197_CS_OPTIONS_TRC_CLIENTS_OFFS)

#define MV_EIP197_CS_OPTIONS_TRC_FRC_COMBO_OFFS		13
#define MV_EIP197_CS_OPTIONS_TRC_FRC_COMBO_MASK    \
		(0x00000001 << MV_EIP197_CS_OPTIONS_TRC_FRC_COMBO_OFFS)

#define MV_EIP197_CS_OPTIONS_ARC4_CLIENTS_OFFS		14
#define MV_EIP197_CS_OPTIONS_ARC4_CLIENTS_MASK    \
		(0x0000001f << MV_EIP197_CS_OPTIONS_ARC4_CLIENTS_OFFS)

#define MV_EIP197_CS_OPTIONS_ARC4_PRESENT_OFFS		19
#define MV_EIP197_CS_OPTIONS_ARC4_PRESENT_MASK    \
		(0x00000001 << MV_EIP197_CS_OPTIONS_ARC4_PRESENT_OFFS)

#define MV_EIP197_CS_OPTIONS_ARC4_FRC_COMBO_OFFS		20
#define MV_EIP197_CS_OPTIONS_ARC4_FRC_COMBO_MASK    \
		(0x00000001 << MV_EIP197_CS_OPTIONS_ARC4_FRC_COMBO_OFFS)

#define MV_EIP197_CS_OPTIONS_ARC4_TRC_COMBO_OFFS		21
#define MV_EIP197_CS_OPTIONS_ARC4_TRC_COMBO_MASK    \
		(0x00000001 << MV_EIP197_CS_OPTIONS_ARC4_TRC_COMBO_OFFS)

#define MV_EIP197_CS_OPTIONS_LOOKUP_CLIENTS_OFFS		22
#define MV_EIP197_CS_OPTIONS_LOOKUP_CLIENTS_MASK    \
		(0x0000001f << MV_EIP197_CS_OPTIONS_LOOKUP_CLIENTS_OFFS)

#define MV_EIP197_CS_OPTIONS_LOOKUP_CACHED_OFFS		27
#define MV_EIP197_CS_OPTIONS_LOOKUP_CACHED_MASK    \
		(0x00000001 << MV_EIP197_CS_OPTIONS_LOOKUP_CACHED_OFFS)

#define MV_EIP197_CS_OPTIONS_LOOKUP_S_OFFS		28
#define MV_EIP197_CS_OPTIONS_LOOKUP_S_MASK    \
		(0x00000007 << MV_EIP197_CS_OPTIONS_LOOKUP_S_OFFS)


/* CS_VERSION */
#define MV_EIP197_CS_VERSION_REG					(0x002f7ffc)
#define MV_EIP197_CS_VERSION_EIP_NUMBER_OFFS		0
#define MV_EIP197_CS_VERSION_EIP_NUMBER_MASK    \
		(0x000000ff << MV_EIP197_CS_VERSION_EIP_NUMBER_OFFS)

#define MV_EIP197_CS_VERSION_EIP_NUMBER_COMPL_OFFS		8
#define MV_EIP197_CS_VERSION_EIP_NUMBER_COMPL_MASK    \
		(0x000000ff << MV_EIP197_CS_VERSION_EIP_NUMBER_COMPL_OFFS)

#define MV_EIP197_CS_VERSION_PATCH_LEVEL_OFFS		16
#define MV_EIP197_CS_VERSION_PATCH_LEVEL_MASK    \
		(0x0000000f << MV_EIP197_CS_VERSION_PATCH_LEVEL_OFFS)

#define MV_EIP197_CS_VERSION_MINOR_VERSION_OFFS		20
#define MV_EIP197_CS_VERSION_MINOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_CS_VERSION_MINOR_VERSION_OFFS)

#define MV_EIP197_CS_VERSION_MAJOR_VERSION_OFFS		24
#define MV_EIP197_CS_VERSION_MAJOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_CS_VERSION_MAJOR_VERSION_OFFS)


/* EIP197_DBG_PIPE_COUNT_0 */
#define MV_EIP197_EIP197_DBG_PIPE_COUNT_0_REG					(0x002ffc00)
#define MV_EIP197_EIP197_DBG_PIPE_COUNT_0_TOTAL_PKTS_LO_OFFS		0

/* EIP197_DBG_PIPE_STATE_0 */
#define MV_EIP197_EIP197_DBG_PIPE_STATE_0_REG					(0x002ffc04)
#define MV_EIP197_EIP197_DBG_PIPE_STATE_0_TOTAL_PKTS_HI_OFFS		0
#define MV_EIP197_EIP197_DBG_PIPE_STATE_0_TOTAL_PKTS_HI_MASK    \
		(0x0000ffff << MV_EIP197_EIP197_DBG_PIPE_STATE_0_TOTAL_PKTS_HI_OFFS)

#define MV_EIP197_EIP197_DBG_PIPE_STATE_0_CUR_PKTS_OFFS		16
#define MV_EIP197_EIP197_DBG_PIPE_STATE_0_CUR_PKTS_MASK    \
		(0x000000ff << MV_EIP197_EIP197_DBG_PIPE_STATE_0_CUR_PKTS_OFFS)

#define MV_EIP197_EIP197_DBG_PIPE_STATE_0_MAX_PKTS_OFFS		24
#define MV_EIP197_EIP197_DBG_PIPE_STATE_0_MAX_PKTS_MASK    \
		(0x000000ff << MV_EIP197_EIP197_DBG_PIPE_STATE_0_MAX_PKTS_OFFS)


/* EIP197_DBG_PIPE_DCOUNT_LO_0 */
#define MV_EIP197_EIP197_DBG_PIPE_DCOUNT_LO_0_REG					(0x002ffc08)
#define MV_EIP197_EIP197_DBG_PIPE_DCOUNT_LO_0_TOTAL_DWORDS_LO_OFFS		0

/* EIP197_DBG_PIPE_DCOUNT_HI_0 */
#define MV_EIP197_EIP197_DBG_PIPE_DCOUNT_HI_0_REG					(0x002ffc0c)
#define MV_EIP197_EIP197_DBG_PIPE_DCOUNT_HI_0_TOTAL_DWORDS_HI_OFFS		0

/* EIP197_DBG_PIPE_PEND_SEQ_0 */
#define MV_EIP197_EIP197_DBG_PIPE_PEND_SEQ_0_REG					(0x002ffe00)
#define MV_EIP197_EIP197_DBG_PIPE_PEND_SEQ_0_PKT_DEST_SEQ_OFFS		0
#define MV_EIP197_EIP197_DBG_PIPE_PEND_SEQ_0_PKT_DEST_SEQ_MASK    \
		(0x00000fff << MV_EIP197_EIP197_DBG_PIPE_PEND_SEQ_0_PKT_DEST_SEQ_OFFS)

#define MV_EIP197_EIP197_DBG_PIPE_PEND_SEQ_0_PKT_DEST_RING_OFFS		12
#define MV_EIP197_EIP197_DBG_PIPE_PEND_SEQ_0_PKT_DEST_RING_MASK    \
		(0x0000000f << MV_EIP197_EIP197_DBG_PIPE_PEND_SEQ_0_PKT_DEST_RING_OFFS)

#define MV_EIP197_EIP197_DBG_PIPE_PEND_SEQ_0_TOK_DEST_SEQ_OFFS		16
#define MV_EIP197_EIP197_DBG_PIPE_PEND_SEQ_0_TOK_DEST_SEQ_MASK    \
		(0x00000fff << MV_EIP197_EIP197_DBG_PIPE_PEND_SEQ_0_TOK_DEST_SEQ_OFFS)

#define MV_EIP197_EIP197_DBG_PIPE_PEND_SEQ_0_TOK_DEST_RING_OFFS		28
#define MV_EIP197_EIP197_DBG_PIPE_PEND_SEQ_0_TOK_DEST_RING_MASK    \
		(0x0000000f << MV_EIP197_EIP197_DBG_PIPE_PEND_SEQ_0_TOK_DEST_RING_OFFS)


/* EIP197_DBG_PIPE_PEND_LEN_0 */
#define MV_EIP197_EIP197_DBG_PIPE_PEND_LEN_0_REG					(0x002ffe04)
#define MV_EIP197_EIP197_DBG_PIPE_PEND_LEN_0_PKT_LENGTH_OFFS		0
#define MV_EIP197_EIP197_DBG_PIPE_PEND_LEN_0_PKT_LENGTH_MASK    \
		(0x0000ffff << MV_EIP197_EIP197_DBG_PIPE_PEND_LEN_0_PKT_LENGTH_OFFS)

#define MV_EIP197_EIP197_DBG_PIPE_PEND_LEN_0_TOK_LENGTH_OFFS		16
#define MV_EIP197_EIP197_DBG_PIPE_PEND_LEN_0_TOK_LENGTH_MASK    \
		(0x000000ff << MV_EIP197_EIP197_DBG_PIPE_PEND_LEN_0_TOK_LENGTH_OFFS)

#define MV_EIP197_EIP197_DBG_PIPE_PEND_LEN_0_TOK_AVAIL_OFFS		28
#define MV_EIP197_EIP197_DBG_PIPE_PEND_LEN_0_TOK_AVAIL_MASK    \
		(0x00000001 << MV_EIP197_EIP197_DBG_PIPE_PEND_LEN_0_TOK_AVAIL_OFFS)

#define MV_EIP197_EIP197_DBG_PIPE_PEND_LEN_0_PKT_AVAIL_MIN_OFFS		29
#define MV_EIP197_EIP197_DBG_PIPE_PEND_LEN_0_PKT_AVAIL_MIN_MASK    \
		(0x00000001 << MV_EIP197_EIP197_DBG_PIPE_PEND_LEN_0_PKT_AVAIL_MIN_OFFS)

#define MV_EIP197_EIP197_DBG_PIPE_PEND_LEN_0_PKT_AVAIL_MAX_OFFS		30
#define MV_EIP197_EIP197_DBG_PIPE_PEND_LEN_0_PKT_AVAIL_MAX_MASK    \
		(0x00000001 << MV_EIP197_EIP197_DBG_PIPE_PEND_LEN_0_PKT_AVAIL_MAX_OFFS)

#define MV_EIP197_EIP197_DBG_PIPE_PEND_LEN_0_PKT_LENGTH_AV_OFFS		31
#define MV_EIP197_EIP197_DBG_PIPE_PEND_LEN_0_PKT_LENGTH_AV_MASK    \
		(0x00000001 << MV_EIP197_EIP197_DBG_PIPE_PEND_LEN_0_PKT_LENGTH_AV_OFFS)


/* EIP197_DEBUG_SELECT_0 */
#define MV_EIP197_EIP197_DEBUG_SELECT_0_REG					(0x002fff80)
#define MV_EIP197_EIP197_DEBUG_SELECT_0_INPUT_SEL_OFFS		0
#define MV_EIP197_EIP197_DEBUG_SELECT_0_INPUT_SEL_MASK    \
		(0x0000000f << MV_EIP197_EIP197_DEBUG_SELECT_0_INPUT_SEL_OFFS)


/* EIP197_DEBUG_SELECT_1 */
#define MV_EIP197_EIP197_DEBUG_SELECT_1_REG					(0x002fff84)
#define MV_EIP197_EIP197_DEBUG_SELECT_1_INPUT_SEL_OFFS		0
#define MV_EIP197_EIP197_DEBUG_SELECT_1_INPUT_SEL_MASK    \
		(0x0000000f << MV_EIP197_EIP197_DEBUG_SELECT_1_INPUT_SEL_OFFS)


/* EIP197_DEBUG_SELECT_2 */
#define MV_EIP197_EIP197_DEBUG_SELECT_2_REG					(0x002fff88)
#define MV_EIP197_EIP197_DEBUG_SELECT_2_INPUT_SEL_OFFS		0
#define MV_EIP197_EIP197_DEBUG_SELECT_2_INPUT_SEL_MASK    \
		(0x0000000f << MV_EIP197_EIP197_DEBUG_SELECT_2_INPUT_SEL_OFFS)


/* EIP197_DEBUG_SELECT_3 */
#define MV_EIP197_EIP197_DEBUG_SELECT_3_REG					(0x002fff8c)
#define MV_EIP197_EIP197_DEBUG_SELECT_3_INPUT_SEL_OFFS		0
#define MV_EIP197_EIP197_DEBUG_SELECT_3_INPUT_SEL_MASK    \
		(0x0000000f << MV_EIP197_EIP197_DEBUG_SELECT_3_INPUT_SEL_OFFS)


/* EIP197_DEBUG_PROBE_0 */
#define MV_EIP197_EIP197_DEBUG_PROBE_0_REG					(0x002fffa0)
#define MV_EIP197_EIP197_DEBUG_PROBE_0_PROBE_OUT_OFFS		0

/* EIP197_DEBUG_PROBE_1 */
#define MV_EIP197_EIP197_DEBUG_PROBE_1_REG					(0x002fffa4)
#define MV_EIP197_EIP197_DEBUG_PROBE_1_PROBE_OUT_OFFS		0

/* EIP197_DEBUG_PROBE_2 */
#define MV_EIP197_EIP197_DEBUG_PROBE_2_REG					(0x002fffa8)
#define MV_EIP197_EIP197_DEBUG_PROBE_2_PROBE_OUT_OFFS		0

/* EIP197_DEBUG_PROBE_3 */
#define MV_EIP197_EIP197_DEBUG_PROBE_3_REG					(0x002fffac)
#define MV_EIP197_EIP197_DEBUG_PROBE_3_PROBE_OUT_OFFS		0

/* EIP197_CLOCK_STATE */
#define MV_EIP197_EIP197_CLOCK_STATE_REG					(0x002fffe4)
#define MV_EIP197_EIP197_CLOCK_STATE_DMA_RD_CLK_OFFS		0
#define MV_EIP197_EIP197_CLOCK_STATE_DMA_RD_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_DMA_RD_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_DFE_CLK_OFFS		1
#define MV_EIP197_EIP197_CLOCK_STATE_DFE_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_DFE_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_DSE_CLK_OFFS		2
#define MV_EIP197_EIP197_CLOCK_STATE_DSE_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_DSE_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_CDR_CLK_OFFS		3
#define MV_EIP197_EIP197_CLOCK_STATE_CDR_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_CDR_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_RDR_CLK_OFFS		4
#define MV_EIP197_EIP197_CLOCK_STATE_RDR_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_RDR_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_SUPP_CLK_OFFS		5
#define MV_EIP197_EIP197_CLOCK_STATE_SUPP_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_SUPP_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_DMA_WR_CLK_OFFS		6
#define MV_EIP197_EIP197_CLOCK_STATE_DMA_WR_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_DMA_WR_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_PE_CLK_OFFS		8
#define MV_EIP197_EIP197_CLOCK_STATE_PE_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_PE_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_CORE_CLK_OFFS		9
#define MV_EIP197_EIP197_CLOCK_STATE_CORE_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_CORE_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_IPUE_CLK_OFFS		10
#define MV_EIP197_EIP197_CLOCK_STATE_IPUE_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_IPUE_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_IFPP_CLK_OFFS		11
#define MV_EIP197_EIP197_CLOCK_STATE_IFPP_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_IFPP_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_FLUE_CLK_OFFS		15
#define MV_EIP197_EIP197_CLOCK_STATE_FLUE_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_FLUE_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_AES_CLK_OFFS		16
#define MV_EIP197_EIP197_CLOCK_STATE_AES_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_AES_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_DES_CLK_OFFS		17
#define MV_EIP197_EIP197_CLOCK_STATE_DES_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_DES_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_ARC4_CLK_OFFS		18
#define MV_EIP197_EIP197_CLOCK_STATE_ARC4_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_ARC4_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_HASH_CLK_OFFS		19
#define MV_EIP197_EIP197_CLOCK_STATE_HASH_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_HASH_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_SHA1_CLK_OFFS		20
#define MV_EIP197_EIP197_CLOCK_STATE_SHA1_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_SHA1_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_GHASH_CLK_OFFS		21
#define MV_EIP197_EIP197_CLOCK_STATE_GHASH_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_GHASH_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_AESXCBC_CLK_OFFS		22
#define MV_EIP197_EIP197_CLOCK_STATE_AESXCBC_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_AESXCBC_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_DBG_CLK_OFFS		27
#define MV_EIP197_EIP197_CLOCK_STATE_DBG_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_DBG_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_FRC_CLK_OFFS		28
#define MV_EIP197_EIP197_CLOCK_STATE_FRC_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_FRC_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_TRC_CLK_OFFS		29
#define MV_EIP197_EIP197_CLOCK_STATE_TRC_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_TRC_CLK_OFFS)

#define MV_EIP197_EIP197_CLOCK_STATE_CRC_CLK_OFFS		31
#define MV_EIP197_EIP197_CLOCK_STATE_CRC_CLK_MASK    \
		(0x00000001 << MV_EIP197_EIP197_CLOCK_STATE_CRC_CLK_OFFS)


/* EIP197_FORCE_CLOCK_ON */
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_REG					(0x002fffe8)
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_DMA_RD_CLK_ON_OFFS		0
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_DMA_RD_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_DMA_RD_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_DFE_CLK_ON_OFFS		1
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_DFE_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_DFE_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_DSE_CLK_ON_OFFS		2
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_DSE_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_DSE_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_CDR_CLK_ON_OFFS		3
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_CDR_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_CDR_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_RDR_CLK_ON_OFFS		4
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_RDR_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_RDR_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_SUPP_CLK_ON_OFFS		5
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_SUPP_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_SUPP_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_DMA_WR_CLK_ON_OFFS		6
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_DMA_WR_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_DMA_WR_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_RESERVED_7_OFFS		7
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_RESERVED_7_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_RESERVED_7_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_PE_CLK_ON_OFFS		8
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_PE_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_PE_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_CORE_CLK_ON_OFFS		9
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_CORE_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_CORE_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_IPUE_CLK_ON_OFFS		10
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_IPUE_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_IPUE_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_IFPP_CLK_ON_OFFS		11
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_IFPP_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_IFPP_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_RESERVED_14_12_OFFS		12
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_RESERVED_14_12_MASK    \
		(0x00000007 << MV_EIP197_EIP197_FORCE_CLOCK_ON_RESERVED_14_12_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_FLUE_CLK_ON_OFFS		15
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_FLUE_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_FLUE_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_AES_CLK_ON_OFFS		16
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_AES_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_AES_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_DES_CLK_ON_OFFS		17
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_DES_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_DES_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_ARC4_CLK_ON_OFFS		18
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_ARC4_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_ARC4_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_HASH_CLK_ON_OFFS		19
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_HASH_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_HASH_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_SHA1_CLK_ON_OFFS		20
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_SHA1_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_SHA1_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_GHASH_CLK_ON_OFFS		21
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_GHASH_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_GHASH_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_AESXCBC_CLK_ON_OFFS		22
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_AESXCBC_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_AESXCBC_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_RESERVED_24_23_OFFS		23
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_RESERVED_24_23_MASK    \
		(0x00000003 << MV_EIP197_EIP197_FORCE_CLOCK_ON_RESERVED_24_23_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_RESERVED_25_OFFS		25
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_RESERVED_25_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_RESERVED_25_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_RESERVED_26_OFFS		26
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_RESERVED_26_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_RESERVED_26_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_DBG_CLK_ON_OFFS		27
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_DBG_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_DBG_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_FRC_CLK_ON_OFFS		28
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_FRC_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_FRC_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_TRC_CLK_ON_OFFS		29
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_TRC_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_TRC_CLK_ON_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_RESERVED_30_OFFS		30
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_RESERVED_30_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_RESERVED_30_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_ON_CRC_CLK_ON_OFFS		31
#define MV_EIP197_EIP197_FORCE_CLOCK_ON_CRC_CLK_ON_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_ON_CRC_CLK_ON_OFFS)


/* EIP197_FORCE_CLOCK_OFF */
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_REG					(0x002fffec)
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_DMA_RD_CLK_OFF_OFFS		0
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_DMA_RD_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_DMA_RD_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_DFE_CLK_OFF_OFFS		1
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_DFE_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_DFE_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_DSE_CLK_OFF_OFFS		2
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_DSE_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_DSE_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_CDR_CLK_OFF_OFFS		3
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_CDR_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_CDR_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_RDR_CLK_OFF_OFFS		4
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_RDR_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_RDR_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_SUPP_CLK_OFF_OFFS		5
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_SUPP_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_SUPP_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_DMA_WR_CLK_OFF_OFFS		6
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_DMA_WR_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_DMA_WR_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_RESERVED_7_OFFS		7
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_RESERVED_7_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_RESERVED_7_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_PE_CLK_OFF_OFFS		8
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_PE_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_PE_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_CORE_CLK_OFF_OFFS		9
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_CORE_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_CORE_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_IPUE_CLK_OFF_OFFS		10
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_IPUE_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_IPUE_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_IFPP_CLK_OFF_OFFS		11
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_IFPP_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_IFPP_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_RESERVED_14_12_OFFS		12
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_RESERVED_14_12_MASK    \
		(0x00000007 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_RESERVED_14_12_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_FLUE_CLK_OFF_OFFS		15
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_FLUE_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_FLUE_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_AES_CLK_OFF_OFFS		16
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_AES_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_AES_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_DES_CLK_OFF_OFFS		17
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_DES_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_DES_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_ARC4_CLK_OFF_OFFS		18
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_ARC4_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_ARC4_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_HASH_CLK_OFF_OFFS		19
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_HASH_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_HASH_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_SHA1_CLK_OFF_OFFS		20
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_SHA1_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_SHA1_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_GHASH_CLK_OFF_OFFS		21
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_GHASH_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_GHASH_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_AESXCBC_CLK_OFF_OFFS		22
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_AESXCBC_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_AESXCBC_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_RESERVED_24_23_OFFS		23
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_RESERVED_24_23_MASK    \
		(0x00000003 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_RESERVED_24_23_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_RESERVED_25_OFFS		25
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_RESERVED_25_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_RESERVED_25_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_RESERVED_26_OFFS		26
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_RESERVED_26_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_RESERVED_26_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_DBG_CLK_OFF_OFFS		27
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_DBG_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_DBG_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_FRC_CLK_OFF_OFFS		28
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_FRC_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_FRC_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_TRC_CLK_OFF_OFFS		29
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_TRC_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_TRC_CLK_OFF_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_RESERVED_30_OFFS		30
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_RESERVED_30_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_RESERVED_30_OFFS)

#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_CRC_CLK_OFF_OFFS		31
#define MV_EIP197_EIP197_FORCE_CLOCK_OFF_CRC_CLK_OFF_MASK    \
		(0x00000001 << MV_EIP197_EIP197_FORCE_CLOCK_OFF_CRC_CLK_OFF_OFFS)


/* EIP197_MST_CTRL */
#define MV_EIP197_EIP197_MST_CTRL_REG					(0x002ffff4)
#define MV_EIP197_EIP197_MST_CTRL_RD_CACHE_OFFS		0
#define MV_EIP197_EIP197_MST_CTRL_RD_CACHE_MASK    \
		(0x0000000f << MV_EIP197_EIP197_MST_CTRL_RD_CACHE_OFFS)

#define MV_EIP197_EIP197_MST_CTRL_WR_CACHE_OFFS		4
#define MV_EIP197_EIP197_MST_CTRL_WR_CACHE_MASK    \
		(0x0000000f << MV_EIP197_EIP197_MST_CTRL_WR_CACHE_OFFS)

#define MV_EIP197_EIP197_MST_CTRL_SUPPORT_SWAP_OFFS		8
#define MV_EIP197_EIP197_MST_CTRL_SUPPORT_SWAP_MASK    \
		(0x00000007 << MV_EIP197_EIP197_MST_CTRL_SUPPORT_SWAP_OFFS)

#define MV_EIP197_EIP197_MST_CTRL_SUPPORT_PROTECTION_OFFS		12
#define MV_EIP197_EIP197_MST_CTRL_SUPPORT_PROTECTION_MASK    \
		(0x00000007 << MV_EIP197_EIP197_MST_CTRL_SUPPORT_PROTECTION_OFFS)


/* EIP197_OPTIONS */
#define MV_EIP197_EIP197_OPTIONS_REG					(0x002ffff8)
#define MV_EIP197_EIP197_OPTIONS_NR_OF_PES_OFFS		0
#define MV_EIP197_EIP197_OPTIONS_NR_OF_PES_MASK    \
		(0x0000001f << MV_EIP197_EIP197_OPTIONS_NR_OF_PES_OFFS)

#define MV_EIP197_EIP197_OPTIONS_IN_TBUF_SIZE_OFFS		6
#define MV_EIP197_EIP197_OPTIONS_IN_TBUF_SIZE_MASK    \
		(0x00000007 << MV_EIP197_EIP197_OPTIONS_IN_TBUF_SIZE_OFFS)

#define MV_EIP197_EIP197_OPTIONS_IN_DBUF_SIZE_OFFS		9
#define MV_EIP197_EIP197_OPTIONS_IN_DBUF_SIZE_MASK    \
		(0x0000000f << MV_EIP197_EIP197_OPTIONS_IN_DBUF_SIZE_OFFS)

#define MV_EIP197_EIP197_OPTIONS_OUT_TBUF_SIZE_OFFS		13
#define MV_EIP197_EIP197_OPTIONS_OUT_TBUF_SIZE_MASK    \
		(0x00000007 << MV_EIP197_EIP197_OPTIONS_OUT_TBUF_SIZE_OFFS)

#define MV_EIP197_EIP197_OPTIONS_OUT_DBUF_SIZE_OFFS		16
#define MV_EIP197_EIP197_OPTIONS_OUT_DBUF_SIZE_MASK    \
		(0x0000000f << MV_EIP197_EIP197_OPTIONS_OUT_DBUF_SIZE_OFFS)

#define MV_EIP197_EIP197_OPTIONS_MAC_CHANNELS_OFFS		20
#define MV_EIP197_EIP197_OPTIONS_MAC_CHANNELS_MASK    \
		(0x0000000f << MV_EIP197_EIP197_OPTIONS_MAC_CHANNELS_OFFS)

#define MV_EIP197_EIP197_OPTIONS_MAC_DEMUX_CONFIG_OFFS		24
#define MV_EIP197_EIP197_OPTIONS_MAC_DEMUX_CONFIG_MASK    \
		(0x00000007 << MV_EIP197_EIP197_OPTIONS_MAC_DEMUX_CONFIG_OFFS)

#define MV_EIP197_EIP197_OPTIONS_MAC_ARBITER_CONFIG_OFFS		27
#define MV_EIP197_EIP197_OPTIONS_MAC_ARBITER_CONFIG_MASK    \
		(0x00000007 << MV_EIP197_EIP197_OPTIONS_MAC_ARBITER_CONFIG_OFFS)

#define MV_EIP197_EIP197_OPTIONS_TG_OFFS		30
#define MV_EIP197_EIP197_OPTIONS_TG_MASK    \
		(0x00000001 << MV_EIP197_EIP197_OPTIONS_TG_OFFS)

#define MV_EIP197_EIP197_OPTIONS_TRC_OFFS		31
#define MV_EIP197_EIP197_OPTIONS_TRC_MASK    \
		(0x00000001 << MV_EIP197_EIP197_OPTIONS_TRC_OFFS)


/* EIP197_VERSION */
#define MV_EIP197_EIP197_VERSION_REG					(0x002ffffc)
#define MV_EIP197_EIP197_VERSION_EIP_NUMBER_OFFS		0
#define MV_EIP197_EIP197_VERSION_EIP_NUMBER_MASK    \
		(0x000000ff << MV_EIP197_EIP197_VERSION_EIP_NUMBER_OFFS)

#define MV_EIP197_EIP197_VERSION_EIP_NUMBER_COMPL_OFFS		8
#define MV_EIP197_EIP197_VERSION_EIP_NUMBER_COMPL_MASK    \
		(0x000000ff << MV_EIP197_EIP197_VERSION_EIP_NUMBER_COMPL_OFFS)

#define MV_EIP197_EIP197_VERSION_PATCH_LEVEL_OFFS		16
#define MV_EIP197_EIP197_VERSION_PATCH_LEVEL_MASK    \
		(0x0000000f << MV_EIP197_EIP197_VERSION_PATCH_LEVEL_OFFS)

#define MV_EIP197_EIP197_VERSION_MINOR_VERSION_OFFS		20
#define MV_EIP197_EIP197_VERSION_MINOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_EIP197_VERSION_MINOR_VERSION_OFFS)

#define MV_EIP197_EIP197_VERSION_MAJOR_VERSION_OFFS		24
#define MV_EIP197_EIP197_VERSION_MAJOR_VERSION_MASK    \
		(0x0000000f << MV_EIP197_EIP197_VERSION_MAJOR_VERSION_OFFS)

/* RAMs */
#define MV_EIP197_PE_0_ICE_SCRATCH_RAM					(0x002A0800)
#define MV_EIP197_IES_AXI_MRVL_CLASSIF_RAM_ACCESS_SPACE			(0x002E0000)

#endif /* __mv_eip197_h__ */
