Information: Updating design information... (UID-85)
 
****************************************
Report : constraint
        -all_violators
Design : my_design
Version: O-2018.06-SP5-5
Date   : Wed May 15 19:36:39 2024
****************************************


   max_delay/setup ('COMBO' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   Cout[4]                      2.80           4.85 r        -2.05  (VIOLATED)
   Cout[2]                      2.80           4.68 r        -1.88  (VIOLATED)
   Cout[3]                      2.80           4.68 f        -1.88  (VIOLATED)
   Cout[1]                      2.80           4.46 r        -1.66  (VIOLATED)
   Cout[0]                      2.80           3.15 r        -0.35  (VIOLATED)


   max_delay/setup ('INPUTS' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   R_9/D                        2.95           4.26 r        -1.31  (VIOLATED)
   R_2/D                        2.95           4.25 r        -1.30  (VIOLATED)
   R_22/D                       2.95           4.24 f        -1.29  (VIOLATED)
   R_6/D                        3.00           4.24 r        -1.24  (VIOLATED)
   R_18/D                       2.95           4.12 r        -1.17  (VIOLATED)
   R2_reg[3]/D                  3.00           4.16 r        -1.16  (VIOLATED)
   R_12/D                       2.95           3.87 f        -0.92  (VIOLATED)
   R_17/D                       3.00           3.89 r        -0.89  (VIOLATED)
   R_21/D                       3.00           3.87 f        -0.87  (VIOLATED)
   R1_reg[2]/D                  3.00           3.82 r        -0.82  (VIOLATED)
   R1_reg[3]/D                  3.00           3.82 r        -0.82  (VIOLATED)
   R_16/D                       2.95           3.75 r        -0.80  (VIOLATED)
   R_11/D                       3.00           3.75 r        -0.75  (VIOLATED)
   R_20/D                       3.00           3.75 r        -0.75  (VIOLATED)
   R_7/D                        3.00           3.64 r        -0.64  (VIOLATED)
   R_10/D                       3.00           3.64 r        -0.64  (VIOLATED)
   R_19/D                       3.00           3.31 r        -0.31  (VIOLATED)


   max_delay/setup ('OUTPUTS' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   out1[4]                      3.35           5.41 r        -2.06  (VIOLATED)
   out1[3]                      3.35           5.32 r        -1.97  (VIOLATED)
   out2[0]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[1]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[2]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[3]                      1.81           3.73 f        -1.92  (VIOLATED)
   out2[4]                      1.81           3.73 f        -1.92  (VIOLATED)
   out1[2]                      3.35           5.02 r        -1.67  (VIOLATED)
   out1[1]                      3.35           4.90 r        -1.55  (VIOLATED)
   out3[1]                      3.45           4.96 r        -1.51  (VIOLATED)
   out3[3]                      3.45           4.96 r        -1.51  (VIOLATED)
   out3[4]                      3.45           4.96 r        -1.51  (VIOLATED)
   out3[2]                      3.45           4.91 r        -1.46  (VIOLATED)
   out3[0]                      3.45           4.85 f        -1.40  (VIOLATED)
   out1[0]                      3.35           4.20 r        -0.85  (VIOLATED)


   max_delay/setup ('clk' group)

                             Required        Actual
   Endpoint                 Path Delay     Path Delay        Slack
   -----------------------------------------------------------------
   R4_reg[3]/D                  3.00           3.43 r        -0.43  (VIOLATED)
   R4_reg[2]/D                  3.00           3.37 r        -0.37  (VIOLATED)
   R4_reg[4]/D                  3.00           3.31 r        -0.31  (VIOLATED)
   R4_reg[1]/D                  3.00           3.11 r        -0.11  (VIOLATED)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : my_design
Version: O-2018.06-SP5-5
Date   : Wed May 15 19:36:39 2024
****************************************

Operating Conditions: nom_pvt   Library: class
Wire Load Model Mode: top

  Startpoint: sel (input port clocked by clk)
  Endpoint: Cout[4] (output port clocked by vclk)
  Path Group: COMBO
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_design          05x05                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  input external delay                     0.40       1.40 r
  sel (in)                                 0.52       1.92 r
  U108/Z2 (B2I)                            1.05       2.97 r
  U109/Z (NR2I)                            0.20       3.17 f
  U106/Z (ND2I)                            0.25       3.42 r
  U116/Z (ND2I)                            0.45       3.87 f
  U154/Z (B5IP)                            0.98       4.85 r
  Cout[4] (out)                            0.00       4.85 r
  data arrival time                                   4.85

  clock vclk (rise edge)                   3.00       3.00
  clock network delay (ideal)              0.00       3.00
  output external delay                   -0.20       2.80
  data required time                                  2.80
  -----------------------------------------------------------
  data required time                                  2.80
  data arrival time                                  -4.85
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.05


  Startpoint: sel (input port clocked by clk)
  Endpoint: R_9 (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_design          05x05                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  input external delay                     0.40       1.40 r
  sel (in)                                 0.52       1.92 r
  U158/Y (IVDAP)                           0.33       2.24 f
  U156/Z (IVI)                             0.58       2.82 r
  U282/Z (MUX21L)                          0.76       3.58 f
  U301/Z (AO7P)                            0.68       4.26 r
  R_9/D (FD4)                              0.00       4.26 r
  data arrival time                                   4.26

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              1.00       4.00
  clock uncertainty                       -0.15       3.85
  R_9/CP (FD4)                             0.00       3.85 r
  library setup time                      -0.90       2.95
  data required time                                  2.95
  -----------------------------------------------------------
  data required time                                  2.95
  data arrival time                                  -4.26
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.31


  Startpoint: R_11 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out1[4] (output port clocked by clk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_design          05x05                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  R_11/CP (FD2)                            0.00       1.00 r
  R_11/QN (FD2)                            1.74       2.74 f
  U293/Z (ND2I)                            0.34       3.08 r
  U291/Z (ND2I)                            0.12       3.21 f
  U290/Z (IVI)                             0.24       3.45 r
  U228/Z (ND2I)                            0.12       3.57 f
  U231/Z (ND2I)                            0.25       3.82 r
  U284/Z (ENI)                             0.74       4.56 f
  U235/Z (B4IP)                            0.85       5.41 r
  out1[4] (out)                            0.00       5.41 r
  data arrival time                                   5.41

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              1.00       4.00
  clock uncertainty                       -0.15       3.85
  output external delay                   -0.50       3.35
  data required time                                  3.35
  -----------------------------------------------------------
  data required time                                  3.35
  data arrival time                                  -5.41
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.06


  Startpoint: R1_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R4_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_design          05x05                 class

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  R1_reg[3]/CP (FD2)                       0.00       1.00 r
  R1_reg[3]/QN (FD2)                       1.80       2.80 f
  U268/Z (ND2I)                            0.25       3.06 r
  U269/Z (ND2I)                            0.12       3.18 f
  U270/Z (ND2I)                            0.25       3.43 r
  R4_reg[3]/D (FD2)                        0.00       3.43 r
  data arrival time                                   3.43

  clock clk (rise edge)                    3.00       3.00
  clock network delay (ideal)              1.00       4.00
  clock uncertainty                       -0.15       3.85
  R4_reg[3]/CP (FD2)                       0.00       3.85 r
  library setup time                      -0.85       3.00
  data required time                                  3.00
  -----------------------------------------------------------
  data required time                                  3.00
  data arrival time                                  -3.43
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.43


1
