
---------- Begin Simulation Statistics ----------
final_tick                                63516252000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 163703                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701500                       # Number of bytes of host memory used
host_op_rate                                   232400                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    61.09                       # Real time elapsed on the host
host_tick_rate                             1039777081                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      14196459                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.063516                       # Number of seconds simulated
sim_ticks                                 63516252000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.567868                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  561742                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               564180                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               928                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            560905                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 13                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             121                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              108                       # Number of indirect misses.
system.cpu.branchPred.lookups                  567628                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2278                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           51                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      14196459                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.351625                       # CPI: cycles per instruction
system.cpu.discardedOps                          2837                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4890501                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2075370                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           166659                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        45451609                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.157440                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         63516252                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 7650229     53.89%     53.89% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114597      0.81%     54.70% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               17      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     54.70% # Class of committed instruction
system.cpu.op_class_0::MemRead                2073895     14.61%     69.30% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4357721     30.70%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 14196459                       # Class of committed instruction
system.cpu.tickCycles                        18064643                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       463402                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        992893                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           40                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       526997                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          553                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1056596                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            553                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  63516252000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                848                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       463124                       # Transaction distribution
system.membus.trans_dist::CleanEvict              278                       # Transaction distribution
system.membus.trans_dist::ReadExReq            528643                       # Transaction distribution
system.membus.trans_dist::ReadExResp           528643                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           848                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1522384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1522384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31763680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31763680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            529491                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  529491    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              529491                       # Request fanout histogram
system.membus.respLayer1.occupancy         1728936250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1919141000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  63516252000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               940                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       989767                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           97                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1088                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           528659                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          528658                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           650                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          290                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1397                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1584797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1586194                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        23904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     33778912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               33802816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          463955                       # Total snoops (count)
system.tol2bus.snoopTraffic                  14819968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           993554                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000597                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024423                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 992961     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    593      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             993554                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1583336000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1057896999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1300000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  63516252000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   42                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   64                       # number of demand (read+write) hits
system.l2.demand_hits::total                      106                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  42                       # number of overall hits
system.l2.overall_hits::.cpu.data                  64                       # number of overall hits
system.l2.overall_hits::total                     106                       # number of overall hits
system.l2.demand_misses::.cpu.inst                608                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             528885                       # number of demand (read+write) misses
system.l2.demand_misses::total                 529493                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               608                       # number of overall misses
system.l2.overall_misses::.cpu.data            528885                       # number of overall misses
system.l2.overall_misses::total                529493                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     59366000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  51250673000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      51310039000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     59366000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  51250673000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     51310039000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              650                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           528949                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               529599                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             650                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          528949                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              529599                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.935385                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999879                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999800                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.935385                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999879                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999800                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97641.447368                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96903.245507                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96904.093161                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97641.447368                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96903.245507                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96904.093161                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              463124                       # number of writebacks
system.l2.writebacks::total                    463124                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           608                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        528884                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            529492                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          608                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       528884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           529492                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     47206000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  40672923000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  40720129000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     47206000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  40672923000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  40720129000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.935385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999798                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.935385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999798                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77641.447368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76903.296375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76904.143972                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77641.447368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76903.296375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76904.143972                       # average overall mshr miss latency
system.l2.replacements                         463955                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       526643                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           526643                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       526643                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       526643                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           93                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               93                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           93                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           93                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    15                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          528644                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              528644                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  51226624000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   51226624000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        528659                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            528659                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999972                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999972                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 96901.930221                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96901.930221                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       528644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         528644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  40653764000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40653764000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999972                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999972                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76901.968054                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76901.968054                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 42                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          608                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              608                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     59366000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     59366000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          650                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            650                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.935385                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.935385                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97641.447368                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97641.447368                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          608                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          608                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     47206000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     47206000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.935385                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.935385                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77641.447368                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77641.447368                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            49                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                49                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     24049000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     24049000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          290                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           290                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.831034                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.831034                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99788.381743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99788.381743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          240                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          240                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19159000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19159000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.827586                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.827586                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79829.166667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79829.166667                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  63516252000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 56708.749196                       # Cycle average of tags in use
system.l2.tags.total_refs                     1056554                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    529491                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.995414                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       107.241354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     56601.507842                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.863670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.865307                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          816                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        56464                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8981939                       # Number of tag accesses
system.l2.tags.data_accesses                  8981939                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  63516252000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          19456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16924256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16943712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        19456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         19456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     14819968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14819968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          528883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              529491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       463124                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             463124                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            306315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         266455521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             266761836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       306315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           306315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      233325606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            233325606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      233325606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           306315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        266455521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            500087442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    231746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    528883.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001753343250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14481                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14481                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1523042                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             218115                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      529491                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     463124                       # Number of write requests accepted
system.mem_ctrls.readBursts                    529491                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   463124                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                231378                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             33040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             33182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             33126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             33171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             33095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             33058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            33057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            33071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            32982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            32926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             14536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            14421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14408                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3647668500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2647455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13575624750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6889.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25639.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   485635                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  214927                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                529491                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               463124                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  529216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        60642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    803.340259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   660.396031                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   330.092530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4522      7.46%      7.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1559      2.57%     10.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3894      6.42%     16.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2164      3.57%     20.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3821      6.30%     26.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3419      5.64%     31.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1902      3.14%     35.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1553      2.56%     37.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37808     62.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        60642                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.562392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.140042                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    468.000982                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        14479     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14481                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.049846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14472     99.94%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                9      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14481                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33887424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                14829696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16943712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14819968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       533.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       233.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    266.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    233.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   63516214000                       # Total gap between requests
system.mem_ctrls.avgGap                      63988.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        19456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16924256                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7414848                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 306315.303365192318                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 266455520.706731885672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 116739381.914411455393                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       528883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       463124                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16007750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13559617000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1293075578250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26328.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25638.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2792072.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            217348740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            115519800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1887230520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          603364140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5013618480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14728912860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11986945920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        34552940460                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.001565                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  30790569250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2120820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  30604862750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            215642280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            114616590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1893335220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          606182940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5013618480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14722821270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11992075680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34558292460                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        544.085826                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  30804619250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2120820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30590812750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     63516252000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  63516252000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2593140                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2593140                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2593140                       # number of overall hits
system.cpu.icache.overall_hits::total         2593140                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          650                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            650                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          650                       # number of overall misses
system.cpu.icache.overall_misses::total           650                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     63552000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63552000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     63552000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63552000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2593790                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2593790                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2593790                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2593790                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000251                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000251                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000251                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000251                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97772.307692                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97772.307692                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97772.307692                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97772.307692                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           97                       # number of writebacks
system.cpu.icache.writebacks::total                97                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          650                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          650                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          650                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          650                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     62252000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62252000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     62252000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62252000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000251                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000251                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000251                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000251                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95772.307692                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95772.307692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95772.307692                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95772.307692                       # average overall mshr miss latency
system.cpu.icache.replacements                     97                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2593140                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2593140                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          650                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           650                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     63552000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63552000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2593790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2593790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000251                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000251                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97772.307692                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97772.307692                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          650                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          650                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     62252000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62252000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000251                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000251                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95772.307692                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95772.307692                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  63516252000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           545.393131                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2593790                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               650                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3990.446154                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   545.393131                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.532610                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.532610                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          553                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          553                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.540039                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5188230                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5188230                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  63516252000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  63516252000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  63516252000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      5340147                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5340147                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5340174                       # number of overall hits
system.cpu.dcache.overall_hits::total         5340174                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1052714                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1052714                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1052744                       # number of overall misses
system.cpu.dcache.overall_misses::total       1052744                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 107215817000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 107215817000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 107215817000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 107215817000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6392861                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6392861                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6392918                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6392918                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.164670                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.164670                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.164673                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.164673                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 101847.051526                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 101847.051526                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 101844.149195                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 101844.149195                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       526643                       # number of writebacks
system.cpu.dcache.writebacks::total            526643                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       523796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       523796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       523796                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       523796                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       528918                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       528918                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       528948                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       528948                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  52835767000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  52835767000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  52838787000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  52838787000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.082736                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.082736                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.082740                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.082740                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 99894.061083                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 99894.061083                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 99894.104903                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 99894.104903                       # average overall mshr miss latency
system.cpu.dcache.replacements                 526900                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2034947                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2034947                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          269                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           269                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     24304000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     24304000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2035216                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2035216                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000132                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000132                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 90349.442379                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 90349.442379                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          259                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     22852000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22852000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 88231.660232                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88231.660232                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3305200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3305200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1052445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1052445                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 107191513000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 107191513000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4357645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4357645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.241517                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.241517                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 101849.990261                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101849.990261                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       523786                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       523786                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       528659                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       528659                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  52812915000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  52812915000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.121318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.121318                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99899.774713                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99899.774713                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           30                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.526316                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.526316                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           30                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           30                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3020000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3020000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.526316                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.526316                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 100666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 100666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           19                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.050000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.050000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  63516252000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2030.039998                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5869161                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            528948                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.095913                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2030.039998                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991230                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991230                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          816                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1139                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13314864                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13314864                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  63516252000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  63516252000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
