<?xml version="1.0"?>
<Project Version="1" Minor="3" DIGEST="">
	<TOOL_VERSION Version="2018.3"/>
	<MODE Name="Post-Synthesis"/>
	<SYSTEMINFO BOARD="em.avnet.com:zed:1.4" PART="xc7z020clg484-1" ARCH="zynq" PACKAGE="clg484" DEVICE="7z020" SPEED="-1" LUT="53200" FF="106400" BRAM="140" DSP="220"/>
	<HIERARCHY Name="zynq_design_1_wrapper"/>
	<File Type="HW_HANDOFF" Name="zynq_design_1.hwh" DESIGN_HIERARCHY="zynq_design_1_i" BD_TYPE="DEFAULT_BD"/>
	<File Type="BD_TCL" Name="zynq_design_1_bd.tcl"/>
	<File Type="PS_FSBL_INIT" Name="ps7_init.c"/>
	<File Type="PS_FSBL_INIT" Name="ps7_init.h"/>
	<File Type="PS_FSBL_INIT_GPL" Name="ps7_init_gpl.c"/>
	<File Type="PS_FSBL_INIT_GPL" Name="ps7_init_gpl.h"/>
	<File Type="PS_INIT_HELP" Name="ps7_init.html"/>
	<File Type="PS_XMD_INIT" Name="ps7_init.tcl"/>
	<File Type="BIT" Name="zynq_design_1_wrapper.bit"/>
	<BOARD Type="NotIntegrated">
		<BASEBOARD Name="em.avnet.com:zed:1.4">
		</BASEBOARD>
	</BOARD>
	<USEDRESOURCES LUT="9887" FF="12756" BRAM="1" DSP="0"/>
</Project>

