
---------------------------------------------

N_THREADS               :	4

---------------------------------------------

LLC_SIZE_KB             :	8192
LLC_ASSOC               :	8
LLC_REPL_POLICY         :	LRU

---------------------------------------------

ROB_WIDTH               :	256
OS_PAGESIZE             :	4096
LINESIZE                :	64
[DRAM] Row Buffer Policy: OPEN_PAGE
[DRAM] Refresh Policy: RANK_LEVEL_STAGGERED
[DRAM] Request Size: 64 bytes
[DRAM] Shift Bits: 6
[DRAM MOP Enabled] MOP Size: 4
Expected: rohirababgchlo, Actual: rohirababgchlo
[DRAM] Channel Position: 2| Width: 1
[DRAM] Rank Position: 8| Width: 0
[DRAM] BankGroup Position: 3| Width: 3
[DRAM] Bank Position: 6| Width: 2
[DRAM] Row Position: 12| Width: 17
[DRAM] High Position: 8| Width: 4
[DRAM] Low Position: 0| Width: 2
[RFM] rfm_mode: 0
[ALERT] alert_mode: 0
[MOAT] moat_mode: 0
[MIRZA] mirza_mode: 0
[DRAMSim3] Starting a JedecDRAMSystem
read_to_read_l: 12
read_to_read_s: 8
read_to_read_o: 10


--------------------------------------------------------------------------------
------------------------------- SIMULATION START -------------------------------
--------------------------------------------------------------------------------


CYCLE =    0M [ INST:     0M     0M     0M     0M ]
	progress: ..................................................
CYCLE =   50M [ INST:     9M     9M     9M     9M ]
	progress: ..................................................
CYCLE =  100M [ INST:    19M    19M    19M    19M ]
	progress: ..................................................
CYCLE =  150M [ INST:    53M    53M    53M    53M ]
	progress: ..............................................

--------------------------------------------------------------------------------
-------------------------------- SIMULATION END --------------------------------
--------------------------------------------------------------------------------

SIM_TIME_IN_CORE        	73.6784
SIM_TIME_IN_MEM         	446.257
SYS_CYCLES              	195384015

CORE_0_INST             	100185352
CORE_0_IPC              	0.512761
CORE_0_MISSES           	5166342
CORE_0_ACCESSES         	9447802
CORE_0_MPKI             	51.5678
CORE_0_APKI             	94.3032

CORE_1_INST             	100152616
CORE_1_IPC              	0.512594
CORE_1_MISSES           	5165486
CORE_1_ACCESSES         	9447060
CORE_1_MPKI             	51.5761
CORE_1_APKI             	94.3266

CORE_2_INST             	100000000
CORE_2_IPC              	0.511813
CORE_2_MISSES           	5163410
CORE_2_ACCESSES         	9443590
CORE_2_MPKI             	51.6341
CORE_2_APKI             	94.4359

CORE_3_INST             	100052380
CORE_3_IPC              	0.512081
CORE_3_MISSES           	5164517
CORE_3_ACCESSES         	9444840
CORE_3_MPKI             	51.6181
CORE_3_APKI             	94.399

LLC_MISSES              	20659755
LLC_ACCESSES            	37783292
LLC_MISS_RATE           	54.6796
LLC_LRU_WB_AVOIDED      	0

LLC_MISS_PENALTY        	675.442

OS_MAPPED_PAGES         	295322
OS_TOTAL_PAGE_FRAMES    	8388608

MEM_FAILED_REQUESTS     	77

###########################################
## Statistics of Channel 0
###########################################
acts.0.7.3                     =        91671   # ACTs Counter
acts.0.7.1                     =        89568   # ACTs Counter
acts.0.7.0                     =        89912   # ACTs Counter
acts.0.6.2                     =        91079   # ACTs Counter
acts.0.6.1                     =        89777   # ACTs Counter
acts.0.5.2                     =        91785   # ACTs Counter
acts.0.5.1                     =        90396   # ACTs Counter
acts.0.4.3                     =        91380   # ACTs Counter
acts.0.4.2                     =        91287   # ACTs Counter
acts.0.4.1                     =        90322   # ACTs Counter
acts.0.4.0                     =        90601   # ACTs Counter
acts.0.3.3                     =        91474   # ACTs Counter
acts.0.3.1                     =        90455   # ACTs Counter
acts.0.3.0                     =        90917   # ACTs Counter
acts.0.2.3                     =        91388   # ACTs Counter
acts.0.2.2                     =        91109   # ACTs Counter
num_ondemand_pres              =      2533987   # Number of ondemend PRE commands
num_pre_cmds                   =      2917603   # Number of PRE commands
num_act_cmds                   =      2917632   # Number of ACT commands
num_write_row_hits             =        24075   # Number of write row buffer hits
num_writes_done                =      8554109   # Number of read requests issued
acts.0.5.0                     =        90666   # ACTs Counter
num_read_cmds                  =     10322219   # Number of READ/READP commands
num_refab_cmds                 =        12484   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =        91544   # ACTs Counter
acts.0.1.2                     =        91286   # ACTs Counter
num_read_row_hits              =      7565598   # Number of read row buffer hits
num_reads_done                 =     10322216   # Number of read requests issued
acts.0.7.2                     =        90887   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =        90012   # ACTs Counter
acts.0.2.1                     =        90118   # ACTs Counter
num_write_cmds                 =       140884   # Number of WRITE/WRITEP commands
acts.0.0.0                     =        93095   # ACTs Counter
num_cycles                     =    117230409   # Number of DRAM cycles
acts.0.5.3                     =        92857   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =        91487   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            1   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =        93565   # ACTs Counter
acts.0.0.2                     =        93451   # ACTs Counter
acts.0.1.0                     =        90782   # ACTs Counter
acts.0.0.1                     =        92234   # ACTs Counter
acts.0.1.1                     =        90397   # ACTs Counter
acts.0.2.0                     =        90660   # ACTs Counter
acts.0.1.3                     =        91470   # ACTs Counter
rank_active_cycles.0           =    104441995   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =     12788414   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      4749671   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =      1281922   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =       295201   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =        63216   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =         1538   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =            4   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =          256   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =     15819985   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =      1536040   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       624879   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       416181   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       198597   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        93756   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        65295   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        33307   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        23304   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        14027   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        50960   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =           14   # Write cmd latency (cycles)
write_latency[100-119]         =           21   # Write cmd latency (cycles)
write_latency[120-139]         =           36   # Write cmd latency (cycles)
write_latency[140-159]         =           61   # Write cmd latency (cycles)
write_latency[160-179]         =           79   # Write cmd latency (cycles)
write_latency[180-199]         =           45   # Write cmd latency (cycles)
write_latency[200-]            =       140628   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =       766413   # Read request latency (cycles)
read_latency[60-79]            =       176118   # Read request latency (cycles)
read_latency[80-99]            =       334601   # Read request latency (cycles)
read_latency[100-119]          =       319749   # Read request latency (cycles)
read_latency[120-139]          =       868865   # Read request latency (cycles)
read_latency[140-159]          =       516371   # Read request latency (cycles)
read_latency[160-179]          =       380896   # Read request latency (cycles)
read_latency[180-199]          =       283102   # Read request latency (cycles)
read_latency[200-]             =      6676101   # Read request latency (cycles)
refab_energy                   =  2.33499e+10   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.06035e+09   # Write energy
read_energy                    =  9.19586e+10   # Read energy
act_energy                     =   3.3191e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.54244e+09   # Precharge standby energy rank.0
act_stb_energy.0               =  5.21374e+10   # Active standby energy rank.0
average_read_latency           =      405.125   # Average read request latency (cycles)
average_interarrival           =      6.21044   # Average request interarrival latency (cycles)
total_energy                   =   1.8289e+11   # Total energy (pJ)
average_power                  =      1560.09   # Average power (mW)
average_bandwidth              =      24.7722   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
acts.0.7.3                     =        94136   # ACTs Counter
acts.0.7.1                     =        92219   # ACTs Counter
acts.0.7.0                     =        92742   # ACTs Counter
acts.0.6.2                     =        90832   # ACTs Counter
acts.0.6.1                     =        89663   # ACTs Counter
acts.0.5.2                     =        91050   # ACTs Counter
acts.0.5.1                     =        89622   # ACTs Counter
acts.0.4.3                     =        91126   # ACTs Counter
acts.0.4.2                     =        91302   # ACTs Counter
acts.0.4.1                     =        90250   # ACTs Counter
acts.0.4.0                     =        90672   # ACTs Counter
acts.0.3.3                     =        91543   # ACTs Counter
acts.0.3.1                     =        90637   # ACTs Counter
acts.0.3.0                     =        90812   # ACTs Counter
acts.0.2.3                     =        91737   # ACTs Counter
acts.0.2.2                     =        91467   # ACTs Counter
num_ondemand_pres              =      2532401   # Number of ondemend PRE commands
num_pre_cmds                   =      2916333   # Number of PRE commands
num_act_cmds                   =      2916364   # Number of ACT commands
num_write_row_hits             =        24190   # Number of write row buffer hits
num_writes_done                =      8542884   # Number of read requests issued
acts.0.5.0                     =        89869   # ACTs Counter
num_read_cmds                  =     10322193   # Number of READ/READP commands
num_refab_cmds                 =        12484   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =        91438   # ACTs Counter
acts.0.1.2                     =        91222   # ACTs Counter
num_read_row_hits              =      7566814   # Number of read row buffer hits
num_reads_done                 =     10322188   # Number of read requests issued
acts.0.7.2                     =        93530   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =        89975   # ACTs Counter
acts.0.2.1                     =        90407   # ACTs Counter
num_write_cmds                 =       140891   # Number of WRITE/WRITEP commands
acts.0.0.0                     =        90761   # ACTs Counter
num_cycles                     =    117230409   # Number of DRAM cycles
acts.0.5.3                     =        91941   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =        91514   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            1   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =        91354   # ACTs Counter
acts.0.0.2                     =        91256   # ACTs Counter
acts.0.1.0                     =        90611   # ACTs Counter
acts.0.0.1                     =        90284   # ACTs Counter
acts.0.1.1                     =        90094   # ACTs Counter
acts.0.2.0                     =        90773   # ACTs Counter
acts.0.1.3                     =        91525   # ACTs Counter
rank_active_cycles.0           =    104441359   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =     12789050   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      4749678   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =      1282595   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =       295468   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =        62304   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =         1505   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =            2   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =          256   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =     15820863   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =      1516217   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       614296   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       424905   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       204344   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        99237   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        63721   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        32608   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        23271   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        14449   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        51169   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            8   # Write cmd latency (cycles)
write_latency[100-119]         =           35   # Write cmd latency (cycles)
write_latency[120-139]         =           32   # Write cmd latency (cycles)
write_latency[140-159]         =           80   # Write cmd latency (cycles)
write_latency[160-179]         =           98   # Write cmd latency (cycles)
write_latency[180-199]         =          116   # Write cmd latency (cycles)
write_latency[200-]            =       140522   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =       786748   # Read request latency (cycles)
read_latency[60-79]            =       165855   # Read request latency (cycles)
read_latency[80-99]            =       375419   # Read request latency (cycles)
read_latency[100-119]          =       343374   # Read request latency (cycles)
read_latency[120-139]          =       943823   # Read request latency (cycles)
read_latency[140-159]          =       416034   # Read request latency (cycles)
read_latency[160-179]          =       362257   # Read request latency (cycles)
read_latency[180-199]          =       275858   # Read request latency (cycles)
read_latency[200-]             =      6652819   # Read request latency (cycles)
refab_energy                   =  2.33499e+10   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.0604e+09   # Write energy
read_energy                    =  9.19584e+10   # Read energy
act_energy                     =  3.31766e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.54267e+09   # Precharge standby energy rank.0
act_stb_energy.0               =  5.21371e+10   # Active standby energy rank.0
average_read_latency           =      403.807   # Average read request latency (cycles)
average_interarrival           =      6.21415   # Average request interarrival latency (cycles)
total_energy                   =  1.82875e+11   # Total energy (pJ)
average_power                  =      1559.96   # Average power (mW)
average_bandwidth              =      24.7574   # Average bandwidth
