<?xml version="1.0" encoding="UTF-8"?><feed xmlns="http://www.w3.org/2005/Atom">
  <title>GitHub SystemVerilog Monthly Trending</title>
  <id>http://mshibanami.github.io/GitHubTrendingRSS</id>
  <updated>2022-11-01T02:00:03Z</updated>
  <subtitle>Monthly Trending of SystemVerilog in GitHub</subtitle>
  <link href="http://mshibanami.github.io/GitHubTrendingRSS"></link>
  <entry>
    <title>openhwgroup/cva6</title>
    <updated>2022-11-01T02:00:03Z</updated>
    <id>tag:github.com,2022-11-01:/openhwgroup/cva6</id>
    <link href="https://github.com/openhwgroup/cva6" rel="alternate"></link>
    <summary type="html">&lt;p&gt;The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>pulp-platform/register_interface</title>
    <updated>2022-11-01T02:00:03Z</updated>
    <id>tag:github.com,2022-11-01:/pulp-platform/register_interface</id>
    <link href="https://github.com/pulp-platform/register_interface" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Generic Register Interface (contains various adatpers)&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
  <entry>
    <title>lowRISC/ibex</title>
    <updated>2022-11-01T02:00:03Z</updated>
    <id>tag:github.com,2022-11-01:/lowRISC/ibex</id>
    <link href="https://github.com/lowRISC/ibex" rel="alternate"></link>
    <summary type="html">&lt;p&gt;Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.&lt;/p&gt;&lt;hr&gt;</summary>
  </entry>
</feed>