I 000051 55 1273          1771550968155 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771550968157 2026.02.19 19:29:28)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code e8efeebae2bfbffebce8fdb2ecefeceeedefeaeeee)
	(_ent
		(_time 1771550968143)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
			(sequential(_arch 1 0 31(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771550968341 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771550968342 2026.02.19 19:29:28)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code a4a3f6f3a1f2f4b2a5a4bcfff6a3a6a2f7a2a5a3a0)
	(_ent
		(_time 1771550968320)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(5)(4))(_sens(6)(2)(3)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 981           1771550968524 Behavioral
(_unit VHDL(timer 0 5(behavioral 0 14))
	(_version vef)
	(_time 1771550968525 2026.02.19 19:29:28)
	(_source(\../src/Timer.vhd\))
	(_parameters tan)
	(_code 50565653590750465752420b055659560456555752)
	(_ent
		(_time 1771550968506)
	)
	(_object
		(_gen(_int Ticks -1 0 6 \100\ (_ent gms((i 100)))))
		(_port(_int CLK -2 0 9(_ent(_in)(_event))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int EOT -2 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~Ticks~13 0 15(_scalar (_to i 0 c 2))))
		(_sig(_int Cp 0 0 15(_arch(_uni))))
		(_sig(_int Cn 0 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(2))(_sens(3)))))
			(Sequential(_arch 1 0 28(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1290          1771550968652 Behavioral
(_unit VHDL(anodedecoder 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771550968653 2026.02.19 19:29:28)
	(_source(\../src/AnodeDecoder.vhd\))
	(_parameters tan)
	(_code dcdbdf8eda8bdecadadfc98689dad9dadfda8adad8)
	(_ent
		(_time 1771550968629)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 27(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__36(_arch 2 0 36(_assignment(_alias((ANO)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
		(33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1233          1771550968888 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771550968889 2026.02.19 19:29:28)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code c7c0c792969196d19095d39d93c0c5c193c4c6c4c7)
	(_ent
		(_time 1771550968861)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771550969015 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771550969016 2026.02.19 19:29:29)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 44434446451313524e16001e144217424742124341)
	(_ent
		(_time 1771550968990)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1540          1771550969265 Behavioral
(_unit VHDL(sn74ls47 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771550969266 2026.02.19 19:29:29)
	(_source(\../src/SN74LS47.vhd\))
	(_parameters tan)
	(_code 3e38383b3e6c6d2d39387d656c3d3a3d39393d386b)
	(_ent
		(_time 1771550969240)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int NIB 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1((_dto i 6 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 39(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__47(_arch 2 0 47(_assignment(_alias((SEG)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33751811 197379)
		(50529027 131587)
		(50529026 197122)
		(50528771 131843)
		(50529027 197122)
		(33751811 197122)
		(33686018 131586)
		(50529027 197379)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3608          1771550969608 Structural
(_unit VHDL(displaydriver 0 4(structural 0 18))
	(_version vef)
	(_time 1771550969609 2026.02.19 19:29:29)
	(_source(\../src/DisplayDriver.vhd\))
	(_parameters tan)
	(_code 9691949999c0c1819194d5ccc6919f90929194909f)
	(_ent
		(_time 1771550969066)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -2 0 22(_ent((i 100)))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RST -1 0 26(_ent (_in))))
				(_port(_int EOT -1 0 27(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 35(_ent((i 16)))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 39(_ent (_in))))
				(_port(_int INC -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 41(_array -1((_dto c 1 i 0)))))
				(_port(_int CNT 8 0 41(_ent (_out))))
			)
		)
		(AnodeDecoder
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int SEL 2 0 51(_ent (_in))))
				(_port(_int ANO 3 0 52(_ent (_out))))
			)
		)
		(SN74LS47
			(_object
				(_port(_int CLK -1 0 60(_ent (_in))))
				(_port(_int RST -1 0 61(_ent (_in))))
				(_port(_int NIB 4 0 62(_ent (_in))))
				(_port(_int SEG 5 0 63(_ent (_out))))
			)
		)
	)
	(_inst u01 0 71(_comp Timer)
		(_gen
			((Ticks)((i 250000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(SYN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 250000)))
			)
		)
	)
	(_inst u02 0 80(_comp FrCounter)
		(_gen
			((BusWhidht)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(SYN))
			((CNT)(SEL))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 2)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst u03 0 90(_comp AnodeDecoder)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SEL)(SEL))
			((ANO)(ANO))
		)
		(_use(_ent . AnodeDecoder Behavioral)
		)
	)
	(_inst u04 0 97(_comp SN74LS47)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((NIB)(NIB))
			((SEG)(SEG))
		)
		(_use(_ent . SN74LS47 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int DIG1 0 0 9(_ent(_in))))
		(_port(_int DIG2 0 0 10(_ent(_in))))
		(_port(_int DIG3 0 0 11(_ent(_in))))
		(_port(_int DIG4 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 13(_ent(_out))))
		(_port(_int ANO 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_sig(_int SYN -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 68(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_int NIB 7 0 69(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_simple)(_trgt(10))(_sens(9)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . Structural 2 -1)
)
I 000051 55 3488          1771550969730 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771550969731 2026.02.19 19:29:29)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 1314161419441205174601484b1417154515171516)
	(_ent
		(_time 1771550968775)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(3)(13))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 1273          1771550989339 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771550989340 2026.02.19 19:29:49)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code acaca9fafdfbfbbaf8acb9f6a8aba8aaa9abaeaaaa)
	(_ent
		(_time 1771550968142)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
			(sequential(_arch 1 0 31(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771550989382 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771550989383 2026.02.19 19:29:49)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code dbdb8b89888d8bcddadbc38089dcd9dd88dddadcdf)
	(_ent
		(_time 1771550968319)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 981           1771550989553 Behavioral
(_unit VHDL(timer 0 5(behavioral 0 14))
	(_version vef)
	(_time 1771550989554 2026.02.19 19:29:49)
	(_source(\../src/Timer.vhd\))
	(_parameters tan)
	(_code 77767776792077617075652c22717e712371727075)
	(_ent
		(_time 1771550968505)
	)
	(_object
		(_gen(_int Ticks -1 0 6 \100\ (_ent gms((i 100)))))
		(_port(_int CLK -2 0 9(_ent(_in)(_event))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int EOT -2 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~Ticks~13 0 15(_scalar (_to i 0 c 2))))
		(_sig(_int Cp 0 0 15(_arch(_uni))))
		(_sig(_int Cn 0 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(2)(4))(_sens(3)))))
			(Sequential(_arch 1 0 28(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1290          1771550989663 Behavioral
(_unit VHDL(anodedecoder 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771550989664 2026.02.19 19:29:49)
	(_source(\../src/AnodeDecoder.vhd\))
	(_parameters tan)
	(_code e4e4e1b7b5b3e6f2e2e7f1beb1e2e1e2e7e2b2e2e0)
	(_ent
		(_time 1771550968628)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 27(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__36(_arch 2 0 36(_assignment(_alias((ANO)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
		(33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3488          1771550989710 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771550989711 2026.02.19 19:29:49)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 2323242729742235277631787b2427257525272526)
	(_ent
		(_time 1771550968775)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(3)(13))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 1233          1771550989797 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771550989798 2026.02.19 19:29:49)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 71717770262720672623652b257673772572707271)
	(_ent
		(_time 1771550968860)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771550989912 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771550989913 2026.02.19 19:29:49)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code dededf8c8e8989c8d48c9a848ed88dd8ddd888d9db)
	(_ent
		(_time 1771550968989)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3608          1771550989943 Structural
(_unit VHDL(displaydriver 0 4(structural 0 18))
	(_version vef)
	(_time 1771550989944 2026.02.19 19:29:49)
	(_source(\../src/DisplayDriver.vhd\))
	(_parameters tan)
	(_code fefeffaea2a8a9e9f9fcbda4aef9f7f8faf9fcf8f7)
	(_ent
		(_time 1771550969066)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -2 0 22(_ent((i 100)))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RST -1 0 26(_ent (_in))))
				(_port(_int EOT -1 0 27(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 35(_ent((i 16)))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 39(_ent (_in))))
				(_port(_int INC -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 41(_array -1((_dto c 1 i 0)))))
				(_port(_int CNT 8 0 41(_ent (_out))))
			)
		)
		(AnodeDecoder
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int SEL 2 0 51(_ent (_in))))
				(_port(_int ANO 3 0 52(_ent (_out))))
			)
		)
		(SN74LS47
			(_object
				(_port(_int CLK -1 0 60(_ent (_in))))
				(_port(_int RST -1 0 61(_ent (_in))))
				(_port(_int NIB 4 0 62(_ent (_in))))
				(_port(_int SEG 5 0 63(_ent (_out))))
			)
		)
	)
	(_inst u01 0 71(_comp Timer)
		(_gen
			((Ticks)((i 250000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(SYN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 250000)))
			)
		)
	)
	(_inst u02 0 80(_comp FrCounter)
		(_gen
			((BusWhidht)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(SYN))
			((CNT)(SEL))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 2)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst u03 0 90(_comp AnodeDecoder)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SEL)(SEL))
			((ANO)(ANO))
		)
		(_use(_ent . AnodeDecoder Behavioral)
		)
	)
	(_inst u04 0 97(_comp SN74LS47)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((NIB)(NIB))
			((SEG)(SEG))
		)
		(_use(_ent . SN74LS47 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int DIG1 0 0 9(_ent(_in))))
		(_port(_int DIG2 0 0 10(_ent(_in))))
		(_port(_int DIG3 0 0 11(_ent(_in))))
		(_port(_int DIG4 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 13(_ent(_out))))
		(_port(_int ANO 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_sig(_int SYN -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 68(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_int NIB 7 0 69(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_simple)(_trgt(10))(_sens(9)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . Structural 2 -1)
)
I 000051 55 1540          1771550990032 Behavioral
(_unit VHDL(sn74ls47 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771550990033 2026.02.19 19:29:50)
	(_source(\../src/SN74LS47.vhd\))
	(_parameters tan)
	(_code 5b5a5e585c0908485c5d180009585f585c5c585d0e)
	(_ent
		(_time 1771550969239)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int NIB 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1((_dto i 6 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 39(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__47(_arch 2 0 47(_assignment(_alias((SEG)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33751811 197379)
		(50529027 131587)
		(50529026 197122)
		(50528771 131843)
		(50529027 197122)
		(33751811 197122)
		(33686018 131586)
		(50529027 197379)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 806           1771550990127 Structural
(_unit VHDL(reactionttdec 0 5(structural 0 15))
	(_version vef)
	(_time 1771550990128 2026.02.19 19:29:50)
	(_source(\../src/ReactionTTDec.vhd\))
	(_parameters tan)
	(_code b9b8bdedb5eeecafbbbfade3e1bfefbfecbebdbebd)
	(_ent
		(_time 1771550990104)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int BTN -1 0 9(_ent(_in))))
		(_port(_int ALRM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 1 0 12(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3608          1771550990281 Structural
(_unit VHDL(displaydriver 0 4(structural 0 18))
	(_version vef)
	(_time 1771550990282 2026.02.19 19:29:50)
	(_source(\../src/DisplayDriver.vhd\))
	(_parameters tan)
	(_code 55555656590302425257160f05525c53515257535c)
	(_ent
		(_time 1771550969066)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -2 0 22(_ent((i 100)))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RST -1 0 26(_ent (_in))))
				(_port(_int EOT -1 0 27(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 35(_ent((i 16)))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 39(_ent (_in))))
				(_port(_int INC -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 41(_array -1((_dto c 1 i 0)))))
				(_port(_int CNT 8 0 41(_ent (_out))))
			)
		)
		(AnodeDecoder
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int SEL 2 0 51(_ent (_in))))
				(_port(_int ANO 3 0 52(_ent (_out))))
			)
		)
		(SN74LS47
			(_object
				(_port(_int CLK -1 0 60(_ent (_in))))
				(_port(_int RST -1 0 61(_ent (_in))))
				(_port(_int NIB 4 0 62(_ent (_in))))
				(_port(_int SEG 5 0 63(_ent (_out))))
			)
		)
	)
	(_inst u01 0 71(_comp Timer)
		(_gen
			((Ticks)((i 250000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(SYN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 250000)))
			)
		)
	)
	(_inst u02 0 80(_comp FrCounter)
		(_gen
			((BusWhidht)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(SYN))
			((CNT)(SEL))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 2)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst u03 0 90(_comp AnodeDecoder)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SEL)(SEL))
			((ANO)(ANO))
		)
		(_use(_ent . AnodeDecoder Behavioral)
		)
	)
	(_inst u04 0 97(_comp SN74LS47)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((NIB)(NIB))
			((SEG)(SEG))
		)
		(_use(_ent . SN74LS47 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int DIG1 0 0 9(_ent(_in))))
		(_port(_int DIG2 0 0 10(_ent(_in))))
		(_port(_int DIG3 0 0 11(_ent(_in))))
		(_port(_int DIG4 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 13(_ent(_out))))
		(_port(_int ANO 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_sig(_int SYN -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 68(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_int NIB 7 0 69(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_simple)(_trgt(10))(_sens(2)(3)(4)(5)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . Structural 2 -1)
)
I 000051 55 3488          1771550990330 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771550990331 2026.02.19 19:29:50)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 8484818a89d3859280d196dfdc838082d282808281)
	(_ent
		(_time 1771550968775)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(13)(3))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 1273          1771551079038 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771551079039 2026.02.19 19:31:19)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code 035607040254541557031659070407050604010505)
	(_ent
		(_time 1771550968142)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
			(sequential(_arch 1 0 31(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771551079109 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771551079110 2026.02.19 19:31:19)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 520703515104024453524a09005550540154535556)
	(_ent
		(_time 1771550968319)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3242          1771551079152 Structural
(_unit VHDL(reactiontt 0 4(structural 0 19))
	(_version vef)
	(_time 1771551079153 2026.02.19 19:31:19)
	(_source(\../src/ReactionTT.vhd\))
	(_parameters tan)
	(_code 80d4808e85d7d596858394dad886d686d587848784)
	(_ent
		(_time 1771550968446)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -1 0 47(_ent((i 100)))))
				(_port(_int CLK -2 0 50(_ent (_in))))
				(_port(_int RST -2 0 51(_ent (_in))))
				(_port(_int EOT -2 0 52(_ent (_out))))
			)
		)
		(LatchSR
			(_object
				(_port(_int CLk -2 0 36(_ent (_in))))
				(_port(_int RST -2 0 37(_ent (_in))))
				(_port(_int CLR -2 0 38(_ent (_in))))
				(_port(_int SET -2 0 39(_ent (_in))))
				(_port(_int SOUT -2 0 40(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -1 0 23(_ent((i 16)))))
				(_port(_int CLK -2 0 26(_ent (_in))))
				(_port(_int RST -2 0 27(_ent (_in))))
				(_port(_int INC -2 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 29(_array -2((_dto c 3 i 0)))))
				(_port(_int CNT 1 0 29(_ent (_out))))
			)
		)
	)
	(_inst TENSEC 0 64(_comp Timer)
		(_gen
			((Ticks)(_code 4))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(EOTTEN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)(_code 5))
			)
		)
	)
	(_inst Label2 0 73(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NBTN))
			((SET)(EOTTEN))
			((SOUT)(SOUT))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst ONEms 0 81(_comp Timer)
		(_gen
			((Ticks)(_code 6))
		)
		(_port
			((CLK)(CLK))
			((RST)(SOUT))
			((EOT)(EOTONE))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)(_code 7))
			)
		)
	)
	(_inst Label1 0 90(_comp FrCounter)
		(_gen
			((BusWhidht)(_code 8))
		)
		(_port
			((CLK)(CLK))
			((RST)(SRES))
			((INC)(EOTONE))
			((CNT)(TIEMPO))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)(_code 9))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_object
		(_gen(_int Ticks10s -1 0 6 \500000000\ (_ent((i 500000000)))))
		(_gen(_int Ticks1ms -1 0 7 \50000\ (_ent((i 50000)))))
		(_gen(_int Nbits -1 0 8 \10\ (_ent gms((i 10)))))
		(_port(_int CLK -2 0 11(_ent(_in))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int BTN -2 0 13(_ent(_in))))
		(_port(_int ALRM -2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{Nbits-1~downto~0}~12 0 15(_array -2((_dto c 10 i 0)))))
		(_port(_int TIEMPO 0 0 15(_ent(_out))))
		(_sig(_int EOTTEN -2 0 56(_arch(_uni))))
		(_sig(_int SOUT -2 0 56(_arch(_uni))))
		(_sig(_int EOTONE -2 0 56(_arch(_uni))))
		(_sig(_int SRES -2 0 56(_arch(_uni))))
		(_sig(_int NBTN -2 0 56(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(8))(_sens(1)(5)))))
			(line__61(_arch 1 0 61(_assignment(_alias((ALRM)(SOUT)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
			(line__62(_arch 2 0 62(_assignment(_alias((NBTN)(BTN)))(_simpleassign "not")(_trgt(9))(_sens(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural 11 -1)
)
I 000051 55 981           1771551079247 Behavioral
(_unit VHDL(timer 0 5(behavioral 0 14))
	(_version vef)
	(_time 1771551079248 2026.02.19 19:31:19)
	(_source(\../src/Timer.vhd\))
	(_parameters tan)
	(_code de8ad88c8289dec8d9dccc858bd8d7d88ad8dbd9dc)
	(_ent
		(_time 1771550968505)
	)
	(_object
		(_gen(_int Ticks -1 0 6 \100\ (_ent gms((i 100)))))
		(_port(_int CLK -2 0 9(_ent(_in)(_event))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int EOT -2 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~Ticks~13 0 15(_scalar (_to i 0 c 2))))
		(_sig(_int Cp 0 0 15(_arch(_uni))))
		(_sig(_int Cn 0 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(2)(4))(_sens(3)))))
			(Sequential(_arch 1 0 28(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1290          1771551079288 Behavioral
(_unit VHDL(anodedecoder 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771551079289 2026.02.19 19:31:19)
	(_source(\../src/AnodeDecoder.vhd\))
	(_parameters tan)
	(_code fda8feadfcaaffebfbfee8a7a8fbf8fbfefbabfbf9)
	(_ent
		(_time 1771550968628)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 27(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__36(_arch 2 0 36(_assignment(_alias((ANO)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
		(33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3488          1771551079333 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771551079334 2026.02.19 19:31:19)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 2c792d28767b2d3a28793e77742b282a7a2a282a29)
	(_ent
		(_time 1771550968775)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(13)(3))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 1233          1771551079375 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771551079376 2026.02.19 19:31:19)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 5b0e5b585f0d0a4d0c094f010f5c595d0f585a585b)
	(_ent
		(_time 1771550968860)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771551079416 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771551079417 2026.02.19 19:31:19)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 8adf8d84dedddd9c80d8ced0da8cd98c898cdc8d8f)
	(_ent
		(_time 1771550968989)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3608          1771551079445 Structural
(_unit VHDL(displaydriver 0 4(structural 0 18))
	(_version vef)
	(_time 1771551079446 2026.02.19 19:31:19)
	(_source(\../src/DisplayDriver.vhd\))
	(_parameters tan)
	(_code a9fcaefea9fffebeaeabeaf3f9aea0afadaeabafa0)
	(_ent
		(_time 1771550969066)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -2 0 22(_ent((i 100)))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RST -1 0 26(_ent (_in))))
				(_port(_int EOT -1 0 27(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 35(_ent((i 16)))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 39(_ent (_in))))
				(_port(_int INC -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 41(_array -1((_dto c 1 i 0)))))
				(_port(_int CNT 8 0 41(_ent (_out))))
			)
		)
		(AnodeDecoder
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int SEL 2 0 51(_ent (_in))))
				(_port(_int ANO 3 0 52(_ent (_out))))
			)
		)
		(SN74LS47
			(_object
				(_port(_int CLK -1 0 60(_ent (_in))))
				(_port(_int RST -1 0 61(_ent (_in))))
				(_port(_int NIB 4 0 62(_ent (_in))))
				(_port(_int SEG 5 0 63(_ent (_out))))
			)
		)
	)
	(_inst u01 0 71(_comp Timer)
		(_gen
			((Ticks)((i 250000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(SYN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 250000)))
			)
		)
	)
	(_inst u02 0 80(_comp FrCounter)
		(_gen
			((BusWhidht)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(SYN))
			((CNT)(SEL))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 2)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst u03 0 90(_comp AnodeDecoder)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SEL)(SEL))
			((ANO)(ANO))
		)
		(_use(_ent . AnodeDecoder Behavioral)
		)
	)
	(_inst u04 0 97(_comp SN74LS47)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((NIB)(NIB))
			((SEG)(SEG))
		)
		(_use(_ent . SN74LS47 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int DIG1 0 0 9(_ent(_in))))
		(_port(_int DIG2 0 0 10(_ent(_in))))
		(_port(_int DIG3 0 0 11(_ent(_in))))
		(_port(_int DIG4 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 13(_ent(_out))))
		(_port(_int ANO 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_sig(_int SYN -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 68(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_int NIB 7 0 69(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_simple)(_trgt(10))(_sens(2)(3)(4)(5)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . Structural 2 -1)
)
I 000051 55 1540          1771551079518 Behavioral
(_unit VHDL(sn74ls47 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771551079519 2026.02.19 19:31:19)
	(_source(\../src/SN74LS47.vhd\))
	(_parameters tan)
	(_code e8bce8bbb5babbfbefeeabb3baebecebefefebeebd)
	(_ent
		(_time 1771550969239)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int NIB 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1((_dto i 6 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 39(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__47(_arch 2 0 47(_assignment(_alias((SEG)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33751811 197379)
		(50529027 131587)
		(50529026 197122)
		(50528771 131843)
		(50529027 197122)
		(33751811 197122)
		(33686018 131586)
		(50529027 197379)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 806           1771551079585 Structural
(_unit VHDL(reactionttdec 0 5(structural 0 15))
	(_version vef)
	(_time 1771551079586 2026.02.19 19:31:19)
	(_source(\../src/ReactionTTDec.vhd\))
	(_parameters tan)
	(_code 26722022257173302420327c7e2070207321222122)
	(_ent
		(_time 1771550990103)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int BTN -1 0 9(_ent(_in))))
		(_port(_int ALRM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 1 0 12(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3608          1771551079634 Structural
(_unit VHDL(displaydriver 0 4(structural 0 18))
	(_version vef)
	(_time 1771551079635 2026.02.19 19:31:19)
	(_source(\../src/DisplayDriver.vhd\))
	(_parameters tan)
	(_code 65306565693332726267263f35626c63616267636c)
	(_ent
		(_time 1771550969066)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -2 0 22(_ent((i 100)))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RST -1 0 26(_ent (_in))))
				(_port(_int EOT -1 0 27(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 35(_ent((i 16)))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 39(_ent (_in))))
				(_port(_int INC -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 41(_array -1((_dto c 1 i 0)))))
				(_port(_int CNT 8 0 41(_ent (_out))))
			)
		)
		(AnodeDecoder
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int SEL 2 0 51(_ent (_in))))
				(_port(_int ANO 3 0 52(_ent (_out))))
			)
		)
		(SN74LS47
			(_object
				(_port(_int CLK -1 0 60(_ent (_in))))
				(_port(_int RST -1 0 61(_ent (_in))))
				(_port(_int NIB 4 0 62(_ent (_in))))
				(_port(_int SEG 5 0 63(_ent (_out))))
			)
		)
	)
	(_inst u01 0 71(_comp Timer)
		(_gen
			((Ticks)((i 250000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(SYN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 250000)))
			)
		)
	)
	(_inst u02 0 80(_comp FrCounter)
		(_gen
			((BusWhidht)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(SYN))
			((CNT)(SEL))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 2)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst u03 0 90(_comp AnodeDecoder)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SEL)(SEL))
			((ANO)(ANO))
		)
		(_use(_ent . AnodeDecoder Behavioral)
		)
	)
	(_inst u04 0 97(_comp SN74LS47)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((NIB)(NIB))
			((SEG)(SEG))
		)
		(_use(_ent . SN74LS47 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int DIG1 0 0 9(_ent(_in))))
		(_port(_int DIG2 0 0 10(_ent(_in))))
		(_port(_int DIG3 0 0 11(_ent(_in))))
		(_port(_int DIG4 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 13(_ent(_out))))
		(_port(_int ANO 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_sig(_int SYN -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 68(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_int NIB 7 0 69(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_simple)(_trgt(10))(_sens(2)(3)(4)(5)(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . Structural 2 -1)
)
I 000051 55 3488          1771551079657 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771551079658 2026.02.19 19:31:19)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 74217275792375627021662f2c7370722272707271)
	(_ent
		(_time 1771550968775)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(13)(3))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 3242          1771551079676 Structural
(_unit VHDL(reactiontt 0 4(structural 0 19))
	(_version vef)
	(_time 1771551079677 2026.02.19 19:31:19)
	(_source(\../src/ReactionTT.vhd\))
	(_parameters tan)
	(_code 84d0828a85d3d192818790dedc82d282d183808380)
	(_ent
		(_time 1771550968446)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -1 0 47(_ent((i 100)))))
				(_port(_int CLK -2 0 50(_ent (_in))))
				(_port(_int RST -2 0 51(_ent (_in))))
				(_port(_int EOT -2 0 52(_ent (_out))))
			)
		)
		(LatchSR
			(_object
				(_port(_int CLk -2 0 36(_ent (_in))))
				(_port(_int RST -2 0 37(_ent (_in))))
				(_port(_int CLR -2 0 38(_ent (_in))))
				(_port(_int SET -2 0 39(_ent (_in))))
				(_port(_int SOUT -2 0 40(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -1 0 23(_ent((i 16)))))
				(_port(_int CLK -2 0 26(_ent (_in))))
				(_port(_int RST -2 0 27(_ent (_in))))
				(_port(_int INC -2 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 29(_array -2((_dto c 3 i 0)))))
				(_port(_int CNT 1 0 29(_ent (_out))))
			)
		)
	)
	(_inst TENSEC 0 64(_comp Timer)
		(_gen
			((Ticks)(_code 4))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(EOTTEN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)(_code 5))
			)
		)
	)
	(_inst Label2 0 73(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NBTN))
			((SET)(EOTTEN))
			((SOUT)(SOUT))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst ONEms 0 81(_comp Timer)
		(_gen
			((Ticks)(_code 6))
		)
		(_port
			((CLK)(CLK))
			((RST)(SOUT))
			((EOT)(EOTONE))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)(_code 7))
			)
		)
	)
	(_inst Label1 0 90(_comp FrCounter)
		(_gen
			((BusWhidht)(_code 8))
		)
		(_port
			((CLK)(CLK))
			((RST)(SRES))
			((INC)(EOTONE))
			((CNT)(TIEMPO))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)(_code 9))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_object
		(_gen(_int Ticks10s -1 0 6 \500000000\ (_ent((i 500000000)))))
		(_gen(_int Ticks1ms -1 0 7 \50000\ (_ent((i 50000)))))
		(_gen(_int Nbits -1 0 8 \10\ (_ent gms((i 10)))))
		(_port(_int CLK -2 0 11(_ent(_in))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int BTN -2 0 13(_ent(_in))))
		(_port(_int ALRM -2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{Nbits-1~downto~0}~12 0 15(_array -2((_dto c 10 i 0)))))
		(_port(_int TIEMPO 0 0 15(_ent(_out))))
		(_sig(_int EOTTEN -2 0 56(_arch(_uni))))
		(_sig(_int SOUT -2 0 56(_arch(_uni))))
		(_sig(_int EOTONE -2 0 56(_arch(_uni))))
		(_sig(_int SRES -2 0 56(_arch(_uni))))
		(_sig(_int NBTN -2 0 56(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(8))(_sens(1)(5)))))
			(line__61(_arch 1 0 61(_assignment(_alias((ALRM)(SOUT)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
			(line__62(_arch 2 0 62(_assignment(_alias((NBTN)(BTN)))(_simpleassign "not")(_trgt(9))(_sens(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural 11 -1)
)
I 000051 55 1273          1771551174943 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771551174944 2026.02.19 19:32:54)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code a6a3a8f0a2f1f1b0f2a6b3fca2a1a2a0a3a1a4a0a0)
	(_ent
		(_time 1771550968142)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
			(sequential(_arch 1 0 31(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
I 000051 55 874           1771551174981 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771551174982 2026.02.19 19:32:54)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code d5d08e87d18385c3d4d5cd8e87d2d7d386d3d4d2d1)
	(_ent
		(_time 1771550968319)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3242          1771551175020 Structural
(_unit VHDL(reactiontt 0 4(structural 0 19))
	(_version vef)
	(_time 1771551175021 2026.02.19 19:32:55)
	(_source(\../src/ReactionTT.vhd\))
	(_parameters tan)
	(_code f4f0fea4f5a3a1e2f1f7e0aeacf2a2f2a1f3f0f3f0)
	(_ent
		(_time 1771550968446)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -1 0 47(_ent((i 100)))))
				(_port(_int CLK -2 0 50(_ent (_in))))
				(_port(_int RST -2 0 51(_ent (_in))))
				(_port(_int EOT -2 0 52(_ent (_out))))
			)
		)
		(LatchSR
			(_object
				(_port(_int CLk -2 0 36(_ent (_in))))
				(_port(_int RST -2 0 37(_ent (_in))))
				(_port(_int CLR -2 0 38(_ent (_in))))
				(_port(_int SET -2 0 39(_ent (_in))))
				(_port(_int SOUT -2 0 40(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -1 0 23(_ent((i 16)))))
				(_port(_int CLK -2 0 26(_ent (_in))))
				(_port(_int RST -2 0 27(_ent (_in))))
				(_port(_int INC -2 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 29(_array -2((_dto c 3 i 0)))))
				(_port(_int CNT 1 0 29(_ent (_out))))
			)
		)
	)
	(_inst TENSEC 0 64(_comp Timer)
		(_gen
			((Ticks)(_code 4))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(EOTTEN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)(_code 5))
			)
		)
	)
	(_inst Label2 0 73(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NBTN))
			((SET)(EOTTEN))
			((SOUT)(SOUT))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst ONEms 0 81(_comp Timer)
		(_gen
			((Ticks)(_code 6))
		)
		(_port
			((CLK)(CLK))
			((RST)(SOUT))
			((EOT)(EOTONE))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)(_code 7))
			)
		)
	)
	(_inst Label1 0 90(_comp FrCounter)
		(_gen
			((BusWhidht)(_code 8))
		)
		(_port
			((CLK)(CLK))
			((RST)(SRES))
			((INC)(EOTONE))
			((CNT)(TIEMPO))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)(_code 9))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_object
		(_gen(_int Ticks10s -1 0 6 \500000000\ (_ent((i 500000000)))))
		(_gen(_int Ticks1ms -1 0 7 \50000\ (_ent((i 50000)))))
		(_gen(_int Nbits -1 0 8 \10\ (_ent gms((i 10)))))
		(_port(_int CLK -2 0 11(_ent(_in))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int BTN -2 0 13(_ent(_in))))
		(_port(_int ALRM -2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{Nbits-1~downto~0}~12 0 15(_array -2((_dto c 10 i 0)))))
		(_port(_int TIEMPO 0 0 15(_ent(_out))))
		(_sig(_int EOTTEN -2 0 56(_arch(_uni))))
		(_sig(_int SOUT -2 0 56(_arch(_uni))))
		(_sig(_int EOTONE -2 0 56(_arch(_uni))))
		(_sig(_int SRES -2 0 56(_arch(_uni))))
		(_sig(_int NBTN -2 0 56(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(8))(_sens(5)(1)))))
			(line__61(_arch 1 0 61(_assignment(_alias((ALRM)(SOUT)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
			(line__62(_arch 2 0 62(_assignment(_alias((NBTN)(BTN)))(_simpleassign "not")(_trgt(9))(_sens(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural 11 -1)
)
I 000051 55 981           1771551175066 Behavioral
(_unit VHDL(timer 0 5(behavioral 0 14))
	(_version vef)
	(_time 1771551175067 2026.02.19 19:32:55)
	(_source(\../src/Timer.vhd\))
	(_parameters tan)
	(_code 23272e27297423352421317876252a257725262421)
	(_ent
		(_time 1771550968505)
	)
	(_object
		(_gen(_int Ticks -1 0 6 \100\ (_ent gms((i 100)))))
		(_port(_int CLK -2 0 9(_ent(_in)(_event))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int EOT -2 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~Ticks~13 0 15(_scalar (_to i 0 c 2))))
		(_sig(_int Cp 0 0 15(_arch(_uni))))
		(_sig(_int Cn 0 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(2))(_sens(3)))))
			(Sequential(_arch 1 0 28(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1290          1771551175103 Behavioral
(_unit VHDL(anodedecoder 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771551175104 2026.02.19 19:32:55)
	(_source(\../src/AnodeDecoder.vhd\))
	(_parameters tan)
	(_code 52575a510505504454514708075457545154045456)
	(_ent
		(_time 1771550968628)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 27(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__36(_arch 2 0 36(_assignment(_alias((ANO)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
		(33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3488          1771551175184 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771551175185 2026.02.19 19:32:55)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code a0a5abf7a9f7a1b6a4f5b2fbf8a7a4a6f6a6a4a6a5)
	(_ent
		(_time 1771550968775)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(3)(13))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 1233          1771551175225 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771551175226 2026.02.19 19:32:55)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code bfbab5ebbfe9eea9e8edabe5ebb8bdb9ebbcbebcbf)
	(_ent
		(_time 1771550968860)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(3)(4)(6))(_sens(2)(5)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 2011          1771551175267 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771551175268 2026.02.19 19:32:55)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code eeebe3bdbeb9b9f8e4bcaab4bee8bde8ede8b8e9eb)
	(_ent
		(_time 1771550968989)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3608          1771551175296 Structural
(_unit VHDL(displaydriver 0 4(structural 0 18))
	(_version vef)
	(_time 1771551175297 2026.02.19 19:32:55)
	(_source(\../src/DisplayDriver.vhd\))
	(_parameters tan)
	(_code 0d08580b505b5a1a0a0f4e575d0a040b090a0f0b04)
	(_ent
		(_time 1771550969066)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -2 0 22(_ent((i 100)))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RST -1 0 26(_ent (_in))))
				(_port(_int EOT -1 0 27(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 35(_ent((i 16)))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 39(_ent (_in))))
				(_port(_int INC -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 41(_array -1((_dto c 1 i 0)))))
				(_port(_int CNT 8 0 41(_ent (_out))))
			)
		)
		(AnodeDecoder
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int SEL 2 0 51(_ent (_in))))
				(_port(_int ANO 3 0 52(_ent (_out))))
			)
		)
		(SN74LS47
			(_object
				(_port(_int CLK -1 0 60(_ent (_in))))
				(_port(_int RST -1 0 61(_ent (_in))))
				(_port(_int NIB 4 0 62(_ent (_in))))
				(_port(_int SEG 5 0 63(_ent (_out))))
			)
		)
	)
	(_inst u01 0 71(_comp Timer)
		(_gen
			((Ticks)((i 250000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(SYN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 250000)))
			)
		)
	)
	(_inst u02 0 80(_comp FrCounter)
		(_gen
			((BusWhidht)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(SYN))
			((CNT)(SEL))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 2)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst u03 0 90(_comp AnodeDecoder)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SEL)(SEL))
			((ANO)(ANO))
		)
		(_use(_ent . AnodeDecoder Behavioral)
		)
	)
	(_inst u04 0 97(_comp SN74LS47)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((NIB)(NIB))
			((SEG)(SEG))
		)
		(_use(_ent . SN74LS47 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int DIG1 0 0 9(_ent(_in))))
		(_port(_int DIG2 0 0 10(_ent(_in))))
		(_port(_int DIG3 0 0 11(_ent(_in))))
		(_port(_int DIG4 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 13(_ent(_out))))
		(_port(_int ANO 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_sig(_int SYN -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 68(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_int NIB 7 0 69(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_simple)(_trgt(10))(_sens(9)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . Structural 2 -1)
)
I 000051 55 3498          1771551175336 Structural
(_unit VHDL(displaydriverbtd 0 4(structural 0 15))
	(_version vef)
	(_time 1771551175337 2026.02.19 19:32:55)
	(_source(\../src/DisplayDriverBTD.vhd\))
	(_parameters tan)
	(_code 2c297928767a7b3b297c6f767c2b252a282b2e2a25)
	(_ent
		(_time 1771550969142)
	)
	(_comp
		(DisplayDriver
			(_object
				(_port(_int CLK -1 0 19(_ent (_in))))
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int DIG1 3 0 21(_ent (_in))))
				(_port(_int DIG2 3 0 22(_ent (_in))))
				(_port(_int DIG3 3 0 23(_ent (_in))))
				(_port(_int DIG4 3 0 24(_ent (_in))))
				(_port(_int SEG 4 0 25(_ent (_out))))
				(_port(_int ANO 3 0 26(_ent (_out))))
			)
		)
		(BinaryToDecimal
			(_object
				(_port(_int CLK -1 0 33(_ent (_in))))
				(_port(_int RST -1 0 34(_ent (_in))))
				(_port(_int STR -1 0 35(_ent (_in))))
				(_port(_int DIN 5 0 36(_ent (_in))))
				(_port(_int ONE 6 0 37(_ent (_out))))
				(_port(_int TEN 6 0 38(_ent (_out))))
				(_port(_int HUN 6 0 39(_ent (_out))))
				(_port(_int THO 6 0 40(_ent (_out))))
			)
		)
		(Timer
			(_object
				(_gen(_int Ticks -2 0 47(_ent((i 100)))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int RST -1 0 51(_ent (_in))))
				(_port(_int EOT -1 0 52(_ent (_out))))
			)
		)
	)
	(_inst DisplayDriver_1 0 63(_comp DisplayDriver)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DIG1)(ONE))
			((DIG2)(TEN))
			((DIG3)(HUN))
			((DIG4)(THO))
			((SEG)(SEG))
			((ANO)(ANO))
		)
		(_use(_ent . DisplayDriver Structural)
		)
	)
	(_inst BinaryToDecimal_1 0 75(_comp BinaryToDecimal)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(EOT))
			((DIN)(FDIN))
			((ONE)(ONE))
			((TEN)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . BinaryToDecimal Structural)
		)
	)
	(_inst Timer_1 0 87(_comp Timer)
		(_gen
			((Ticks)((i 75000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(EOT))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 75000)))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8(_array -1((_dto i 9 i 0)))))
		(_port(_int DIN 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int ONE 7 0 57(_arch(_uni))))
		(_sig(_int TEN 7 0 57(_arch(_uni))))
		(_sig(_int HUN 7 0 57(_arch(_uni))))
		(_sig(_int THO 7 0 57(_arch(_uni))))
		(_sig(_int EOT -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int FDIN 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(10))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Structural 1 -1)
)
I 000051 55 1540          1771551175418 Behavioral
(_unit VHDL(sn74ls47 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771551175419 2026.02.19 19:32:55)
	(_source(\../src/SN74LS47.vhd\))
	(_parameters tan)
	(_code 8a8ed8848ed8d9998d8cc9d1d8898e898d8d898cdf)
	(_ent
		(_time 1771550969239)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int NIB 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1((_dto i 6 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 39(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__47(_arch 2 0 47(_assignment(_alias((SEG)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33751811 197379)
		(50529027 131587)
		(50529026 197122)
		(50528771 131843)
		(50529027 197122)
		(33751811 197122)
		(33686018 131586)
		(50529027 197379)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 806           1771551175524 Structural
(_unit VHDL(reactionttdec 0 5(structural 0 15))
	(_version vef)
	(_time 1771551175525 2026.02.19 19:32:55)
	(_source(\../src/ReactionTTDec.vhd\))
	(_parameters tan)
	(_code f7f3a4a7f5a0a2e1f5f1e3adaff1a1f1a2f0f3f0f3)
	(_ent
		(_time 1771550990103)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int BTN -1 0 9(_ent(_in))))
		(_port(_int ALRM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 1 0 12(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000051 55 3608          1771551175594 Structural
(_unit VHDL(displaydriver 0 4(structural 0 18))
	(_version vef)
	(_time 1771551175595 2026.02.19 19:32:55)
	(_source(\../src/DisplayDriver.vhd\))
	(_parameters tan)
	(_code 36336033396061213134756c66313f30323134303f)
	(_ent
		(_time 1771550969066)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -2 0 22(_ent((i 100)))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RST -1 0 26(_ent (_in))))
				(_port(_int EOT -1 0 27(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 35(_ent((i 16)))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 39(_ent (_in))))
				(_port(_int INC -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 41(_array -1((_dto c 1 i 0)))))
				(_port(_int CNT 8 0 41(_ent (_out))))
			)
		)
		(AnodeDecoder
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int SEL 2 0 51(_ent (_in))))
				(_port(_int ANO 3 0 52(_ent (_out))))
			)
		)
		(SN74LS47
			(_object
				(_port(_int CLK -1 0 60(_ent (_in))))
				(_port(_int RST -1 0 61(_ent (_in))))
				(_port(_int NIB 4 0 62(_ent (_in))))
				(_port(_int SEG 5 0 63(_ent (_out))))
			)
		)
	)
	(_inst u01 0 71(_comp Timer)
		(_gen
			((Ticks)((i 250000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(SYN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 250000)))
			)
		)
	)
	(_inst u02 0 80(_comp FrCounter)
		(_gen
			((BusWhidht)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(SYN))
			((CNT)(SEL))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 2)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst u03 0 90(_comp AnodeDecoder)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SEL)(SEL))
			((ANO)(ANO))
		)
		(_use(_ent . AnodeDecoder Behavioral)
		)
	)
	(_inst u04 0 97(_comp SN74LS47)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((NIB)(NIB))
			((SEG)(SEG))
		)
		(_use(_ent . SN74LS47 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int DIG1 0 0 9(_ent(_in))))
		(_port(_int DIG2 0 0 10(_ent(_in))))
		(_port(_int DIG3 0 0 11(_ent(_in))))
		(_port(_int DIG4 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 13(_ent(_out))))
		(_port(_int ANO 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_sig(_int SYN -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 68(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_int NIB 7 0 69(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_simple)(_trgt(10))(_sens(9)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . Structural 2 -1)
)
I 000051 55 3488          1771551175613 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771551175614 2026.02.19 19:32:55)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code 46431644491147504213541d1e4142401040424043)
	(_ent
		(_time 1771550968775)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(13)(3))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
I 000051 55 3242          1771551175631 Structural
(_unit VHDL(reactiontt 0 4(structural 0 19))
	(_version vef)
	(_time 1771551175632 2026.02.19 19:32:55)
	(_source(\../src/ReactionTT.vhd\))
	(_parameters tan)
	(_code 55510556550200435056410f0d5303530052515251)
	(_ent
		(_time 1771550968446)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -1 0 47(_ent((i 100)))))
				(_port(_int CLK -2 0 50(_ent (_in))))
				(_port(_int RST -2 0 51(_ent (_in))))
				(_port(_int EOT -2 0 52(_ent (_out))))
			)
		)
		(LatchSR
			(_object
				(_port(_int CLk -2 0 36(_ent (_in))))
				(_port(_int RST -2 0 37(_ent (_in))))
				(_port(_int CLR -2 0 38(_ent (_in))))
				(_port(_int SET -2 0 39(_ent (_in))))
				(_port(_int SOUT -2 0 40(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -1 0 23(_ent((i 16)))))
				(_port(_int CLK -2 0 26(_ent (_in))))
				(_port(_int RST -2 0 27(_ent (_in))))
				(_port(_int INC -2 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 29(_array -2((_dto c 3 i 0)))))
				(_port(_int CNT 1 0 29(_ent (_out))))
			)
		)
	)
	(_inst TENSEC 0 64(_comp Timer)
		(_gen
			((Ticks)(_code 4))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(EOTTEN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)(_code 5))
			)
		)
	)
	(_inst Label2 0 73(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NBTN))
			((SET)(EOTTEN))
			((SOUT)(SOUT))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst ONEms 0 81(_comp Timer)
		(_gen
			((Ticks)(_code 6))
		)
		(_port
			((CLK)(CLK))
			((RST)(SOUT))
			((EOT)(EOTONE))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)(_code 7))
			)
		)
	)
	(_inst Label1 0 90(_comp FrCounter)
		(_gen
			((BusWhidht)(_code 8))
		)
		(_port
			((CLK)(CLK))
			((RST)(SRES))
			((INC)(EOTONE))
			((CNT)(TIEMPO))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)(_code 9))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_object
		(_gen(_int Ticks10s -1 0 6 \500000000\ (_ent((i 500000000)))))
		(_gen(_int Ticks1ms -1 0 7 \50000\ (_ent((i 50000)))))
		(_gen(_int Nbits -1 0 8 \10\ (_ent gms((i 10)))))
		(_port(_int CLK -2 0 11(_ent(_in))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int BTN -2 0 13(_ent(_in))))
		(_port(_int ALRM -2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{Nbits-1~downto~0}~12 0 15(_array -2((_dto c 10 i 0)))))
		(_port(_int TIEMPO 0 0 15(_ent(_out))))
		(_sig(_int EOTTEN -2 0 56(_arch(_uni))))
		(_sig(_int SOUT -2 0 56(_arch(_uni))))
		(_sig(_int EOTONE -2 0 56(_arch(_uni))))
		(_sig(_int SRES -2 0 56(_arch(_uni))))
		(_sig(_int NBTN -2 0 56(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(8))(_sens(5)(1)))))
			(line__61(_arch 1 0 61(_assignment(_alias((ALRM)(SOUT)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
			(line__62(_arch 2 0 62(_assignment(_alias((NBTN)(BTN)))(_simpleassign "not")(_trgt(9))(_sens(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural 11 -1)
)
I 000051 55 1101          1771551286641 Structural
(_unit VHDL(reactionttdec 0 5(structural 0 15))
	(_version vef)
	(_time 1771551286642 2026.02.19 19:34:46)
	(_source(\../src/ReactionTTDec.vhd\))
	(_parameters tan)
	(_code fdafacadacaaa8ebfcace9a7a5fbabfba8faf9faf9)
	(_ent
		(_time 1771550990103)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int BTN -1 0 9(_ent(_in))))
		(_port(_int ALRM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
V 000051 55 874           1771551286709 Behavioral
(_unit VHDL(latchsr 0 4(behavioral 0 14))
	(_version vef)
	(_time 1771551286710 2026.02.19 19:34:46)
	(_source(\../src/LatchSR.vhd\))
	(_parameters tan)
	(_code 3b683c3e686d6b2d3a3b2360693c393d683d3a3c3f)
	(_ent
		(_time 1771550968319)
	)
	(_object
		(_port(_int CLk -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_port(_int CLR -1 0 8(_ent(_in))))
		(_port(_int SET -1 0 9(_ent(_in))))
		(_port(_int SOUT -1 0 10(_ent(_out))))
		(_sig(_int Qn -1 0 15(_arch(_uni))))
		(_sig(_int Qp -1 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4)(5))(_sens(2)(3)(6)))))
			(Sequential(_arch 1 0 30(_prcs(_trgt(6))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 1540          1771551286826 Behavioral
(_unit VHDL(sn74ls47 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771551286827 2026.02.19 19:34:46)
	(_source(\../src/SN74LS47.vhd\))
	(_parameters tan)
	(_code b8eaefece5eaebabbfbefbe3eabbbcbbbfbfbbbeed)
	(_ent
		(_time 1771550969239)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int NIB 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 14(_array -1((_dto i 6 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 39(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__47(_arch 2 0 47(_assignment(_alias((SEG)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529026 197379)
		(33686018 131843)
		(50528771 197378)
		(50463235 197379)
		(33686275 131843)
		(50463491 197123)
		(50529027 197123)
		(33686018 197379)
		(50529027 197379)
		(50463491 197379)
		(33751811 197379)
		(50529027 131587)
		(50529026 197122)
		(50528771 131843)
		(50529027 197122)
		(33751811 197122)
		(33686018 131586)
		(50529027 197379)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 981           1771551286937 Behavioral
(_unit VHDL(timer 0 5(behavioral 0 14))
	(_version vef)
	(_time 1771551286938 2026.02.19 19:34:46)
	(_source(\../src/Timer.vhd\))
	(_parameters tan)
	(_code 26747722297126302124347d73202f207220232124)
	(_ent
		(_time 1771550968505)
	)
	(_object
		(_gen(_int Ticks -1 0 6 \100\ (_ent gms((i 100)))))
		(_port(_int CLK -2 0 9(_ent(_in)(_event))))
		(_port(_int RST -2 0 10(_ent(_in)(_event))))
		(_port(_int EOT -2 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~Ticks~13 0 15(_scalar (_to i 0 c 2))))
		(_sig(_int Cp 0 0 15(_arch(_uni))))
		(_sig(_int Cn 0 0 15(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 17(_prcs(_simple)(_trgt(2)(4))(_sens(3)))))
			(Sequential(_arch 1 0 28(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 3 -1)
)
V 000051 55 1273          1771551287063 Behavioral
(_unit VHDL(frcounter 0 5(behavioral 0 17))
	(_version vef)
	(_time 1771551287064 2026.02.19 19:34:47)
	(_source(\../src/FrCounter.vhd\))
	(_parameters tan)
	(_code a3f0f0f5a2f4f4b5f7a3b6f9a7a4a7a5a6a4a1a5a5)
	(_ent
		(_time 1771550968142)
	)
	(_object
		(_gen(_int BusWhidht -1 0 7 \16\ (_ent gms((i 16)))))
		(_port(_int CLK -2 0 10(_ent(_in)(_event))))
		(_port(_int RST -2 0 11(_ent(_in)(_event))))
		(_port(_int INC -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~12 0 13(_array -2((_dto c 2 i 0)))))
		(_port(_int CNT 0 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 18(_array -2((_dto c 3 i 0)))))
		(_sig(_int Cp 1 0 18(_arch(_uni))))
		(_sig(_int Cn 1 0 18(_arch(_uni))))
		(_prcs
			(combinational(_arch 0 0 21(_prcs(_simple)(_trgt(5)(3))(_sens(4)(2)))))
			(sequential(_arch 1 0 31(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Behavioral 4 -1)
)
V 000051 55 1233          1771551287183 Behavioral
(_unit VHDL(counterm10 0 5(behavioral 0 15))
	(_version vef)
	(_time 1771551287184 2026.02.19 19:34:47)
	(_source(\../src/CounterM10.vhd\))
	(_parameters tan)
	(_code 20737524767671367772347a742722267423212320)
	(_ent
		(_time 1771550968860)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in)(_event))))
		(_port(_int RST -1 0 8(_ent(_in)(_event))))
		(_port(_int ENI -1 0 9(_ent(_in))))
		(_port(_int ENO -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int CNT 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int Cp 1 0 16(_arch(_uni))))
		(_sig(_int Cn 1 0 16(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 18(_prcs(_simple)(_trgt(6)(3)(4))(_sens(5)(2)))))
			(Sequential(_arch 1 0 37(_prcs(_trgt(5))(_sens(0)(1)(6))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(50463235)
		(33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 1290          1771551287325 Behavioral
(_unit VHDL(anodedecoder 0 4(behavioral 0 13))
	(_version vef)
	(_time 1771551287326 2026.02.19 19:34:47)
	(_source(\../src/AnodeDecoder.vhd\))
	(_parameters tan)
	(_code acfffbfbaafbaebaaaafb9f6f9aaa9aaafaafaaaa8)
	(_ent
		(_time 1771550968628)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in)(_event))))
		(_port(_int RST -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int SEL 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int Qn 2 0 14(_arch(_uni))))
		(_sig(_int Qp 2 0 14(_arch(_uni))))
		(_prcs
			(Combinational(_arch 0 0 16(_prcs(_simple)(_trgt(4))(_sens(2)))))
			(Sequential(_arch 1 0 27(_prcs(_trgt(5))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(line__36(_arch 2 0 36(_assignment(_alias((ANO)(Qp)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(50463234)
		(33751554)
		(33686274)
		(33686019)
		(33686018)
		(33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 3608          1771551287430 Structural
(_unit VHDL(displaydriver 0 4(structural 0 18))
	(_version vef)
	(_time 1771551287431 2026.02.19 19:34:47)
	(_source(\../src/DisplayDriver.vhd\))
	(_parameters tan)
	(_code 1a4a1e1d424c4d0d1d1859404a1d131c1e1d181c13)
	(_ent
		(_time 1771550969066)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -2 0 22(_ent((i 100)))))
				(_port(_int CLK -1 0 25(_ent (_in))))
				(_port(_int RST -1 0 26(_ent (_in))))
				(_port(_int EOT -1 0 27(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 35(_ent((i 16)))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int RST -1 0 39(_ent (_in))))
				(_port(_int INC -1 0 40(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 41(_array -1((_dto c 1 i 0)))))
				(_port(_int CNT 8 0 41(_ent (_out))))
			)
		)
		(AnodeDecoder
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RST -1 0 50(_ent (_in))))
				(_port(_int SEL 2 0 51(_ent (_in))))
				(_port(_int ANO 3 0 52(_ent (_out))))
			)
		)
		(SN74LS47
			(_object
				(_port(_int CLK -1 0 60(_ent (_in))))
				(_port(_int RST -1 0 61(_ent (_in))))
				(_port(_int NIB 4 0 62(_ent (_in))))
				(_port(_int SEG 5 0 63(_ent (_out))))
			)
		)
	)
	(_inst u01 0 71(_comp Timer)
		(_gen
			((Ticks)((i 250000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(SYN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 250000)))
			)
		)
	)
	(_inst u02 0 80(_comp FrCounter)
		(_gen
			((BusWhidht)((i 2)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((INC)(SYN))
			((CNT)(SEL))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 2)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst u03 0 90(_comp AnodeDecoder)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((SEL)(SEL))
			((ANO)(ANO))
		)
		(_use(_ent . AnodeDecoder Behavioral)
		)
	)
	(_inst u04 0 97(_comp SN74LS47)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((NIB)(NIB))
			((SEG)(SEG))
		)
		(_use(_ent . SN74LS47 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 9(_array -1((_dto i 3 i 0)))))
		(_port(_int DIG1 0 0 9(_ent(_in))))
		(_port(_int DIG2 0 0 10(_ent(_in))))
		(_port(_int DIG3 0 0 11(_ent(_in))))
		(_port(_int DIG4 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 13(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 13(_ent(_out))))
		(_port(_int ANO 0 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 63(_array -1((_dto i 6 i 0)))))
		(_sig(_int SYN -1 0 67(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 68(_array -1((_dto i 1 i 0)))))
		(_sig(_int SEL 6 0 68(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_int NIB 7 0 69(_arch(_uni))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_simple)(_trgt(10))(_sens(9)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(33686018)
	)
	(_model . Structural 2 -1)
)
V 000051 55 2011          1771551287518 structural
(_unit VHDL(decimalcounter 0 3(structural 0 14))
	(_version vef)
	(_time 1771551287519 2026.02.19 19:34:47)
	(_source(\../src/DecimalCounter.vhd\))
	(_parameters tan)
	(_code 68386c68653f3f7e623a2c32386e3b6e6b6e3e6f6d)
	(_ent
		(_time 1771550968989)
	)
	(_comp
		(CounterM10
			(_object
				(_port(_int CLK -1 0 18(_ent (_in))))
				(_port(_int RST -1 0 19(_ent (_in))))
				(_port(_int ENI -1 0 20(_ent (_in))))
				(_port(_int ENO -1 0 21(_ent (_out))))
				(_port(_int CNT 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst DIG1 0 28(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(INC))
			((ENO)(ENO1))
			((CNT)(ONES))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG2 0 36(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO1))
			((ENO)(ENO2))
			((CNT)(TENS))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG3 0 44(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO2))
			((ENO)(ENO3))
			((CNT)(HUN))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_inst DIG4 0 52(_comp CounterM10)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((ENI)(ENO3))
			((ENO)(ENO4))
			((CNT)(THO))
		)
		(_use(_ent . CounterM10 Behavioral)
		)
	)
	(_object
		(_port(_int CLK -1 0 5(_ent(_in))))
		(_port(_int RST -1 0 6(_ent(_in))))
		(_port(_int INC -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int ONES 0 0 8(_ent(_out))))
		(_port(_int TENS 0 0 9(_ent(_out))))
		(_port(_int HUN 0 0 10(_ent(_out))))
		(_port(_int THO 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22(_array -1((_dto i 3 i 0)))))
		(_sig(_int ENO1 -1 0 26(_arch(_uni))))
		(_sig(_int ENO2 -1 0 26(_arch(_uni))))
		(_sig(_int ENO3 -1 0 26(_arch(_uni))))
		(_sig(_int ENO4 -1 0 26(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000051 55 3488          1771551287578 Structural
(_unit VHDL(binarytodecimal 0 4(structural 0 16))
	(_version vef)
	(_time 1771551287579 2026.02.19 19:34:47)
	(_source(\../src/BinaryToDecimal.vhd\))
	(_parameters tan)
	(_code a6f6a4f1a9f1a7b0a2f3b4fdfea1a2a0f0a0a2a0a3)
	(_ent
		(_time 1771550968775)
	)
	(_comp
		(LatchSR
			(_object
				(_port(_int CLk -1 0 20(_ent (_in))))
				(_port(_int RST -1 0 21(_ent (_in))))
				(_port(_int CLR -1 0 22(_ent (_in))))
				(_port(_int SET -1 0 23(_ent (_in))))
				(_port(_int SOUT -1 0 24(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -2 0 31(_ent((i 16)))))
				(_port(_int CLK -1 0 34(_ent (_in))))
				(_port(_int RST -1 0 35(_ent (_in))))
				(_port(_int INC -1 0 36(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 37(_array -1((_dto c 4 i 0)))))
				(_port(_int CNT 4 0 37(_ent (_out))))
			)
		)
		(DecimalCounter
			(_object
				(_port(_int CLK -1 0 44(_ent (_in))))
				(_port(_int RST -1 0 45(_ent (_in))))
				(_port(_int INC -1 0 46(_ent (_in))))
				(_port(_int ONES 2 0 47(_ent (_out))))
				(_port(_int TENS 2 0 48(_ent (_out))))
				(_port(_int HUN 2 0 49(_ent (_out))))
				(_port(_int THO 2 0 50(_ent (_out))))
			)
		)
	)
	(_inst START 0 58(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NGTE))
			((SET)(STR))
			((SOUT)(ENA))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst CONTADOR 0 66(_comp FrCounter)
		(_gen
			((BusWhidht)((i 16)))
		)
		(_port
			((CLK)(CLK))
			((RST)(ENA))
			((INC)((i 3)))
			((CNT)(CNT))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)((i 16)))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_inst CONTADORDECIMAL 0 80(_comp DecimalCounter)
		(_port
			((CLK)(CLK))
			((RST)(RSS))
			((INC)(INC))
			((ONES)(ONE))
			((TENS)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . DecimalCounter structural)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int STR -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int DIN 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ONE 1 0 10(_ent(_out))))
		(_port(_int TEN 1 0 11(_ent(_out))))
		(_port(_int HUN 1 0 12(_ent(_out))))
		(_port(_int THO 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 47(_array -1((_dto i 3 i 0)))))
		(_sig(_int GTE -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RSS -1 0 55(_arch(_uni))))
		(_sig(_int ENA -1 0 55(_arch(_uni))))
		(_sig(_int NGTE -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 56(_array -1((_dto i 15 i 0)))))
		(_sig(_int CNT 3 0 56(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((NGTE)(GTE)))(_simpleassign "not")(_trgt(12))(_sens(8)))))
			(line__77(_arch 1 0 77(_assignment(_trgt(8))(_sens(3)(13))(_mon))))
			(line__78(_arch 2 0 78(_assignment(_trgt(9))(_sens(8)(11)))))
			(line__79(_arch 3 0 79(_assignment(_trgt(10))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Structural 5 -1)
)
V 000051 55 3242          1771551287660 Structural
(_unit VHDL(reactiontt 0 4(structural 0 19))
	(_version vef)
	(_time 1771551287661 2026.02.19 19:34:47)
	(_source(\../src/ReactionTT.vhd\))
	(_parameters tan)
	(_code f4a5f6a4f5a3a1e2f1f7e0aeacf2a2f2a1f3f0f3f0)
	(_ent
		(_time 1771550968446)
	)
	(_comp
		(Timer
			(_object
				(_gen(_int Ticks -1 0 47(_ent((i 100)))))
				(_port(_int CLK -2 0 50(_ent (_in))))
				(_port(_int RST -2 0 51(_ent (_in))))
				(_port(_int EOT -2 0 52(_ent (_out))))
			)
		)
		(LatchSR
			(_object
				(_port(_int CLk -2 0 36(_ent (_in))))
				(_port(_int RST -2 0 37(_ent (_in))))
				(_port(_int CLR -2 0 38(_ent (_in))))
				(_port(_int SET -2 0 39(_ent (_in))))
				(_port(_int SOUT -2 0 40(_ent (_out))))
			)
		)
		(FrCounter
			(_object
				(_gen(_int BusWhidht -1 0 23(_ent((i 16)))))
				(_port(_int CLK -2 0 26(_ent (_in))))
				(_port(_int RST -2 0 27(_ent (_in))))
				(_port(_int INC -2 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{BusWhidht-1~downto~0}~13 0 29(_array -2((_dto c 3 i 0)))))
				(_port(_int CNT 1 0 29(_ent (_out))))
			)
		)
	)
	(_inst TENSEC 0 64(_comp Timer)
		(_gen
			((Ticks)(_code 4))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(EOTTEN))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)(_code 5))
			)
		)
	)
	(_inst Label2 0 73(_comp LatchSR)
		(_port
			((CLk)(CLK))
			((RST)(RST))
			((CLR)(NBTN))
			((SET)(EOTTEN))
			((SOUT)(SOUT))
		)
		(_use(_ent . LatchSR Behavioral)
		)
	)
	(_inst ONEms 0 81(_comp Timer)
		(_gen
			((Ticks)(_code 6))
		)
		(_port
			((CLK)(CLK))
			((RST)(SOUT))
			((EOT)(EOTONE))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)(_code 7))
			)
		)
	)
	(_inst Label1 0 90(_comp FrCounter)
		(_gen
			((BusWhidht)(_code 8))
		)
		(_port
			((CLK)(CLK))
			((RST)(SRES))
			((INC)(EOTONE))
			((CNT)(TIEMPO))
		)
		(_use(_ent . FrCounter Behavioral)
			(_gen
				((BusWhidht)(_code 9))
			)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((INC)(INC))
				((CNT)(CNT))
			)
		)
	)
	(_object
		(_gen(_int Ticks10s -1 0 6 \500000000\ (_ent((i 500000000)))))
		(_gen(_int Ticks1ms -1 0 7 \50000\ (_ent((i 50000)))))
		(_gen(_int Nbits -1 0 8 \10\ (_ent gms((i 10)))))
		(_port(_int CLK -2 0 11(_ent(_in))))
		(_port(_int RST -2 0 12(_ent(_in))))
		(_port(_int BTN -2 0 13(_ent(_in))))
		(_port(_int ALRM -2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{Nbits-1~downto~0}~12 0 15(_array -2((_dto c 10 i 0)))))
		(_port(_int TIEMPO 0 0 15(_ent(_out))))
		(_sig(_int EOTTEN -2 0 56(_arch(_uni))))
		(_sig(_int SOUT -2 0 56(_arch(_uni))))
		(_sig(_int EOTONE -2 0 56(_arch(_uni))))
		(_sig(_int SRES -2 0 56(_arch(_uni))))
		(_sig(_int NBTN -2 0 56(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(8))(_sens(1)(5)))))
			(line__61(_arch 1 0 61(_assignment(_alias((ALRM)(SOUT)))(_simpleassign BUF)(_trgt(3))(_sens(6)))))
			(line__62(_arch 2 0 62(_assignment(_alias((NBTN)(BTN)))(_simpleassign "not")(_trgt(9))(_sens(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . Structural 11 -1)
)
V 000051 55 3498          1771551287761 Structural
(_unit VHDL(displaydriverbtd 0 4(structural 0 15))
	(_version vef)
	(_time 1771551287762 2026.02.19 19:34:47)
	(_source(\../src/DisplayDriverBTD.vhd\))
	(_parameters tan)
	(_code 62326762693435756732213832656b64666560646b)
	(_ent
		(_time 1771550969142)
	)
	(_comp
		(DisplayDriver
			(_object
				(_port(_int CLK -1 0 19(_ent (_in))))
				(_port(_int RST -1 0 20(_ent (_in))))
				(_port(_int DIG1 3 0 21(_ent (_in))))
				(_port(_int DIG2 3 0 22(_ent (_in))))
				(_port(_int DIG3 3 0 23(_ent (_in))))
				(_port(_int DIG4 3 0 24(_ent (_in))))
				(_port(_int SEG 4 0 25(_ent (_out))))
				(_port(_int ANO 3 0 26(_ent (_out))))
			)
		)
		(BinaryToDecimal
			(_object
				(_port(_int CLK -1 0 33(_ent (_in))))
				(_port(_int RST -1 0 34(_ent (_in))))
				(_port(_int STR -1 0 35(_ent (_in))))
				(_port(_int DIN 5 0 36(_ent (_in))))
				(_port(_int ONE 6 0 37(_ent (_out))))
				(_port(_int TEN 6 0 38(_ent (_out))))
				(_port(_int HUN 6 0 39(_ent (_out))))
				(_port(_int THO 6 0 40(_ent (_out))))
			)
		)
		(Timer
			(_object
				(_gen(_int Ticks -2 0 47(_ent((i 100)))))
				(_port(_int CLK -1 0 50(_ent (_in))))
				(_port(_int RST -1 0 51(_ent (_in))))
				(_port(_int EOT -1 0 52(_ent (_out))))
			)
		)
	)
	(_inst DisplayDriver_1 0 63(_comp DisplayDriver)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((DIG1)(ONE))
			((DIG2)(TEN))
			((DIG3)(HUN))
			((DIG4)(THO))
			((SEG)(SEG))
			((ANO)(ANO))
		)
		(_use(_ent . DisplayDriver Structural)
		)
	)
	(_inst BinaryToDecimal_1 0 75(_comp BinaryToDecimal)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((STR)(EOT))
			((DIN)(FDIN))
			((ONE)(ONE))
			((TEN)(TEN))
			((HUN)(HUN))
			((THO)(THO))
		)
		(_use(_ent . BinaryToDecimal Structural)
		)
	)
	(_inst Timer_1 0 87(_comp Timer)
		(_gen
			((Ticks)((i 75000)))
		)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((EOT)(EOT))
		)
		(_use(_ent . Timer Behavioral)
			(_gen
				((Ticks)((i 75000)))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~12 0 8(_array -1((_dto i 9 i 0)))))
		(_port(_int DIN 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 9(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 10(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 2 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 25(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 36(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 37(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 57(_array -1((_dto i 3 i 0)))))
		(_sig(_int ONE 7 0 57(_arch(_uni))))
		(_sig(_int TEN 7 0 57(_arch(_uni))))
		(_sig(_int HUN 7 0 57(_arch(_uni))))
		(_sig(_int THO 7 0 57(_arch(_uni))))
		(_sig(_int EOT -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~136 0 59(_array -1((_dto i 15 i 0)))))
		(_sig(_int FDIN 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(10))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Structural 1 -1)
)
V 000051 55 1101          1771551287923 Structural
(_unit VHDL(reactionttdec 0 5(structural 0 15))
	(_version vef)
	(_time 1771551287924 2026.02.19 19:34:47)
	(_source(\../src/ReactionTTDec.vhd\))
	(_parameters tan)
	(_code feaffdaeaea9abe8ffafeaa4a6f8a8f8abf9faf9fa)
	(_ent
		(_time 1771550990103)
	)
	(_object
		(_port(_int CLK -1 0 7(_ent(_in))))
		(_port(_int RST -1 0 8(_ent(_in))))
		(_port(_int BTN -1 0 9(_ent(_in))))
		(_port(_int ALRM -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11(_array -1((_dto i 6 i 0)))))
		(_port(_int SEG 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12(_array -1((_dto i 3 i 0)))))
		(_port(_int ANO 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{9~downto~0}~13 0 37(_array -1((_dto i 9 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 38(_array -1((_dto i 6 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 39(_array -1((_dto i 3 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
