I 000046 55 1723          1330537868898 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330537868741 2012.02.29 09:51:08)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330537868741)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation UpDownCounter 0 0 (_entity .  UpDownCounter)
	)
	(_model . $root 1 -1)

)
I 000054 55 4046          1330537868916 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330537868741 2012.02.29 09:51:08)
	(_source (\./src/updowncounter.v\ VERILOG (\./src/updowncounter.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330537868741)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(2)(5)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000046 55 1780          1330537977349 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330537976303 2012.02.29 09:52:56)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330537976303)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation UpDownCounter 0 0 (_entity .  UpDownCounter)
	)
	(_instantiation TFlipFlop 0 0 (_entity .  TFlipFlop)
	)
	(_model . $root 1 -1)

)
I 000050 55 2353          1330537977353 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330537976303 2012.02.29 09:52:56)
	(_source (\./src/tflipflop.v\ VERILOG (\./src/tflipflop.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330537976303)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000046 55 1741          1330537985165 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330537985023 2012.02.29 09:53:05)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330537985023)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_model . $root 1 -1)

)
I 000050 55 2368          1330537985169 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330537985023 2012.02.29 09:53:05)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330537985023)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3166          1330537985173 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330537985023 2012.02.29 09:53:05)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330537985023)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate 1generateblock 0 19 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 17 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 17  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 21 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330537985177 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330537985023 2012.02.29 09:53:05)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330537985023)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330537985181 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330537985023 2012.02.29 09:53:05)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330537985023)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4057          1330537985185 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330537985023 2012.02.29 09:53:05)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330537985023)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(2)(5)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 5017          1330537985189 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330537985023 2012.02.29 09:53:05)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_entity
		(_time 1330537985023)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton_n ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton_n ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton_n ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton_n ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal dipSwitches_n ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oneMHzClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal oneKHzClock ~wire 0 17 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 18 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 19 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 29 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~wire -1 36 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~wire -1 45 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~wire -1 46 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~[3:0]wire~ -1 47 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#29_0 (_internal 0 0 29 (_process (_alias ((\1 \)(upButton_n)))(_simple)
				(_target(12))
				(_sensitivity(0))
			)))
			(#INTERNAL#36_1 (_internal 1 0 36 (_process (_alias ((\2 \)(downButton_n)))(_simple)
				(_target(13))
				(_sensitivity(1))
			)))
			(#INTERNAL#45_2 (_internal 2 0 45 (_process (_alias ((\3 \)(loadButton_n)))(_simple)
				(_target(14))
				(_sensitivity(2))
			)))
			(#INTERNAL#46_3 (_internal 3 0 46 (_process (_alias ((\4 \)(resetButton_n)))(_simple)
				(_target(15))
				(_sensitivity(3))
			)))
			(#INTERNAL#47_4 (_internal 4 0 47 (_process (_alias ((\5 \)(dipSwitches_n)))(_simple)
				(_target(16))
				(_sensitivity(4))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 23 (_entity .  RippleScaler)
		(_generic
			((BITS) (_constant \10\))
		)
		(_port
			((inclock) (oneMHzClock))
			((outclock) (oneKHzClock))
		)
	)
	(_instantiation u2bpd 0 28 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (\1 \))
			((ackPress) (upAck))
			((clock) (oneKHzClock))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 35 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (\2 \))
			((ackPress) (downAck))
			((clock) (oneKHzClock))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 42 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (\3 \))
			((reset) (\4 \))
			((data) (\5 \))
			((clock) (oneKHzClock))
			((upAck) (upAck))
			((downAck) (downAck))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 6 -1)

)
I 000046 55 1798          1330538045677 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330538045551 2012.02.29 09:54:05)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330538045551)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation TFlipFlop 0 0 (_entity .  TFlipFlop)
	)
	(_model . $root 1 -1)

)
I 000050 55 2353          1330538045681 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330538045551 2012.02.29 09:54:05)
	(_source (\./src/tflipflop.v\ VERILOG (\./src/tflipflop.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330538045551)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000046 55 1806          1330538059234 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330538059077 2012.02.29 09:54:19)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330538059077)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation RippleCounter 0 0 (_entity .  RippleCounter)
	)
	(_model . $root 1 -1)

)
I 000050 55 2359          1330538059238 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330538059077 2012.02.29 09:54:19)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/ripplecounter.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330538059077)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3155          1330538059242 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330538059077 2012.02.29 09:54:19)
	(_source (\./src/ripplecounter.v\ VERILOG (\./src/ripplecounter.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330538059077)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate 1generateblock 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000046 55 1806          1330538078874 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330538078748 2012.02.29 09:54:38)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330538078748)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation RippleCounter 0 0 (_entity .  RippleCounter)
	)
	(_model . $root 1 -1)

)
I 000050 55 2359          1330538078878 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330538078748 2012.02.29 09:54:38)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/ripplecounter.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330538078748)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3155          1330538078882 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330538078748 2012.02.29 09:54:38)
	(_source (\./src/ripplecounter.v\ VERILOG (\./src/ripplecounter.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330538078748)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate 1generateblock 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000046 55 1741          1330538088281 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330538088124 2012.02.29 09:54:48)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330538088124)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_model . $root 1 -1)

)
I 000050 55 2368          1330538088285 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330538088124 2012.02.29 09:54:48)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330538088124)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3166          1330538088289 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330538088124 2012.02.29 09:54:48)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330538088124)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate 1generateblock 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330538088293 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330538088124 2012.02.29 09:54:48)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330538088124)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330538088297 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330538088124 2012.02.29 09:54:48)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330538088124)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4057          1330538088301 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330538088124 2012.02.29 09:54:48)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330538088124)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(2)(5)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 5017          1330538088305 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330538088124 2012.02.29 09:54:48)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 6))
	(_entity
		(_time 1330538088124)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton_n ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton_n ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton_n ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton_n ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal dipSwitches_n ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal oneMHzClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal oneKHzClock ~wire 0 17 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 18 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 19 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~wire -1 29 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~wire -1 36 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \3 \ ~wire -1 45 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \4 \ ~wire -1 46 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_signal (_internal \5 \ ~[3:0]wire~ -1 47 (_internal (_uni ))) (_net  ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#29_0 (_internal 0 0 29 (_process (_alias ((\1 \)(upButton_n)))(_simple)
				(_target(12))
				(_sensitivity(0))
			)))
			(#INTERNAL#36_1 (_internal 1 0 36 (_process (_alias ((\2 \)(downButton_n)))(_simple)
				(_target(13))
				(_sensitivity(1))
			)))
			(#INTERNAL#45_2 (_internal 2 0 45 (_process (_alias ((\3 \)(loadButton_n)))(_simple)
				(_target(14))
				(_sensitivity(2))
			)))
			(#INTERNAL#46_3 (_internal 3 0 46 (_process (_alias ((\4 \)(resetButton_n)))(_simple)
				(_target(15))
				(_sensitivity(3))
			)))
			(#INTERNAL#47_4 (_internal 4 0 47 (_process (_alias ((\5 \)(dipSwitches_n)))(_simple)
				(_target(16))
				(_sensitivity(4))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 23 (_entity .  RippleScaler)
		(_generic
			((BITS) (_constant \10\))
		)
		(_port
			((inclock) (oneMHzClock))
			((outclock) (oneKHzClock))
		)
	)
	(_instantiation u2bpd 0 28 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (\1 \))
			((ackPress) (upAck))
			((clock) (oneKHzClock))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 35 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (\2 \))
			((ackPress) (downAck))
			((clock) (oneKHzClock))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 42 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (\3 \))
			((reset) (\4 \))
			((data) (\5 \))
			((clock) (oneKHzClock))
			((upAck) (upAck))
			((downAck) (downAck))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 6 -1)

)
I 000046 55 1741          1330538764079 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330538763891 2012.02.29 10:06:03)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330538763891)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_model . $root 1 -1)

)
I 000050 55 2368          1330538764097 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330538763891 2012.02.29 10:06:03)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330538763891)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3166          1330538764101 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330538763891 2012.02.29 10:06:03)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330538763891)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate 1generateblock 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330538764105 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330538763891 2012.02.29 10:06:03)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330538763891)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330538764109 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330538763891 2012.02.29 10:06:03)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330538763891)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4057          1330538764113 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330538763891 2012.02.29 10:06:03)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330538763891)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(2)(5)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 3904          1330538764117 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330538763891 2012.02.29 10:06:03)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330538763891)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 17 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 18 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 19 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 23 (_entity .  RippleScaler)
		(_generic
			((BITS) (_constant \10\))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 28 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (upAck))
			((clock) (debouncingClock))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 35 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (downButton))
			((ackPress) (downAck))
			((clock) (debouncingClock))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 42 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (loadButton))
			((reset) (resetButton))
			((data) (switches))
			((clock) (debouncingClock))
			((upAck) (upAck))
			((downAck) (downAck))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 1 -1)

)
I 000046 55 1806          1330538947754 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330538947628 2012.02.29 10:09:07)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330538947628)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation RippleCounter 0 0 (_entity .  RippleCounter)
	)
	(_model . $root 1 -1)

)
I 000050 55 2359          1330538947758 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330538947628 2012.02.29 10:09:07)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/ripplecounter.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330538947628)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3162          1330538947762 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330538947628 2012.02.29 10:09:07)
	(_source (\./src/ripplecounter.v\ VERILOG (\./src/ripplecounter.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330538947628)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000046 55 1741          1330541436248 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330541436106 2012.02.29 10:50:36)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330541436106)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_model . $root 1 -1)

)
I 000050 55 2368          1330541436262 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330541436106 2012.02.29 10:50:36)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330541436106)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3173          1330541436266 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330541436106 2012.02.29 10:50:36)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330541436106)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330541436270 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330541436106 2012.02.29 10:50:36)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330541436106)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330541436274 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330541436106 2012.02.29 10:50:36)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330541436106)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4057          1330541436278 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330541436106 2012.02.29 10:50:36)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330541436106)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(2)(5)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 3904          1330541436282 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330541436106 2012.02.29 10:50:36)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330541436106)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 17 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 18 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 19 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 23 (_entity .  RippleScaler)
		(_generic
			((BITS) (_constant \20\))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 28 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (upAck))
			((clock) (debouncingClock))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 35 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (downButton))
			((ackPress) (downAck))
			((clock) (debouncingClock))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 42 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (loadButton))
			((reset) (resetButton))
			((data) (switches))
			((clock) (debouncingClock))
			((upAck) (upAck))
			((downAck) (downAck))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 1 -1)

)
I 000046 55 1741          1330541459616 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330541459428 2012.02.29 10:50:59)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330541459428)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_model . $root 1 -1)

)
I 000050 55 2368          1330541459620 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330541459428 2012.02.29 10:50:59)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330541459428)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3173          1330541459624 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330541459428 2012.02.29 10:50:59)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330541459428)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330541459628 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330541459428 2012.02.29 10:50:59)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330541459428)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330541459632 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330541459428 2012.02.29 10:50:59)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330541459428)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4057          1330541459636 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330541459428 2012.02.29 10:50:59)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330541459428)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(2)(5)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 3904          1330541459640 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330541459428 2012.02.29 10:50:59)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330541459428)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 17 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 18 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 19 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 23 (_entity .  RippleScaler)
		(_generic
			((BITS) (_constant \20\))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 28 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (upAck))
			((clock) (debouncingClock))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 35 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (downButton))
			((ackPress) (downAck))
			((clock) (debouncingClock))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 42 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (loadButton))
			((reset) (resetButton))
			((data) (switches))
			((clock) (debouncingClock))
			((upAck) (upAck))
			((downAck) (downAck))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 1 -1)

)
I 000046 55 1741          1330541527196 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330541527070 2012.02.29 10:52:07)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330541527070)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_model . $root 1 -1)

)
I 000050 55 2368          1330541527200 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330541527070 2012.02.29 10:52:07)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330541527070)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3173          1330541527204 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330541527070 2012.02.29 10:52:07)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330541527070)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330541527208 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330541527070 2012.02.29 10:52:07)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330541527070)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330541527212 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330541527070 2012.02.29 10:52:07)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330541527070)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4057          1330541527216 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330541527070 2012.02.29 10:52:07)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330541527070)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(2)(5)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 3904          1330541527220 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330541527070 2012.02.29 10:52:07)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330541527070)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 17 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 18 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 19 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 23 (_entity .  RippleScaler)
		(_generic
			((BITS) (_constant \20\))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 28 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (upAck))
			((clock) (debouncingClock))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 35 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (downButton))
			((ackPress) (downAck))
			((clock) (debouncingClock))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 42 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (loadButton))
			((reset) (resetButton))
			((data) (switches))
			((clock) (debouncingClock))
			((upAck) (upAck))
			((downAck) (downAck))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 1 -1)

)
I 000046 55 1741          1330541876314 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330541876173 2012.02.29 10:57:56)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330541876173)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_model . $root 1 -1)

)
I 000050 55 2368          1330541876318 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330541876173 2012.02.29 10:57:56)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330541876173)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3173          1330541876322 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330541876173 2012.02.29 10:57:56)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330541876173)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330541876326 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330541876173 2012.02.29 10:57:56)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330541876173)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330541876330 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330541876173 2012.02.29 10:57:56)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330541876173)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4057          1330541876334 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330541876173 2012.02.29 10:57:56)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330541876173)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(2)(5)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 3904          1330541876338 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330541876173 2012.02.29 10:57:56)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330541876173)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 17 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 18 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 19 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 23 (_entity .  RippleScaler)
		(_generic
			((BITS) (_constant \20\))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 28 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (upAck))
			((clock) (debouncingClock))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 35 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (downButton))
			((ackPress) (downAck))
			((clock) (debouncingClock))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 42 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (loadButton))
			((reset) (resetButton))
			((data) (switches))
			((clock) (debouncingClock))
			((upAck) (upAck))
			((downAck) (downAck))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 1 -1)

)
I 000046 55 1806          1330541885830 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330541885736 2012.02.29 10:58:05)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330541885736)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation RippleCounter 0 0 (_entity .  RippleCounter)
	)
	(_model . $root 1 -1)

)
I 000050 55 2359          1330541885845 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330541885736 2012.02.29 10:58:05)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/ripplecounter.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330541885736)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3162          1330541885849 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330541885736 2012.02.29 10:58:05)
	(_source (\./src/ripplecounter.v\ VERILOG (\./src/ripplecounter.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330541885736)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000046 55 1806          1330541923784 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330541923644 2012.02.29 10:58:43)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330541923644)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation RippleCounter 0 0 (_entity .  RippleCounter)
	)
	(_model . $root 1 -1)

)
I 000054 55 4046          1330541923788 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330541923644 2012.02.29 10:58:43)
	(_source (\./src/updowncounter.v\ VERILOG (\./src/updowncounter.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330541923644)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(2)(5)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000046 55 1806          1330542040832 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330542040706 2012.02.29 11:00:40)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330542040706)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation RippleCounter 0 0 (_entity .  RippleCounter)
	)
	(_model . $root 1 -1)

)
I 000054 55 4046          1330542040836 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330542040706 2012.02.29 11:00:40)
	(_source (\./src/updowncounter.v\ VERILOG (\./src/updowncounter.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330542040706)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(2)(5)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000046 55 1806          1330542272336 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330542272179 2012.02.29 11:04:32)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330542272179)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation RippleCounter 0 0 (_entity .  RippleCounter)
	)
	(_model . $root 1 -1)

)
I 000054 55 4046          1330542272340 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330542272179 2012.02.29 11:04:32)
	(_source (\./src/updowncounter.v\ VERILOG (\./src/updowncounter.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330542272179)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(2)(5)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000046 55 1806          1330542382550 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330542382424 2012.02.29 11:06:22)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330542382424)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation RippleCounter 0 0 (_entity .  RippleCounter)
	)
	(_model . $root 1 -1)

)
I 000054 55 4046          1330542382554 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330542382424 2012.02.29 11:06:22)
	(_source (\./src/updowncounter.v\ VERILOG (\./src/updowncounter.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330542382424)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(2)(5)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000046 55 1806          1330542517272 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330542517083 2012.02.29 11:08:37)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330542517083)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation RippleCounter 0 0 (_entity .  RippleCounter)
	)
	(_model . $root 1 -1)

)
I 000054 55 4046          1330542517276 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330542517083 2012.02.29 11:08:37)
	(_source (\./src/updowncounter.v\ VERILOG (\./src/updowncounter.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330542517083)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(2)(5)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000046 55 1806          1330542669075 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330542668965 2012.02.29 11:11:08)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330542668965)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation RippleCounter 0 0 (_entity .  RippleCounter)
	)
	(_model . $root 1 -1)

)
I 000054 55 4046          1330542669079 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330542668965 2012.02.29 11:11:08)
	(_source (\./src/updowncounter.v\ VERILOG (\./src/updowncounter.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330542668965)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(2)(5)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000046 55 1806          1330542756576 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330542756465 2012.02.29 11:12:36)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330542756465)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation RippleCounter 0 0 (_entity .  RippleCounter)
	)
	(_model . $root 1 -1)

)
I 000054 55 4035          1330542756580 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330542756465 2012.02.29 11:12:36)
	(_source (\./src/updowncounter.v\ VERILOG (\./src/updowncounter.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330542756465)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000046 55 1806          1330543233124 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330543232936 2012.02.29 11:20:32)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330543232936)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation RippleCounter 0 0 (_entity .  RippleCounter)
	)
	(_model . $root 1 -1)

)
I 000054 55 4035          1330543233128 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330543232936 2012.02.29 11:20:32)
	(_source (\./src/updowncounter.v\ VERILOG (\./src/updowncounter.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330543232936)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000046 55 1741          1330547618618 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330547617546 2012.02.29 12:33:37)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330547617546)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_model . $root 1 -1)

)
I 000050 55 2368          1330547618640 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330547617546 2012.02.29 12:33:37)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330547617546)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3173          1330547618644 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330547617546 2012.02.29 12:33:37)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330547617546)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330547618648 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330547617546 2012.02.29 12:33:37)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330547617546)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330547618652 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330547617546 2012.02.29 12:33:37)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330547617546)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330547618656 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330547617546 2012.02.29 12:33:37)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330547617546)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 3087          1330547618660 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330547617546 2012.02.29 12:33:37)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330547617546)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 19 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal fourBitCounter ~[3:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#17_0 (_architecture 0 0 17 (_process (_alias ((counter)(fourBitCounter)))(_simple)
				(_target(6))
				(_sensitivity(7))
			)))
			(#ALWAYS#21_1 (_architecture 1 0 21 (_process 
				(_target(7))
				(_read(7))
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . FourBitCounterWithLoad 3 -1)

)
I 000046 55 1946          1330547696421 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330547695999 2012.02.29 12:34:55)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330547695999)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation RippleScaler 0 0 (_entity .  RippleScaler)
	)
	(_instantiation ButtonPressDetector 0 0 (_entity .  ButtonPressDetector)
	)
	(_instantiation UpDownCounter 0 0 (_entity .  UpDownCounter)
	)
	(_model . $root 1 -1)

)
I 000050 55 2368          1330547696425 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330547695999 2012.02.29 12:34:55)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330547695999)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3173          1330547696429 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330547695999 2012.02.29 12:34:55)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330547695999)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330547696433 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330547695999 2012.02.29 12:34:55)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330547695999)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330547696437 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330547695999 2012.02.29 12:34:55)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330547695999)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330547696441 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330547695999 2012.02.29 12:34:55)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330547695999)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 3087          1330547696445 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330547695999 2012.02.29 12:34:55)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330547695999)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 18 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal fourBitCounter ~[3:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#19_0 (_architecture 0 0 19 (_process (_alias ((counter)(fourBitCounter)))(_simple)
				(_target(6))
				(_sensitivity(7))
			)))
			(#ALWAYS#21_1 (_architecture 1 0 21 (_process 
				(_target(7))
				(_read(7))
				(_sensitivity(0))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . FourBitCounterWithLoad 3 -1)

)
I 000046 55 1946          1330547886491 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330547886240 2012.02.29 12:38:06)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330547886240)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation RippleScaler 0 0 (_entity .  RippleScaler)
	)
	(_instantiation ButtonPressDetector 0 0 (_entity .  ButtonPressDetector)
	)
	(_instantiation UpDownCounter 0 0 (_entity .  UpDownCounter)
	)
	(_model . $root 1 -1)

)
I 000050 55 2368          1330547886495 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330547886240 2012.02.29 12:38:06)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330547886240)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3173          1330547886505 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330547886240 2012.02.29 12:38:06)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330547886240)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330547886509 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330547886240 2012.02.29 12:38:06)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330547886240)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330547886513 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330547886240 2012.02.29 12:38:06)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330547886240)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330547886517 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330547886240 2012.02.29 12:38:06)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330547886240)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 3089          1330547886521 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330547886240 2012.02.29 12:38:06)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330547886240)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 18 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal fourBitCounter ~[3:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#19_0 (_architecture 0 0 19 (_process (_alias ((counter)(fourBitCounter)))(_simple)
				(_target(6))
				(_sensitivity(7))
			)))
			(#ALWAYS#21_1 (_architecture 1 0 21 (_process 
				(_target(7))
				(_read(0)(7))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . FourBitCounterWithLoad 3 -1)

)
I 000046 55 1883          1330548368004 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330548367254 2012.02.29 12:46:07)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330548367254)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation ButtonPressDetector 0 0 (_entity .  ButtonPressDetector)
	)
	(_instantiation UpDownCounter 0 0 (_entity .  UpDownCounter)
	)
	(_model . $root 1 -1)

)
I 000050 55 2368          1330548368008 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330548367254 2012.02.29 12:46:07)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330548367254)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3173          1330548368012 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330548367254 2012.02.29 12:46:07)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330548367254)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330548368016 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330548367254 2012.02.29 12:46:07)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330548367254)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330548368020 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330548367254 2012.02.29 12:46:07)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330548367254)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330548368024 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330548367254 2012.02.29 12:46:07)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330548367254)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 3375          1330548368028 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330548367254 2012.02.29 12:46:07)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330548367254)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 18 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal fourBitCounter ~[3:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#19_0 (_architecture 0 0 19 (_process (_alias ((counter)(fourBitCounter)))(_simple)
				(_target(6))
				(_sensitivity(7))
			)))
			(#ALWAYS#27_1 (_architecture 1 0 27 (_process 
				(_target(7))
				(_read(5)(0)(7))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 22 (_entity .  RippleScaler)
		(_generic
			((BITS) (_constant \20\))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_model . FourBitCounterWithLoad 3 -1)

)
I 000046 55 1883          1330548524195 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330548524054 2012.02.29 12:48:44)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330548524054)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation ButtonPressDetector 0 0 (_entity .  ButtonPressDetector)
	)
	(_instantiation UpDownCounter 0 0 (_entity .  UpDownCounter)
	)
	(_model . $root 1 -1)

)
I 000050 55 2368          1330548524199 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330548524054 2012.02.29 12:48:44)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330548524054)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3173          1330548524203 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330548524054 2012.02.29 12:48:44)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330548524054)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330548524207 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330548524054 2012.02.29 12:48:44)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330548524054)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330548524211 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330548524054 2012.02.29 12:48:44)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330548524054)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330548524215 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330548524054 2012.02.29 12:48:44)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330548524054)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 3375          1330548524219 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330548524054 2012.02.29 12:48:44)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330548524054)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 18 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal fourBitCounter ~[3:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 20 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#19_0 (_architecture 0 0 19 (_process (_alias ((counter)(fourBitCounter)))(_simple)
				(_target(6))
				(_sensitivity(7))
			)))
			(#ALWAYS#27_1 (_architecture 1 0 27 (_process 
				(_target(7))
				(_read(8)(0)(7))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 22 (_entity .  RippleScaler)
		(_generic
			((BITS) (_constant \20\))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_model . FourBitCounterWithLoad 3 -1)

)
I 000046 55 1883          1330548764878 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330548764409 2012.02.29 12:52:44)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330548764409)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation ButtonPressDetector 0 0 (_entity .  ButtonPressDetector)
	)
	(_instantiation UpDownCounter 0 0 (_entity .  UpDownCounter)
	)
	(_model . $root 1 -1)

)
I 000050 55 2368          1330548764882 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330548764409 2012.02.29 12:52:44)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330548764409)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3173          1330548764886 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330548764409 2012.02.29 12:52:44)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330548764409)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330548764890 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330548764409 2012.02.29 12:52:44)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330548764409)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330548764894 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330548764409 2012.02.29 12:52:44)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330548764409)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330548764898 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330548764409 2012.02.29 12:52:44)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330548764409)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 3375          1330548764902 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330548764409 2012.02.29 12:52:44)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330548764409)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 18 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal fourBitCounter ~[3:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 20 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#19_0 (_architecture 0 0 19 (_process (_alias ((counter)(fourBitCounter)))(_simple)
				(_target(6))
				(_sensitivity(7))
			)))
			(#ALWAYS#27_1 (_architecture 1 0 27 (_process 
				(_target(7))
				(_read(8)(0)(7))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 22 (_entity .  RippleScaler)
		(_generic
			((BITS) (_constant \30\))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_model . FourBitCounterWithLoad 3 -1)

)
I 000046 55 1883          1330548870376 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330548870251 2012.02.29 12:54:30)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330548870251)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation ButtonPressDetector 0 0 (_entity .  ButtonPressDetector)
	)
	(_instantiation UpDownCounter 0 0 (_entity .  UpDownCounter)
	)
	(_model . $root 1 -1)

)
I 000050 55 2368          1330548870380 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330548870251 2012.02.29 12:54:30)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330548870251)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3173          1330548870384 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330548870251 2012.02.29 12:54:30)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330548870251)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330548870388 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330548870251 2012.02.29 12:54:30)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330548870251)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330548870392 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330548870251 2012.02.29 12:54:30)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330548870251)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330548870396 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330548870251 2012.02.29 12:54:30)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330548870251)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 3375          1330548870400 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330548870251 2012.02.29 12:54:30)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330548870251)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 18 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal fourBitCounter ~[3:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 20 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#19_0 (_architecture 0 0 19 (_process (_alias ((counter)(fourBitCounter)))(_simple)
				(_target(6))
				(_sensitivity(7))
			)))
			(#ALWAYS#27_1 (_architecture 1 0 27 (_process 
				(_target(7))
				(_read(8)(0)(7))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 22 (_entity .  RippleScaler)
		(_generic
			((BITS) (_constant \26\))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_model . FourBitCounterWithLoad 3 -1)

)
I 000046 55 1806          1330549657079 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330549656205 2012.02.29 13:07:36)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330549656205)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation UpDownCounter 0 0 (_entity .  UpDownCounter)
	)
	(_model . $root 1 -1)

)
I 000050 55 2368          1330549657083 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330549656205 2012.02.29 13:07:36)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330549656205)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3173          1330549657087 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330549656205 2012.02.29 13:07:36)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330549656205)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330549657091 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330549656205 2012.02.29 13:07:36)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330549656205)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330549657095 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330549656205 2012.02.29 13:07:36)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330549656205)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330549657099 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330549656205 2012.02.29 13:07:36)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330549656205)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 3804          1330549657103 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330549656205 2012.02.29 13:07:36)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330549656205)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 18 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal fourBitCounter ~[3:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 22 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#19_0 (_architecture 0 0 19 (_process (_alias ((counter)(fourBitCounter)))(_simple)
				(_target(6))
				(_sensitivity(7))
			)))
			(#ASSIGN#21_1 (_architecture 1 0 21 (_process (_simple)
				(_target(9))
			)))
			(#ALWAYS#36_2 (_architecture 2 0 36 (_process 
				(_target(7))
				(_read(10)(0)(7))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 24 (_entity .  RippleScaler)
		(_generic
			((BITS) (_constant \26\))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 29 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (upAck))
			((clock) (debouncingClock))
			((wasPressed) (upReq))
		)
	)
	(_model . FourBitCounterWithLoad 4 -1)

)
I 000046 55 1806          1330549820838 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330549820712 2012.02.29 13:10:20)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330549820712)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation UpDownCounter 0 0 (_entity .  UpDownCounter)
	)
	(_model . $root 1 -1)

)
I 000050 55 2368          1330549820842 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330549820712 2012.02.29 13:10:20)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330549820712)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3173          1330549820846 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330549820712 2012.02.29 13:10:20)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330549820712)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330549820850 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330549820712 2012.02.29 13:10:20)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330549820712)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330549820854 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330549820712 2012.02.29 13:10:20)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330549820712)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330549820858 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330549820712 2012.02.29 13:10:20)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330549820712)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 3804          1330549820862 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330549820712 2012.02.29 13:10:20)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330549820712)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 18 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal fourBitCounter ~[3:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 22 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#19_0 (_architecture 0 0 19 (_process (_alias ((counter)(fourBitCounter)))(_simple)
				(_target(6))
				(_sensitivity(7))
			)))
			(#ASSIGN#21_1 (_architecture 1 0 21 (_process (_simple)
				(_target(9))
			)))
			(#ALWAYS#36_2 (_architecture 2 0 36 (_process 
				(_target(7))
				(_read(10)(0)(7))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 24 (_entity .  RippleScaler)
		(_generic
			((BITS) (_constant \20\))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 29 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (upAck))
			((clock) (debouncingClock))
			((wasPressed) (upReq))
		)
	)
	(_model . FourBitCounterWithLoad 4 -1)

)
I 000046 55 1741          1330550101658 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330550100767 2012.02.29 13:15:00)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330550100767)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_model . $root 1 -1)

)
I 000050 55 2368          1330550101662 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330550100767 2012.02.29 13:15:00)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330550100767)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3173          1330550101672 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330550100767 2012.02.29 13:15:00)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330550100767)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330550101676 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330550100767 2012.02.29 13:15:00)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330550100767)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330550101680 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330550100767 2012.02.29 13:15:00)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330550100767)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330550101688 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330550100767 2012.02.29 13:15:00)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330550100767)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 4401          1330550101692 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330550100767 2012.02.29 13:15:00)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330550100767)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 18 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal fourBitCounter ~[3:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 22 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 23 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 24 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#19_0 (_architecture 0 0 19 (_process (_alias ((counter)(fourBitCounter)))(_simple)
				(_target(6))
				(_sensitivity(7))
			)))
			(#ASSIGN#21_1 (_architecture 1 0 21 (_process (_simple)
				(_target(9))
			)))
			(#ASSIGN#23_2 (_architecture 2 0 23 (_process (_simple)
				(_target(11))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 26 (_entity .  RippleScaler)
		(_generic
			((BITS) (_constant \20\))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 31 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (upAck))
			((clock) (debouncingClock))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 38 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (downButton))
			((ackPress) (downAck))
			((clock) (debouncingClock))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 54 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (loadButton))
			((reset) (resetButton))
			((data) (switches))
			((clock) (debouncingClock))
			((upAck) (upAck))
			((downAck) (downAck))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 4 -1)

)
I 000046 55 1741          1330550150552 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330550150426 2012.02.29 13:15:50)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330550150426)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_model . $root 1 -1)

)
I 000050 55 2368          1330550150562 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330550150426 2012.02.29 13:15:50)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330550150426)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3173          1330550150566 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330550150426 2012.02.29 13:15:50)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330550150426)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330550150570 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330550150426 2012.02.29 13:15:50)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330550150426)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330550150574 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330550150426 2012.02.29 13:15:50)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330550150426)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330550150578 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330550150426 2012.02.29 13:15:50)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330550150426)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 4399          1330550150582 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330550150426 2012.02.29 13:15:50)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330550150426)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 18 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal fourBitCounter ~[3:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 22 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 23 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 24 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#19_0 (_architecture 0 0 19 (_process (_alias ((counter)(fourBitCounter)))(_simple)
				(_target(6))
				(_sensitivity(7))
			)))
			(#ASSIGN#21_1 (_architecture 1 0 21 (_process (_simple)
				(_target(9))
			)))
			(#ASSIGN#23_2 (_architecture 2 0 23 (_process (_simple)
				(_target(11))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 26 (_entity .  RippleScaler)
		(_generic
			((BITS) (_constant \20\))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 31 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (upAck))
			((clock) (debouncingClock))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 38 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (downButton))
			((ackPress) (downAck))
			((clock) (debouncingClock))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 54 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (loadButton))
			((reset) (resetButton))
			((data) (switches))
			((clock) (debouncingClock))
			((upAck) (_open))
			((downAck) (_open))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 4 -1)

)
I 000046 55 1741          1330550205474 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330550205364 2012.02.29 13:16:45)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330550205364)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_model . $root 1 -1)

)
I 000050 55 2368          1330550205478 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330550205364 2012.02.29 13:16:45)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330550205364)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3173          1330550205482 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330550205364 2012.02.29 13:16:45)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330550205364)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330550205486 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330550205364 2012.02.29 13:16:45)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330550205364)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330550205490 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330550205364 2012.02.29 13:16:45)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330550205364)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330550205494 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330550205364 2012.02.29 13:16:45)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330550205364)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 4085          1330550205498 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330550205364 2012.02.29 13:16:45)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330550205364)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 22 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 23 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 24 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#21_0 (_architecture 0 0 21 (_process (_simple)
				(_target(8))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(10))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 26 (_entity .  RippleScaler)
		(_generic
			((BITS) (_constant \20\))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 31 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (upAck))
			((clock) (debouncingClock))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 38 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (downButton))
			((ackPress) (downAck))
			((clock) (debouncingClock))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 54 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (loadButton))
			((reset) (resetButton))
			((data) (switches))
			((clock) (debouncingClock))
			((upAck) (_open))
			((downAck) (_open))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 3 -1)

)
I 000046 55 1741          1330550360864 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330550360582 2012.02.29 13:19:20)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330550360582)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_model . $root 1 -1)

)
I 000050 55 2368          1330550360868 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330550360582 2012.02.29 13:19:20)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330550360582)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3173          1330550360872 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330550360582 2012.02.29 13:19:20)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330550360582)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330550360876 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330550360582 2012.02.29 13:19:20)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330550360582)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330550360880 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330550360582 2012.02.29 13:19:20)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330550360582)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330550360884 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330550360582 2012.02.29 13:19:20)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330550360582)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 3904          1330550360888 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330550360582 2012.02.29 13:19:20)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330550360582)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 17 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 18 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 19 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 23 (_entity .  RippleScaler)
		(_generic
			((BITS) (_constant \20\))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 28 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (upAck))
			((clock) (debouncingClock))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 35 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (downButton))
			((ackPress) (downAck))
			((clock) (debouncingClock))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 42 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (loadButton))
			((reset) (resetButton))
			((data) (switches))
			((clock) (debouncingClock))
			((upAck) (upAck))
			((downAck) (downAck))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 1 -1)

)
I 000046 55 1741          1330550547052 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330550546708 2012.02.29 13:22:26)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330550546708)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_model . $root 1 -1)

)
I 000050 55 2368          1330550547056 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330550546708 2012.02.29 13:22:26)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330550546708)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#11_0 (_architecture 0 0 11 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#13_1 (_architecture 1 0 13 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 3 -1)

)
I 000054 55 3173          1330550547060 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330550546708 2012.02.29 13:22:26)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330550546708)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330550547064 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330550546708 2012.02.29 13:22:26)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330550546708)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330550547068 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330550546708 2012.02.29 13:22:26)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330550546708)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330550547072 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330550546708 2012.02.29 13:22:26)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330550546708)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 4090          1330550547076 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330550546708 2012.02.29 13:22:26)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330550546708)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 17 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 18 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 19 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 23 (_entity .  RippleScaler)
		(_generic
			((BITS) (_constant \20\))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 28 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (\1 \))
			((clock) (debouncingClock))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 35 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (downButton))
			((ackPress) (\2 \))
			((clock) (debouncingClock))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 42 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (loadButton))
			((reset) (resetButton))
			((data) (switches))
			((clock) (debouncingClock))
			((upAck) (upAck))
			((downAck) (downAck))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 1 -1)

)
I 000046 55 1798          1330553869814 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330553869686 2012.02.29 14:17:49)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330553869686)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation FourBitCounterWithLoad 0 0 (_entity .  FourBitCounterWithLoad)
	)
	(_instantiation TFlipFlop 0 0 (_entity .  TFlipFlop)
	)
	(_model . $root 1 -1)

)
I 000050 55 2428          1330553869818 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330553869686 2012.02.29 14:17:49)
	(_source (\./src/tflipflop.v\ VERILOG (\./src/tflipflop.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330553869686)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#11_0 (_architecture 0 0 11 (_process 
				(_target(2))
			)))
			(#ASSIGN#14_1 (_architecture 1 0 14 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#16_2 (_architecture 2 0 16 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 4 -1)

)
I 000046 55 1772          1330555522783 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330555522673 2012.02.29 14:45:22)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330555522673)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation TFlipFlop 0 0 (_entity .  TFlipFlop)
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 2877          1330555522787 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 1 (testbench 0 1 ))
	(_version v38)
	(_time 1330555522673 2012.02.29 14:45:22)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330555522673)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal downButton ~reg 0 3 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 4 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 6 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal systemClock ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 8 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 8 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upButton ~wire 0 10 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Label1 0 10 (_entity .  FourBitCounterWithLoad)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (systemClock))
			((counter) (counter))
		)
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330555537665 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330555537508 2012.02.29 14:45:37)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330555537508)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 2443          1330555537669 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330555537508 2012.02.29 14:45:37)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330555537508)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#11_0 (_architecture 0 0 11 (_process 
				(_target(2))
			)))
			(#ASSIGN#14_1 (_architecture 1 0 14 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#16_2 (_architecture 2 0 16 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 4 -1)

)
I 000054 55 3173          1330555537683 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330555537508 2012.02.29 14:45:37)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330555537508)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330555537687 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330555537508 2012.02.29 14:45:37)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330555537508)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330555537691 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330555537508 2012.02.29 14:45:37)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330555537508)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330555537695 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330555537508 2012.02.29 14:45:37)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330555537508)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 4090          1330555537699 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330555537508 2012.02.29 14:45:37)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330555537508)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 17 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 18 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 19 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 23 (_entity .  RippleScaler)
		(_generic
			((BITS) (_constant \20\))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 28 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (\1 \))
			((clock) (debouncingClock))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 35 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (downButton))
			((ackPress) (\2 \))
			((clock) (debouncingClock))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 42 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (loadButton))
			((reset) (resetButton))
			((data) (switches))
			((clock) (debouncingClock))
			((upAck) (upAck))
			((downAck) (downAck))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 1 -1)

)
I 000046 55 1715          1330555623082 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330555622925 2012.02.29 14:47:02)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330555622925)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 2443          1330555623086 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330555622925 2012.02.29 14:47:02)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330555622925)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#11_0 (_architecture 0 0 11 (_process 
				(_target(2))
			)))
			(#ASSIGN#14_1 (_architecture 1 0 14 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#16_2 (_architecture 2 0 16 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 4 -1)

)
I 000054 55 3173          1330555623090 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330555622925 2012.02.29 14:47:02)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330555622925)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330555623094 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330555622925 2012.02.29 14:47:02)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330555622925)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330555623098 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330555622925 2012.02.29 14:47:02)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330555622925)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330555623102 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330555622925 2012.02.29 14:47:02)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330555622925)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 4090          1330555623106 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330555622925 2012.02.29 14:47:02)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330555622925)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 17 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 18 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 19 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 23 (_entity .  RippleScaler)
		(_generic
			((BITS) (_constant \20\))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 28 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (\1 \))
			((clock) (debouncingClock))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 35 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (downButton))
			((ackPress) (\2 \))
			((clock) (debouncingClock))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 42 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (loadButton))
			((reset) (resetButton))
			((data) (switches))
			((clock) (debouncingClock))
			((upAck) (upAck))
			((downAck) (downAck))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 1 -1)

)
I 000046 55 1715          1330555623761 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330555623661 2012.02.29 14:47:03)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330555623661)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 2877          1330555623765 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 1 (testbench 0 1 ))
	(_version v38)
	(_time 1330555623661 2012.02.29 14:47:03)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330555623661)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal downButton ~reg 0 3 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 4 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 6 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal systemClock ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 8 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 8 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upButton ~wire 0 10 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Label1 0 10 (_entity .  FourBitCounterWithLoad)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (systemClock))
			((counter) (counter))
		)
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330555769505 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330555769334 2012.02.29 14:49:29)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330555769334)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 2877          1330555769509 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 1 (testbench 0 1 ))
	(_version v38)
	(_time 1330555769334 2012.02.29 14:49:29)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330555769334)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal downButton ~reg 0 3 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 4 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 6 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal systemClock ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 8 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 8 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upButton ~wire 0 10 (_architecture (_uni ))) (_net  (_implicit) ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#20_0 (_architecture 0 0 20 (_process 
				(_target(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Label1 0 10 (_entity .  FourBitCounterWithLoad)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (systemClock))
			((counter) (counter))
		)
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330555886485 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330555886375 2012.02.29 14:51:26)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330555886375)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 2865          1330555886489 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 1 (testbench 0 1 ))
	(_version v38)
	(_time 1330555886375 2012.02.29 14:51:26)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330555886375)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal upButton ~reg 0 3 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 4 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 7 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal systemClock ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 9 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 9 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#22_0 (_architecture 0 0 22 (_process 
				(_target(3)(0))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Label1 0 11 (_entity .  FourBitCounterWithLoad)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (systemClock))
			((counter) (counter))
		)
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330555927797 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330555927649 2012.02.29 14:52:07)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330555927649)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 2890          1330555927801 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 3 (testbench 0 3 ))
	(_version v38)
	(_time 1330555927649 2012.02.29 14:52:07)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330555927649)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_signal (_internal upButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 9 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 9 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal systemClock ~reg 0 10 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 11 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#24_0 (_architecture 0 0 24 (_process 
				(_target(3)(0))
			)))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Label1 0 13 (_entity .  FourBitCounterWithLoad)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (systemClock))
			((counter) (counter))
		)
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330556099326 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330556099200 2012.02.29 14:54:59)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330556099200)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 3269          1330556099330 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 3 (testbench 0 3 ))
	(_version v38)
	(_time 1330556099200 2012.02.29 14:54:59)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330556099200)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal HIGH ~vector~0 0 24 \1'b1\ (_entity -1 (_constant \1'b1\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal LOW ~vector~1 0 25 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_signal (_internal upButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 9 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 9 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal systemClock ~reg 0 10 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 11 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#27_0 (_architecture 0 0 27 (_process 
				(_target(0)(1)(2)(3)(4))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Label1 0 13 (_entity .  FourBitCounterWithLoad)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (systemClock))
			((counter) (counter))
		)
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330556157761 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330556157635 2012.02.29 14:55:57)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330556157635)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 3269          1330556157765 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 3 (testbench 0 3 ))
	(_version v38)
	(_time 1330556157635 2012.02.29 14:55:57)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330556157635)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal HIGH ~vector~0 0 24 \1'b1\ (_entity -1 (_constant \1'b1\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal LOW ~vector~1 0 25 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_signal (_internal upButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 9 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 9 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal systemClock ~reg 0 10 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 11 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#27_0 (_architecture 0 0 27 (_process 
				(_target(0)(1)(2)(3)(4))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Label1 0 13 (_entity .  FourBitCounterWithLoad)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (systemClock))
			((counter) (counter))
		)
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330556187220 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330556187110 2012.02.29 14:56:27)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330556187110)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 3269          1330556187224 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 3 (testbench 0 3 ))
	(_version v38)
	(_time 1330556187110 2012.02.29 14:56:27)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330556187110)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal HIGH ~vector~0 0 24 \1'b1\ (_entity -1 (_constant \1'b1\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal LOW ~vector~1 0 25 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_signal (_internal upButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 9 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 9 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal systemClock ~reg 0 10 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 11 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#27_0 (_architecture 0 0 27 (_process 
				(_target(0)(1)(2)(3)(4))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Label1 0 13 (_entity .  FourBitCounterWithLoad)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (systemClock))
			((counter) (counter))
		)
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330556220557 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330556220447 2012.02.29 14:57:00)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330556220447)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 3269          1330556220561 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 3 (testbench 0 3 ))
	(_version v38)
	(_time 1330556220447 2012.02.29 14:57:00)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330556220447)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal HIGH ~vector~0 0 24 \1'b1\ (_entity -1 (_constant \1'b1\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal LOW ~vector~1 0 25 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_signal (_internal upButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 9 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 9 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal systemClock ~reg 0 10 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 11 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#27_0 (_architecture 0 0 27 (_process 
				(_target(0)(1)(2)(3)(4))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation Label1 0 13 (_entity .  FourBitCounterWithLoad)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (systemClock))
			((counter) (counter))
		)
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330557371132 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330557370913 2012.02.29 15:16:10)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330557370913)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 2443          1330557371136 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330557370913 2012.02.29 15:16:10)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330557370913)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#11_0 (_architecture 0 0 11 (_process 
				(_target(2))
			)))
			(#ASSIGN#14_1 (_architecture 1 0 14 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#16_2 (_architecture 2 0 16 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 4 -1)

)
I 000054 55 3173          1330557371140 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330557370913 2012.02.29 15:16:10)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330557370913)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330557371144 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330557370913 2012.02.29 15:16:10)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330557370913)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330557371148 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330557370913 2012.02.29 15:16:10)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330557370913)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330557371152 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330557370913 2012.02.29 15:16:10)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330557370913)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 4316          1330557371156 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330557370913 2012.02.29 15:16:10)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330557370913)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_type (_internal ~vector~0 0 7 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal CLOCK_SCALER_BITS ~vector~0 0 7 \20\ (_entity -1 (_code  1))))
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 17 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 18 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 19 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 23 (_entity .  RippleScaler)
		(_generic
			((BITS) (_code  2))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 28 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (\1 \))
			((clock) (debouncingClock))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 35 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (downButton))
			((ackPress) (\2 \))
			((clock) (debouncingClock))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 42 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (loadButton))
			((reset) (resetButton))
			((data) (switches))
			((clock) (debouncingClock))
			((upAck) (upAck))
			((downAck) (downAck))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 3 -1)

)
I 000046 55 1715          1330557375906 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330557375811 2012.02.29 15:16:15)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330557375811)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 3347          1330557375910 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 3 (testbench 0 3 ))
	(_version v38)
	(_time 1330557375811 2012.02.29 15:16:15)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330557375811)
		(_use )
	)
	(_timescale 1us 1ns)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal HIGH ~vector~0 0 24 \1'b1\ (_entity -1 (_constant \1'b1\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal LOW ~vector~1 0 25 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_signal (_internal upButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 9 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 9 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal systemClock ~reg 0 10 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 11 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#27_0 (_architecture 0 0 27 (_process 
				(_target(0)(1)(2)(3)(4))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0sut 0 13 (_entity .  FourBitCounterWithLoad)
		(_generic
			((CLOCK_SCALER_BITS) (_constant \2\))
		)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (systemClock))
			((counter) (counter))
		)
		(_delay (2.000000))
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330557518799 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330557518689 2012.02.29 15:18:38)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330557518689)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 3347          1330557518803 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 3 (testbench 0 3 ))
	(_version v38)
	(_time 1330557518689 2012.02.29 15:18:38)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330557518689)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal HIGH ~vector~0 0 24 \1'b1\ (_entity -1 (_constant \1'b1\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal LOW ~vector~1 0 25 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_signal (_internal upButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 9 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 9 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal systemClock ~reg 0 10 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 11 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#27_0 (_architecture 0 0 27 (_process 
				(_target(0)(1)(2)(3)(4))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0sut 0 13 (_entity .  FourBitCounterWithLoad)
		(_generic
			((CLOCK_SCALER_BITS) (_constant \2\))
		)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (systemClock))
			((counter) (counter))
		)
		(_delay (2.000000))
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330557762053 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330557761911 2012.02.29 15:22:41)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330557761911)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 3343          1330557762057 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 3 (testbench 0 3 ))
	(_version v38)
	(_time 1330557761911 2012.02.29 15:22:41)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330557761911)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal HIGH ~vector~0 0 24 \1'b1\ (_entity -1 (_constant \1'b1\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal LOW ~vector~1 0 25 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_signal (_internal upButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 9 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 9 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal testClock ~reg 0 10 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 11 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#27_0 (_architecture 0 0 27 (_process 
				(_target(0)(1)(2)(3)(4))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0sut 0 13 (_entity .  FourBitCounterWithLoad)
		(_generic
			((CLOCK_SCALER_BITS) (_constant \2\))
		)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (testClock))
			((counter) (counter))
		)
		(_delay (2.000000))
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330562280816 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330562280705 2012.02.29 16:38:00)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330562280705)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 3343          1330562280820 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 3 (testbench 0 3 ))
	(_version v38)
	(_time 1330562280705 2012.02.29 16:38:00)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330562280705)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal HIGH ~vector~0 0 24 \1'b1\ (_entity -1 (_constant \1'b1\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal LOW ~vector~1 0 25 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_signal (_internal upButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 9 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 9 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal testClock ~reg 0 10 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 11 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#27_0 (_architecture 0 0 27 (_process 
				(_target(0)(1)(2)(3)(4))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0sut 0 13 (_entity .  FourBitCounterWithLoad)
		(_generic
			((CLOCK_SCALER_BITS) (_constant \2\))
		)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (testClock))
			((counter) (counter))
		)
		(_delay (2.000000))
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330562408938 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330562408141 2012.02.29 16:40:08)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330562408141)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 2443          1330562408942 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330562408141 2012.02.29 16:40:08)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330562408141)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#11_0 (_architecture 0 0 11 (_process 
				(_target(2))
			)))
			(#ASSIGN#14_1 (_architecture 1 0 14 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#16_2 (_architecture 2 0 16 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 4 -1)

)
I 000054 55 3173          1330562408946 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330562408141 2012.02.29 16:40:08)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330562408141)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330562408950 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330562408141 2012.02.29 16:40:08)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330562408141)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330562408954 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330562408141 2012.02.29 16:40:08)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330562408141)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330562408958 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330562408141 2012.02.29 16:40:08)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330562408141)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 4222          1330562408962 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330562408141 2012.02.29 16:40:08)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330562408141)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_type (_internal ~vector~0 0 7 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal CLOCK_SCALER_BITS ~vector~0 0 7 \20\ (_entity -1 (_code  1))))
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 17 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 18 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 19 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 23 (_entity .  RippleScaler)
		(_generic
			((BITS) (_code  2))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 28 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (upAck))
			((clock) (debouncingClock))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 35 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (downButton))
			((ackPress) (\1 \))
			((clock) (debouncingClock))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 42 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (loadButton))
			((reset) (resetButton))
			((data) (switches))
			((clock) (debouncingClock))
			((upAck) (upAck))
			((downAck) (downAck))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 3 -1)

)
I 000046 55 1715          1330562486910 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330562486769 2012.02.29 16:41:26)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330562486769)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 3343          1330562486914 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 3 (testbench 0 3 ))
	(_version v38)
	(_time 1330562486769 2012.02.29 16:41:26)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330562486769)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal HIGH ~vector~0 0 24 \1'b1\ (_entity -1 (_constant \1'b1\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal LOW ~vector~1 0 25 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_signal (_internal upButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 9 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 9 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal testClock ~reg 0 10 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 11 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#27_0 (_architecture 0 0 27 (_process 
				(_target(0)(1)(2)(3)(4))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0sut 0 13 (_entity .  FourBitCounterWithLoad)
		(_generic
			((CLOCK_SCALER_BITS) (_constant \2\))
		)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (testClock))
			((counter) (counter))
		)
		(_delay (2.000000))
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330562562980 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330562562885 2012.02.29 16:42:42)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330562562885)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 3343          1330562562984 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 3 (testbench 0 3 ))
	(_version v38)
	(_time 1330562562885 2012.02.29 16:42:42)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330562562885)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal HIGH ~vector~0 0 24 \1'b1\ (_entity -1 (_constant \1'b1\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal LOW ~vector~1 0 25 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_signal (_internal upButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 9 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 9 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal testClock ~reg 0 10 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 11 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#27_0 (_architecture 0 0 27 (_process 
				(_target(0)(1)(2)(3)(4))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0sut 0 13 (_entity .  FourBitCounterWithLoad)
		(_generic
			((CLOCK_SCALER_BITS) (_constant \2\))
		)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (testClock))
			((counter) (counter))
		)
		(_delay (2.000000))
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330562622874 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330562622749 2012.02.29 16:43:42)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330562622749)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 3343          1330562622878 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 3 (testbench 0 3 ))
	(_version v38)
	(_time 1330562622749 2012.02.29 16:43:42)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330562622749)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal HIGH ~vector~0 0 24 \1'b1\ (_entity -1 (_constant \1'b1\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal LOW ~vector~1 0 25 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_signal (_internal upButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 9 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 9 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal testClock ~reg 0 10 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 11 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#27_0 (_architecture 0 0 27 (_process 
				(_target(0)(1)(2)(3)(4))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0sut 0 13 (_entity .  FourBitCounterWithLoad)
		(_generic
			((CLOCK_SCALER_BITS) (_constant \2\))
		)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (testClock))
			((counter) (counter))
		)
		(_delay (2.000000))
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330562862041 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330562861759 2012.02.29 16:47:41)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330562861759)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 3343          1330562862045 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 3 (testbench 0 3 ))
	(_version v38)
	(_time 1330562861759 2012.02.29 16:47:41)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330562861759)
		(_use )
	)
	(_timescale 1ms 1us)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal HIGH ~vector~0 0 24 \1'b1\ (_entity -1 (_constant \1'b1\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal LOW ~vector~1 0 25 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_signal (_internal upButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 9 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 9 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal testClock ~reg 0 10 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 11 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#27_0 (_architecture 0 0 27 (_process 
				(_target(0)(1)(2)(3)(4))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0sut 0 13 (_entity .  FourBitCounterWithLoad)
		(_generic
			((CLOCK_SCALER_BITS) (_constant \2\))
		)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (testClock))
			((counter) (counter))
		)
		(_delay (2.000000))
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330562943376 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330562943251 2012.02.29 16:49:03)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330562943251)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 3343          1330562943380 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 3 (testbench 0 3 ))
	(_version v38)
	(_time 1330562943251 2012.02.29 16:49:03)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330562943251)
		(_use )
	)
	(_timescale 1ms 1us)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal HIGH ~vector~0 0 24 \1'b1\ (_entity -1 (_constant \1'b1\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal LOW ~vector~1 0 25 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_signal (_internal upButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 9 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 9 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal testClock ~reg 0 10 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 11 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#27_0 (_architecture 0 0 27 (_process 
				(_target(0)(1)(2)(3)(4))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0sut 0 13 (_entity .  FourBitCounterWithLoad)
		(_generic
			((CLOCK_SCALER_BITS) (_constant \4\))
		)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (testClock))
			((counter) (counter))
		)
		(_delay (4.000000))
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330563012191 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330563012050 2012.02.29 16:50:12)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330563012050)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 2443          1330563012195 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330563012050 2012.02.29 16:50:12)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330563012050)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#11_0 (_architecture 0 0 11 (_process 
				(_target(2))
			)))
			(#ASSIGN#14_1 (_architecture 1 0 14 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#16_2 (_architecture 2 0 16 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 4 -1)

)
I 000054 55 3173          1330563012207 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330563012050 2012.02.29 16:50:12)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330563012050)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330563012211 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330563012050 2012.02.29 16:50:12)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330563012050)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330563012215 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330563012050 2012.02.29 16:50:12)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330563012050)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330563012219 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330563012050 2012.02.29 16:50:12)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330563012050)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 4222          1330563012223 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330563012050 2012.02.29 16:50:12)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330563012050)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_type (_internal ~vector~0 0 7 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal CLOCK_SCALER_BITS ~vector~0 0 7 \20\ (_entity -1 (_code  1))))
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 17 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 18 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 19 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 23 (_entity .  RippleScaler)
		(_generic
			((BITS) (_code  2))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 28 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (upAck))
			((clock) (debouncingClock))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 35 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (downButton))
			((ackPress) (\1 \))
			((clock) (debouncingClock))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 42 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (loadButton))
			((reset) (resetButton))
			((data) (switches))
			((clock) (debouncingClock))
			((upAck) (upAck))
			((downAck) (downAck))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 3 -1)

)
I 000050 55 3347          1330563012227 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 3 (testbench 0 3 ))
	(_version v38)
	(_time 1330563012050 2012.02.29 16:50:12)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330563012050)
		(_use )
	)
	(_timescale 1ms 1us)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_type (_internal ~vector~0 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal HIGH ~vector~0 0 24 \1'b1\ (_entity -1 (_constant \1'b1\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal LOW ~vector~1 0 25 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_signal (_internal upButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 9 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 9 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal testClock ~reg 0 10 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 11 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#27_0 (_architecture 0 0 27 (_process 
				(_target(0)(1)(2)(3)(4))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0sut 0 13 (_entity .  FourBitCounterWithLoad)
		(_generic
			((CLOCK_SCALER_BITS) (_constant \4\))
		)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (testClock))
			((counter) (counter))
		)
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330563055522 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330563055381 2012.02.29 16:50:55)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330563055381)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 2443          1330563055526 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330563055381 2012.02.29 16:50:55)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330563055381)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#11_0 (_architecture 0 0 11 (_process 
				(_target(2))
			)))
			(#ASSIGN#14_1 (_architecture 1 0 14 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#16_2 (_architecture 2 0 16 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 4 -1)

)
I 000054 55 3173          1330563055530 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330563055381 2012.02.29 16:50:55)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330563055381)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330563055534 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330563055381 2012.02.29 16:50:55)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330563055381)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330563055538 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330563055381 2012.02.29 16:50:55)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330563055381)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330563055542 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330563055381 2012.02.29 16:50:55)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330563055381)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 4222          1330563055546 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330563055381 2012.02.29 16:50:55)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330563055381)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_type (_internal ~vector~0 0 7 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal CLOCK_SCALER_BITS ~vector~0 0 7 \20\ (_entity -1 (_code  1))))
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 17 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 18 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 19 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 23 (_entity .  RippleScaler)
		(_generic
			((BITS) (_code  2))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 28 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (upAck))
			((clock) (debouncingClock))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 35 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (downButton))
			((ackPress) (\1 \))
			((clock) (debouncingClock))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 42 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (loadButton))
			((reset) (resetButton))
			((data) (switches))
			((clock) (debouncingClock))
			((upAck) (upAck))
			((downAck) (downAck))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 3 -1)

)
I 000050 55 3347          1330563055550 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 3 (testbench 0 3 ))
	(_version v38)
	(_time 1330563055381 2012.02.29 16:50:55)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330563055381)
		(_use )
	)
	(_timescale 1ms 1us)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_type (_internal ~vector~0 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal HIGH ~vector~0 0 24 \1'b1\ (_entity -1 (_constant \1'b1\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal LOW ~vector~1 0 25 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_signal (_internal upButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 9 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 9 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal testClock ~reg 0 10 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 11 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#27_0 (_architecture 0 0 27 (_process 
				(_target(0)(1)(2)(3)(4))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0sut 0 13 (_entity .  FourBitCounterWithLoad)
		(_generic
			((CLOCK_SCALER_BITS) (_constant \4\))
		)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (testClock))
			((counter) (counter))
		)
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330563352630 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330563352504 2012.02.29 16:55:52)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330563352504)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 3343          1330563352634 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 3 (testbench 0 3 ))
	(_version v38)
	(_time 1330563352504 2012.02.29 16:55:52)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330563352504)
		(_use )
	)
	(_timescale 1ms 1us)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal HIGH ~vector~0 0 24 \1'b1\ (_entity -1 (_constant \1'b1\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal LOW ~vector~1 0 25 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_signal (_internal upButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 9 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 9 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal testClock ~reg 0 10 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 11 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#27_0 (_architecture 0 0 27 (_process 
				(_target(0)(1)(2)(3)(4))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0sut 0 13 (_entity .  FourBitCounterWithLoad)
		(_generic
			((CLOCK_SCALER_BITS) (_constant \2\))
		)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (testClock))
			((counter) (counter))
		)
		(_delay (2.000000))
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330563704006 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330563703019 2012.02.29 17:01:43)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330563703019)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 2443          1330563704010 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330563703019 2012.02.29 17:01:43)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330563703019)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#11_0 (_architecture 0 0 11 (_process 
				(_target(2))
			)))
			(#ASSIGN#14_1 (_architecture 1 0 14 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#16_2 (_architecture 2 0 16 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 4 -1)

)
I 000054 55 3173          1330563704014 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330563703019 2012.02.29 17:01:43)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330563703019)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330563704018 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330563703019 2012.02.29 17:01:43)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330563703019)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330563704022 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330563703019 2012.02.29 17:01:43)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330563703019)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330563704026 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330563703019 2012.02.29 17:01:43)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330563703019)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 4222          1330563704030 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330563703019 2012.02.29 17:01:43)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330563703019)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_type (_internal ~vector~0 0 7 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal CLOCK_SCALER_BITS ~vector~0 0 7 \20\ (_entity -1 (_code  1))))
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 17 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 18 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 19 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 23 (_entity .  RippleScaler)
		(_generic
			((BITS) (_code  2))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 28 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (upAck))
			((clock) (debouncingClock))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 35 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (downButton))
			((ackPress) (\1 \))
			((clock) (debouncingClock))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 42 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (loadButton))
			((reset) (resetButton))
			((data) (switches))
			((clock) (debouncingClock))
			((upAck) (upAck))
			((downAck) (downAck))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 3 -1)

)
I 000050 55 3347          1330563704034 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 3 (testbench 0 3 ))
	(_version v38)
	(_time 1330563703019 2012.02.29 17:01:43)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330563703019)
		(_use )
	)
	(_timescale 1ms 1us)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_type (_internal ~vector~0 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal HIGH ~vector~0 0 24 \1'b1\ (_entity -1 (_constant \1'b1\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal LOW ~vector~1 0 25 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_signal (_internal upButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 9 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 9 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal testClock ~reg 0 10 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 11 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#27_0 (_architecture 0 0 27 (_process 
				(_target(0)(1)(2)(3)(4))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0sut 0 13 (_entity .  FourBitCounterWithLoad)
		(_generic
			((CLOCK_SCALER_BITS) (_constant \2\))
		)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (testClock))
			((counter) (counter))
		)
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330563720826 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330563720638 2012.02.29 17:02:00)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330563720638)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 2443          1330563720830 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330563720638 2012.02.29 17:02:00)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330563720638)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#11_0 (_architecture 0 0 11 (_process 
				(_target(2))
			)))
			(#ASSIGN#14_1 (_architecture 1 0 14 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#16_2 (_architecture 2 0 16 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 4 -1)

)
I 000054 55 3173          1330563720834 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330563720638 2012.02.29 17:02:00)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330563720638)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330563720838 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330563720638 2012.02.29 17:02:00)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330563720638)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3652          1330563720842 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330563720638 2012.02.29 17:02:00)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330563720638)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 11 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 11 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 12 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 13 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 14 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 15 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 16 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 18 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 18 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#20_0 (_architecture 0 0 20 (_process 
				(_target(4))
				(_read(2)(4)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#52_1 (_architecture 1 0 52 (_process (_simple)
				(_target(3))
				(_sensitivity(4))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330563720846 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330563720638 2012.02.29 17:02:00)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330563720638)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 4222          1330563720850 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330563720638 2012.02.29 17:02:00)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330563720638)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_type (_internal ~vector~0 0 7 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal CLOCK_SCALER_BITS ~vector~0 0 7 \20\ (_entity -1 (_code  1))))
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 17 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 18 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 19 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 23 (_entity .  RippleScaler)
		(_generic
			((BITS) (_code  2))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 28 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (upAck))
			((clock) (debouncingClock))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 35 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (downButton))
			((ackPress) (\1 \))
			((clock) (debouncingClock))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 42 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (loadButton))
			((reset) (resetButton))
			((data) (switches))
			((clock) (debouncingClock))
			((upAck) (upAck))
			((downAck) (downAck))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 3 -1)

)
I 000050 55 3347          1330563720854 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 3 (testbench 0 3 ))
	(_version v38)
	(_time 1330563720638 2012.02.29 17:02:00)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330563720638)
		(_use )
	)
	(_timescale 1ms 1us)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_type (_internal ~vector~0 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal HIGH ~vector~0 0 24 \1'b1\ (_entity -1 (_constant \1'b1\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal LOW ~vector~1 0 25 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_signal (_internal upButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 9 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 9 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal testClock ~reg 0 10 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 11 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#27_0 (_architecture 0 0 27 (_process 
				(_target(0)(1)(2)(3)(4))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0sut 0 13 (_entity .  FourBitCounterWithLoad)
		(_generic
			((CLOCK_SCALER_BITS) (_constant \2\))
		)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (testClock))
			((counter) (counter))
		)
	)
	(_model . testbench 2 -1)

)
I 000046 55 1792          1330565206290 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330565206180 2012.02.29 17:26:46)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330565206180)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_instantiation ButtonPressDetector 0 0 (_entity .  ButtonPressDetector)
	)
	(_model . $root 1 -1)

)
I 000060 55 3763          1330565206294 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330565206180 2012.02.29 17:26:46)
	(_source (\./src/buttonpressdetector.v\ VERILOG (\./src/buttonpressdetector.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330565206180)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 12 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 13 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 14 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 15 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 16 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 17 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 9 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 19 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#21_0 (_architecture 0 0 21 (_process 
				(_target(5))
				(_read(3)(2)(5)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#57_1 (_architecture 1 0 57 (_process (_simple)
				(_target(4))
				(_sensitivity(5))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000046 55 1715          1330565217980 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330565217855 2012.02.29 17:26:57)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330565217855)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 2443          1330565217984 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330565217855 2012.02.29 17:26:57)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330565217855)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#11_0 (_architecture 0 0 11 (_process 
				(_target(2))
			)))
			(#ASSIGN#14_1 (_architecture 1 0 14 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#16_2 (_architecture 2 0 16 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 4 -1)

)
I 000054 55 3173          1330565217988 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330565217855 2012.02.29 17:26:57)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330565217855)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330565217992 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330565217855 2012.02.29 17:26:57)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330565217855)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3768          1330565217996 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330565217855 2012.02.29 17:26:57)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330565217855)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 12 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 13 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 14 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 15 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 16 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 17 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 9 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 19 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#21_0 (_architecture 0 0 21 (_process 
				(_target(5))
				(_read(3)(2)(5)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#57_1 (_architecture 1 0 57 (_process (_simple)
				(_target(4))
				(_sensitivity(5))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330565218000 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330565217855 2012.02.29 17:26:57)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330565217855)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 4276          1330565218004 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330565217855 2012.02.29 17:26:57)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330565217855)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_type (_internal ~vector~0 0 7 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal CLOCK_SCALER_BITS ~vector~0 0 7 \20\ (_entity -1 (_code  1))))
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 17 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 18 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 19 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 23 (_entity .  RippleScaler)
		(_generic
			((BITS) (_code  2))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 28 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (upAck))
			((clock) (debouncingClock))
			((reset) (resetButton))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 36 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (downButton))
			((ackPress) (\1 \))
			((clock) (debouncingClock))
			((reset) (resetButton))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 44 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (loadButton))
			((reset) (resetButton))
			((data) (switches))
			((clock) (debouncingClock))
			((upAck) (upAck))
			((downAck) (downAck))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 3 -1)

)
I 000046 55 1715          1330565411060 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330565409952 2012.02.29 17:30:09)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330565409952)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 2443          1330565411064 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330565409952 2012.02.29 17:30:09)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330565409952)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#11_0 (_architecture 0 0 11 (_process 
				(_target(2))
			)))
			(#ASSIGN#14_1 (_architecture 1 0 14 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#16_2 (_architecture 2 0 16 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 4 -1)

)
I 000054 55 3173          1330565411068 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330565409952 2012.02.29 17:30:09)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330565409952)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
I 000053 55 2602          1330565411072 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330565409952 2012.02.29 17:30:09)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330565409952)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
I 000060 55 3768          1330565411076 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330565409952 2012.02.29 17:30:09)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330565409952)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 12 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 13 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 14 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 15 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 16 \3'b110\ (_entity -1 (_constant \3'b110\))))
		(_type (_internal ~vector~5 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 17 \3'b111\ (_entity -1 (_constant \3'b111\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 9 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 19 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#21_0 (_architecture 0 0 21 (_process 
				(_target(5))
				(_read(3)(2)(5)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#57_1 (_architecture 1 0 57 (_process (_simple)
				(_target(4))
				(_sensitivity(5))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000054 55 4046          1330565411080 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330565409952 2012.02.29 17:30:09)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330565409952)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
I 000063 55 4184          1330565411084 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330565409952 2012.02.29 17:30:09)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330565409952)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_type (_internal ~vector~0 0 7 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal CLOCK_SCALER_BITS ~vector~0 0 7 \20\ (_entity -1 (_code  1))))
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 17 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 18 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 19 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rs 0 23 (_entity .  RippleScaler)
		(_generic
			((BITS) (_code  2))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 28 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (upAck))
			((clock) (debouncingClock))
			((reset) (resetButton))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 36 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (downButton))
			((ackPress) (downAck))
			((clock) (debouncingClock))
			((reset) (resetButton))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 44 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (loadButton))
			((reset) (resetButton))
			((data) (switches))
			((clock) (debouncingClock))
			((upAck) (upAck))
			((downAck) (downAck))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 3 -1)

)
I 000046 55 1715          1330565417532 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330565417412 2012.02.29 17:30:17)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330565417412)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
I 000050 55 3343          1330565417536 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 3 (testbench 0 3 ))
	(_version v38)
	(_time 1330565417412 2012.02.29 17:30:17)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330565417412)
		(_use )
	)
	(_timescale 1ms 1us)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal HIGH ~vector~0 0 24 \1'b1\ (_entity -1 (_constant \1'b1\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal LOW ~vector~1 0 25 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_signal (_internal upButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 9 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 9 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal testClock ~reg 0 10 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 11 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#27_0 (_architecture 0 0 27 (_process 
				(_target(0)(1)(2)(3)(4))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0sut 0 13 (_entity .  FourBitCounterWithLoad)
		(_generic
			((CLOCK_SCALER_BITS) (_constant \2\))
		)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (testClock))
			((counter) (counter))
		)
		(_delay (2.000000))
	)
	(_model . testbench 2 -1)

)
I 000046 55 1715          1330565429590 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330565429481 2012.02.29 17:30:29)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330565429481)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
V 000050 55 3343          1330565429594 testbench
(_unit VERILOG 6.743.6.418 (testbench 0 3 (testbench 0 3 ))
	(_version v38)
	(_time 1330565429481 2012.02.29 17:30:29)
	(_source (\./src/testbench.v\ VERILOG (\./src/testbench.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330565429481)
		(_use )
	)
	(_timescale 1ms 1us)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 24 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal HIGH ~vector~0 0 24 \1'b1\ (_entity -1 (_constant \1'b1\))))
		(_type (_internal ~vector~1 0 25 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal LOW ~vector~1 0 25 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_signal (_internal upButton ~reg 0 5 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal downButton ~reg 0 6 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal loadButton ~reg 0 7 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal resetButton ~reg 0 8 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]reg~ 0 9 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal switches ~[3:0]reg~ 0 9 (_architecture (_uni ))) (_reg ) (_flags1))
		(_signal (_internal testClock ~reg 0 10 (_architecture (_uni ))) (_reg ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 11 (_array ~wire ((_downto (i 3) (i 0))))))
		(_signal (_internal counter ~[3:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#27_0 (_architecture 0 0 27 (_process 
				(_target(0)(1)(2)(3)(4))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0sut 0 13 (_entity .  FourBitCounterWithLoad)
		(_generic
			((CLOCK_SCALER_BITS) (_constant \2\))
		)
		(_port
			((upButton) (upButton))
			((downButton) (downButton))
			((loadButton) (loadButton))
			((resetButton) (resetButton))
			((switches) (switches))
			((systemClock) (testClock))
			((counter) (counter))
		)
		(_delay (2.000000))
	)
	(_model . testbench 2 -1)

)
I 000046 55 1792          1330565484362 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330565484268 2012.02.29 17:31:24)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330565484268)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_instantiation ButtonPressDetector 0 0 (_entity .  ButtonPressDetector)
	)
	(_model . $root 1 -1)

)
I 000060 55 3763          1330565484366 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330565484268 2012.02.29 17:31:24)
	(_source (\./src/buttonpressdetector.v\ VERILOG (\./src/buttonpressdetector.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330565484268)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~0 0 12 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~1 0 13 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~2 0 14 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~3 0 15 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~4 0 16 \3'b100\ (_entity -1 (_constant \3'b100\))))
		(_type (_internal ~vector~5 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~5 0 17 \3'b101\ (_entity -1 (_constant \3'b101\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 9 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 19 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#21_0 (_architecture 0 0 21 (_process 
				(_target(5))
				(_read(3)(2)(5)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#57_1 (_architecture 1 0 57 (_process (_simple)
				(_target(4))
				(_sensitivity(5))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
I 000046 55 1792          1330565548370 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330565548260 2012.02.29 17:32:28)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330565548260)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_instantiation ButtonPressDetector 0 0 (_entity .  ButtonPressDetector)
	)
	(_model . $root 1 -1)

)
I 000060 55 3763          1330565548374 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330565548260 2012.02.29 17:32:28)
	(_source (\./src/buttonpressdetector.v\ VERILOG (\./src/buttonpressdetector.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330565548260)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~0 0 12 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~1 0 13 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~2 0 14 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~3 0 15 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~4 0 16 \3'b100\ (_entity -1 (_constant \3'b100\))))
		(_type (_internal ~vector~5 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~5 0 17 \3'b101\ (_entity -1 (_constant \3'b101\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 9 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 19 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#21_0 (_architecture 0 0 21 (_process 
				(_target(5))
				(_read(3)(2)(5)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#57_1 (_architecture 1 0 57 (_process (_simple)
				(_target(4))
				(_sensitivity(5))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
V 000046 55 1715          1330566969646 $root
(_unit VERILOG 6.743.6.418 ($root 0 0 ($root 0 0 ))
	(_version v38)
	(_time 1330566968615 2012.02.29 17:56:08)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330566968615)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation testbench 0 0 (_entity .  testbench)
	)
	(_model . $root 1 -1)

)
V 000050 55 2443          1330566969650 TFlipFlop
(_unit VERILOG 6.743.6.418 (TFlipFlop 0 4 (TFlipFlop 0 4 ))
	(_version v38)
	(_time 1330566968615 2012.02.29 17:56:08)
	(_source (\./src/tflipflop.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330566968615)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_port (_internal clk ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal t ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal q ~reg 0 7 (_architecture (_out ))) (_reg ) (_flags1))
		(_port (_internal nq ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INITIAL#11_0 (_architecture 0 0 11 (_process 
				(_target(2))
			)))
			(#ASSIGN#14_1 (_architecture 1 0 14 (_process (_alias ((nq)(q)))(_simple)
				(_target(3))
				(_sensitivity(2))
			)))
			(#ALWAYS#16_2 (_architecture 2 0 16 (_process 
				(_target(2))
				(_read(0)(1)(2))
				(_need_init)
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . TFlipFlop 4 -1)

)
V 000054 55 3173          1330566969654 RippleCounter
(_unit VERILOG 6.743.6.418 (RippleCounter 0 6 (RippleCounter 0 6 ))
	(_version v38)
	(_time 1330566968615 2012.02.29 17:56:08)
	(_source (\./src/ripplecounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330566968615)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_generate sizeMinusOneFlipFlops 0 20 (_verilogfor  (_code  2) (_code  3) (_code  4))
	  (_object
	  	(_type (_internal ~vector~0 0 18 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
	  	(_generic (_internal i ~vector~0 0 18  \0\ (_entity -1 (_constant \0\)))(_constant))
	  	(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
	  	(_subprogram


	  	)
	  	(_process
	  		(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
	  	)
	  )
	
	
	  (_defparam
	  )
	  (_scope
	  )
	  (_instantiation uitff 0 22 (_entity .  TFlipFlop)
	  	(_port
	  		((clk) (value(_index  5)))
	  		((t) (\2 \))
	  		((q) (value(_index  6)))
	  		((nq) (_open))
	  	)
	  )
	)
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 6 \8\ (_entity -1 (_code  7))))
		(_port (_internal up ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[SIZE-1:0]wire~ 0 8 (_array ~wire ((_range  8)))))
		(_port (_internal value ~[SIZE-1:0]wire~ 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal \1 \ ~reg -1 0 (_internal (_uni ((i 1)) ))) (_reg ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0tff 0 11 (_entity .  TFlipFlop)
		(_port
			((clk) (up))
			((t) (\1 \))
			((q) (value(0)))
			((nq) (_open))
		)
	)
	(_model . RippleCounter 9 -1)

)
V 000053 55 2602          1330566969658 RippleScaler
(_unit VERILOG 6.743.6.418 (RippleScaler 0 6 (RippleScaler 0 6 ))
	(_version v38)
	(_time 1330566968615 2012.02.29 17:56:08)
	(_source (\./src/ripplescaler.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_entity
		(_time 1330566968615)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 0 6 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BITS ~vector~0 0 6 \8\ (_entity -1 (_code  2))))
		(_port (_internal inclock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal outclock ~wire 0 8 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[BITS-1:0]wire~ 0 11 (_array ~wire ((_range  3)))))
		(_signal (_internal counter ~[BITS-1:0]wire~ 0 11 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#18_0 (_architecture 0 0 18 (_process (_simple)
				(_target(1))
				(_sensitivity(2(_index 4)))
			)))
			(#INTERNAL#0_1 (_internal 1 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u1rc 0 13 (_entity .  RippleCounter)
		(_generic
			((SIZE) (_code  5))
		)
		(_port
			((up) (inclock))
			((value) (counter))
		)
	)
	(_model . RippleScaler 7 -1)

)
V 000060 55 3768          1330566969662 ButtonPressDetector
(_unit VERILOG 6.743.6.418 (ButtonPressDetector 0 4 (ButtonPressDetector 0 4 ))
	(_version v38)
	(_time 1330566968615 2012.02.29 17:56:08)
	(_source (\./src/buttonpressdetector.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1330566968615)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 12 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal WAIT_UP ~vector~0 0 12 \3'b000\ (_entity -1 (_constant \3'b0\))))
		(_type (_internal ~vector~1 0 13 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_UP ~vector~1 0 13 \3'b001\ (_entity -1 (_constant \3'b01\))))
		(_type (_internal ~vector~2 0 14 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_1 ~vector~2 0 14 \3'b010\ (_entity -1 (_constant \3'b010\))))
		(_type (_internal ~vector~3 0 15 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_2 ~vector~3 0 15 \3'b011\ (_entity -1 (_constant \3'b011\))))
		(_type (_internal ~vector~4 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DEBOUNCE_3 ~vector~4 0 16 \3'b100\ (_entity -1 (_constant \3'b100\))))
		(_type (_internal ~vector~5 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal BTN_PRESSED ~vector~5 0 17 \3'b101\ (_entity -1 (_constant \3'b101\))))
		(_port (_internal buttonDown ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal ackPress ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal wasPressed ~wire 0 9 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[2:0]reg~ 0 19 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal state ~[2:0]reg~ 0 19 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#21_0 (_architecture 0 0 21 (_process 
				(_target(5))
				(_read(3)(2)(5)(0)(1))
				(_need_init)
			)))
			(#ASSIGN#57_1 (_architecture 1 0 57 (_process (_simple)
				(_target(4))
				(_sensitivity(5))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . ButtonPressDetector 3 -1)

)
V 000054 55 4046          1330566969666 UpDownCounter
(_unit VERILOG 6.743.6.418 (UpDownCounter 0 4 (UpDownCounter 0 4 ))
	(_version v38)
	(_time 1330566968615 2012.02.29 17:56:08)
	(_source (\./src/updowncounter.v\ VERILOG i (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 4))
	(_entity
		(_time 1330566968615)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 4 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SIZE ~vector~0 0 4 \8\ (_entity -1 (_code  4))))
		(_type (_internal ~vector~1 0 16 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal IDLE ~vector~1 0 16 \2'b00\ (_entity -1 (_constant \2'b0\))))
		(_type (_internal ~vector~2 0 17 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal UP_ACK ~vector~2 0 17 \2'b01\ (_entity -1 (_constant \2'b01\))))
		(_type (_internal ~vector~3 0 18 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal DOWN_ACK ~vector~3 0 18 \2'b10\ (_entity -1 (_constant \2'b10\))))
		(_port (_internal up ~wire 0 5 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal down ~wire 0 6 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal load ~wire 0 7 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal reset ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[SIZE-1:0]wire~ 0 9 (_array ~wire ((_range  5)))))
		(_port (_internal data ~[SIZE-1:0]wire~ 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal clock ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_nonbaction) (_noforceassign))
		(_port (_internal upAck ~wire 0 11 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal downAck ~wire 0 12 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_type (_internal ~[SIZE-1:0]reg~ 0 13 (_array ~reg ((_range  6)))))
		(_port (_internal counter ~[SIZE-1:0]reg~ 0 13 (_architecture (_out ))) (_reg ) (_simple) (_flags1))
		(_type (_internal ~[1:0]reg~ 0 20 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal state ~[1:0]reg~ 0 20 (_architecture (_uni ))) (_reg ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#22_0 (_architecture 0 0 22 (_process (_simple)
				(_target(6))
				(_sensitivity(9))
			)))
			(#ASSIGN#23_1 (_architecture 1 0 23 (_process (_simple)
				(_target(7))
				(_sensitivity(9))
			)))
			(#ALWAYS#25_2 (_architecture 2 0 25 (_process 
				(_target(8)(9))
				(_read(3)(5)(2)(4)(9)(0)(8)(1))
				(_need_init)
			)))
			(#INTERNAL#0_3 (_internal 3 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . UpDownCounter 7 -1)

)
V 000063 55 4242          1330566969670 FourBitCounterWithLoad
(_unit VERILOG 6.743.6.418 (FourBitCounterWithLoad 0 7 (FourBitCounterWithLoad 0 7 ))
	(_version v38)
	(_time 1330566968615 2012.02.29 17:56:08)
	(_source (\./src/fourbitcounterwithload.v\ VERILOG (\./src/fourbitcounterwithload.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1330566968615)
		(_use )
	)
	(_parameters    dbg   accs      )
	(_attribute )
	(_default_nettype none )
	(_object
		(_type (_internal ~vector~0 0 7 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal CLOCK_SCALER_BITS ~vector~0 0 7 \20\ (_entity -1 (_code  1))))
		(_port (_internal upButton ~wire 0 8 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal downButton ~wire 0 9 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal loadButton ~wire 0 10 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal resetButton ~wire 0 11 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_type (_internal ~[3:0]wire~ 0 12 (_array ~wire ((_downto (i 3) (i 0))))))
		(_port (_internal switches ~[3:0]wire~ 0 12 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal systemClock ~wire 0 13 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal counter ~[3:0]wire~ 0 14 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_signal (_internal debouncingClock ~wire 0 17 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upAck ~wire 0 18 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal upReq ~wire 0 19 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downAck ~wire 0 20 (_architecture (_uni ))) (_net  ) (_flags1))
		(_signal (_internal downReq ~wire 0 21 (_architecture (_uni ))) (_net  ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#INTERNAL#0_0 (_internal 0 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation dcm_instance 0 23 (_entity .  DCM_SP)
	)
	(_instantiation u1rs 0 25 (_entity .  RippleScaler)
		(_generic
			((BITS) (_code  2))
		)
		(_port
			((inclock) (systemClock))
			((outclock) (debouncingClock))
		)
	)
	(_instantiation u2bpd 0 30 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (upButton))
			((ackPress) (upAck))
			((clock) (debouncingClock))
			((reset) (resetButton))
			((wasPressed) (upReq))
		)
	)
	(_instantiation u3bpd 0 38 (_entity .  ButtonPressDetector)
		(_port
			((buttonDown) (downButton))
			((ackPress) (downAck))
			((clock) (debouncingClock))
			((reset) (resetButton))
			((wasPressed) (downReq))
		)
	)
	(_instantiation u4udc 0 46 (_entity .  UpDownCounter)
		(_generic
			((SIZE) (_constant \4\))
		)
		(_port
			((up) (upReq))
			((down) (downReq))
			((load) (loadButton))
			((reset) (resetButton))
			((data) (switches))
			((clock) (debouncingClock))
			((upAck) (upAck))
			((downAck) (downAck))
			((counter) (counter))
		)
	)
	(_model . FourBitCounterWithLoad 3 -1)

)
