#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1960df0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1960f80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x19522d0 .functor NOT 1, L_0x19bdfb0, C4<0>, C4<0>, C4<0>;
L_0x19bdd90 .functor XOR 2, L_0x19bdc30, L_0x19bdcf0, C4<00>, C4<00>;
L_0x19bdea0 .functor XOR 2, L_0x19bdd90, L_0x19bde00, C4<00>, C4<00>;
v0x19b5830_0 .net *"_ivl_10", 1 0, L_0x19bde00;  1 drivers
v0x19b5930_0 .net *"_ivl_12", 1 0, L_0x19bdea0;  1 drivers
v0x19b5a10_0 .net *"_ivl_2", 1 0, L_0x19b8b50;  1 drivers
v0x19b5ad0_0 .net *"_ivl_4", 1 0, L_0x19bdc30;  1 drivers
v0x19b5bb0_0 .net *"_ivl_6", 1 0, L_0x19bdcf0;  1 drivers
v0x19b5ce0_0 .net *"_ivl_8", 1 0, L_0x19bdd90;  1 drivers
v0x19b5dc0_0 .net "a", 0 0, v0x19b0410_0;  1 drivers
v0x19b5e60_0 .net "b", 0 0, v0x19b04b0_0;  1 drivers
v0x19b5f00_0 .net "c", 0 0, v0x19b0550_0;  1 drivers
v0x19b5fa0_0 .var "clk", 0 0;
v0x19b6040_0 .net "d", 0 0, v0x19b0690_0;  1 drivers
v0x19b60e0_0 .net "out_pos_dut", 0 0, L_0x19bdab0;  1 drivers
v0x19b6180_0 .net "out_pos_ref", 0 0, L_0x19b76b0;  1 drivers
v0x19b6220_0 .net "out_sop_dut", 0 0, L_0x19baa30;  1 drivers
v0x19b62c0_0 .net "out_sop_ref", 0 0, L_0x198abc0;  1 drivers
v0x19b6360_0 .var/2u "stats1", 223 0;
v0x19b6400_0 .var/2u "strobe", 0 0;
v0x19b64a0_0 .net "tb_match", 0 0, L_0x19bdfb0;  1 drivers
v0x19b6570_0 .net "tb_mismatch", 0 0, L_0x19522d0;  1 drivers
v0x19b6610_0 .net "wavedrom_enable", 0 0, v0x19b0960_0;  1 drivers
v0x19b66e0_0 .net "wavedrom_title", 511 0, v0x19b0a00_0;  1 drivers
L_0x19b8b50 .concat [ 1 1 0 0], L_0x19b76b0, L_0x198abc0;
L_0x19bdc30 .concat [ 1 1 0 0], L_0x19b76b0, L_0x198abc0;
L_0x19bdcf0 .concat [ 1 1 0 0], L_0x19bdab0, L_0x19baa30;
L_0x19bde00 .concat [ 1 1 0 0], L_0x19b76b0, L_0x198abc0;
L_0x19bdfb0 .cmp/eeq 2, L_0x19b8b50, L_0x19bdea0;
S_0x1961110 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1960f80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19526b0 .functor AND 1, v0x19b0550_0, v0x19b0690_0, C4<1>, C4<1>;
L_0x1952a90 .functor NOT 1, v0x19b0410_0, C4<0>, C4<0>, C4<0>;
L_0x1952e70 .functor NOT 1, v0x19b04b0_0, C4<0>, C4<0>, C4<0>;
L_0x19530f0 .functor AND 1, L_0x1952a90, L_0x1952e70, C4<1>, C4<1>;
L_0x196b980 .functor AND 1, L_0x19530f0, v0x19b0550_0, C4<1>, C4<1>;
L_0x198abc0 .functor OR 1, L_0x19526b0, L_0x196b980, C4<0>, C4<0>;
L_0x19b6b30 .functor NOT 1, v0x19b04b0_0, C4<0>, C4<0>, C4<0>;
L_0x19b6ba0 .functor OR 1, L_0x19b6b30, v0x19b0690_0, C4<0>, C4<0>;
L_0x19b6cb0 .functor AND 1, v0x19b0550_0, L_0x19b6ba0, C4<1>, C4<1>;
L_0x19b6d70 .functor NOT 1, v0x19b0410_0, C4<0>, C4<0>, C4<0>;
L_0x19b6e40 .functor OR 1, L_0x19b6d70, v0x19b04b0_0, C4<0>, C4<0>;
L_0x19b6eb0 .functor AND 1, L_0x19b6cb0, L_0x19b6e40, C4<1>, C4<1>;
L_0x19b7030 .functor NOT 1, v0x19b04b0_0, C4<0>, C4<0>, C4<0>;
L_0x19b70a0 .functor OR 1, L_0x19b7030, v0x19b0690_0, C4<0>, C4<0>;
L_0x19b6fc0 .functor AND 1, v0x19b0550_0, L_0x19b70a0, C4<1>, C4<1>;
L_0x19b7230 .functor NOT 1, v0x19b0410_0, C4<0>, C4<0>, C4<0>;
L_0x19b7330 .functor OR 1, L_0x19b7230, v0x19b0690_0, C4<0>, C4<0>;
L_0x19b73f0 .functor AND 1, L_0x19b6fc0, L_0x19b7330, C4<1>, C4<1>;
L_0x19b75a0 .functor XNOR 1, L_0x19b6eb0, L_0x19b73f0, C4<0>, C4<0>;
v0x1951c00_0 .net *"_ivl_0", 0 0, L_0x19526b0;  1 drivers
v0x1952000_0 .net *"_ivl_12", 0 0, L_0x19b6b30;  1 drivers
v0x19523e0_0 .net *"_ivl_14", 0 0, L_0x19b6ba0;  1 drivers
v0x19527c0_0 .net *"_ivl_16", 0 0, L_0x19b6cb0;  1 drivers
v0x1952ba0_0 .net *"_ivl_18", 0 0, L_0x19b6d70;  1 drivers
v0x1952f80_0 .net *"_ivl_2", 0 0, L_0x1952a90;  1 drivers
v0x1953200_0 .net *"_ivl_20", 0 0, L_0x19b6e40;  1 drivers
v0x19ae980_0 .net *"_ivl_24", 0 0, L_0x19b7030;  1 drivers
v0x19aea60_0 .net *"_ivl_26", 0 0, L_0x19b70a0;  1 drivers
v0x19aeb40_0 .net *"_ivl_28", 0 0, L_0x19b6fc0;  1 drivers
v0x19aec20_0 .net *"_ivl_30", 0 0, L_0x19b7230;  1 drivers
v0x19aed00_0 .net *"_ivl_32", 0 0, L_0x19b7330;  1 drivers
v0x19aede0_0 .net *"_ivl_36", 0 0, L_0x19b75a0;  1 drivers
L_0x7f25908bf018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x19aeea0_0 .net *"_ivl_38", 0 0, L_0x7f25908bf018;  1 drivers
v0x19aef80_0 .net *"_ivl_4", 0 0, L_0x1952e70;  1 drivers
v0x19af060_0 .net *"_ivl_6", 0 0, L_0x19530f0;  1 drivers
v0x19af140_0 .net *"_ivl_8", 0 0, L_0x196b980;  1 drivers
v0x19af220_0 .net "a", 0 0, v0x19b0410_0;  alias, 1 drivers
v0x19af2e0_0 .net "b", 0 0, v0x19b04b0_0;  alias, 1 drivers
v0x19af3a0_0 .net "c", 0 0, v0x19b0550_0;  alias, 1 drivers
v0x19af460_0 .net "d", 0 0, v0x19b0690_0;  alias, 1 drivers
v0x19af520_0 .net "out_pos", 0 0, L_0x19b76b0;  alias, 1 drivers
v0x19af5e0_0 .net "out_sop", 0 0, L_0x198abc0;  alias, 1 drivers
v0x19af6a0_0 .net "pos0", 0 0, L_0x19b6eb0;  1 drivers
v0x19af760_0 .net "pos1", 0 0, L_0x19b73f0;  1 drivers
L_0x19b76b0 .functor MUXZ 1, L_0x7f25908bf018, L_0x19b6eb0, L_0x19b75a0, C4<>;
S_0x19af8e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1960f80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x19b0410_0 .var "a", 0 0;
v0x19b04b0_0 .var "b", 0 0;
v0x19b0550_0 .var "c", 0 0;
v0x19b05f0_0 .net "clk", 0 0, v0x19b5fa0_0;  1 drivers
v0x19b0690_0 .var "d", 0 0;
v0x19b0780_0 .var/2u "fail", 0 0;
v0x19b0820_0 .var/2u "fail1", 0 0;
v0x19b08c0_0 .net "tb_match", 0 0, L_0x19bdfb0;  alias, 1 drivers
v0x19b0960_0 .var "wavedrom_enable", 0 0;
v0x19b0a00_0 .var "wavedrom_title", 511 0;
E_0x195f760/0 .event negedge, v0x19b05f0_0;
E_0x195f760/1 .event posedge, v0x19b05f0_0;
E_0x195f760 .event/or E_0x195f760/0, E_0x195f760/1;
S_0x19afc10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x19af8e0;
 .timescale -12 -12;
v0x19afe50_0 .var/2s "i", 31 0;
E_0x195f600 .event posedge, v0x19b05f0_0;
S_0x19aff50 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x19af8e0;
 .timescale -12 -12;
v0x19b0150_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x19b0230 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x19af8e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19b0be0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1960f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x19b7860 .functor NOT 1, v0x19b04b0_0, C4<0>, C4<0>, C4<0>;
L_0x19b7a00 .functor AND 1, v0x19b0410_0, L_0x19b7860, C4<1>, C4<1>;
L_0x19b7ae0 .functor NOT 1, v0x19b0550_0, C4<0>, C4<0>, C4<0>;
L_0x19b7c60 .functor AND 1, L_0x19b7a00, L_0x19b7ae0, C4<1>, C4<1>;
L_0x19b7da0 .functor NOT 1, v0x19b0690_0, C4<0>, C4<0>, C4<0>;
L_0x19b7f20 .functor AND 1, L_0x19b7c60, L_0x19b7da0, C4<1>, C4<1>;
L_0x19b8070 .functor NOT 1, v0x19b0410_0, C4<0>, C4<0>, C4<0>;
L_0x19b81f0 .functor AND 1, L_0x19b8070, v0x19b04b0_0, C4<1>, C4<1>;
L_0x19b8300 .functor NOT 1, v0x19b0550_0, C4<0>, C4<0>, C4<0>;
L_0x19b8370 .functor AND 1, L_0x19b81f0, L_0x19b8300, C4<1>, C4<1>;
L_0x19b84e0 .functor NOT 1, v0x19b0690_0, C4<0>, C4<0>, C4<0>;
L_0x19b8550 .functor AND 1, L_0x19b8370, L_0x19b84e0, C4<1>, C4<1>;
L_0x19b8680 .functor OR 1, L_0x19b7f20, L_0x19b8550, C4<0>, C4<0>;
L_0x19b8790 .functor NOT 1, v0x19b0410_0, C4<0>, C4<0>, C4<0>;
L_0x19b8610 .functor NOT 1, v0x19b04b0_0, C4<0>, C4<0>, C4<0>;
L_0x19b8880 .functor AND 1, L_0x19b8790, L_0x19b8610, C4<1>, C4<1>;
L_0x19b8a20 .functor AND 1, L_0x19b8880, v0x19b0550_0, C4<1>, C4<1>;
L_0x19b8ae0 .functor NOT 1, v0x19b0690_0, C4<0>, C4<0>, C4<0>;
L_0x19b8bf0 .functor AND 1, L_0x19b8a20, L_0x19b8ae0, C4<1>, C4<1>;
L_0x19b8d00 .functor OR 1, L_0x19b8680, L_0x19b8bf0, C4<0>, C4<0>;
L_0x19b8ec0 .functor NOT 1, v0x19b0410_0, C4<0>, C4<0>, C4<0>;
L_0x19b8f30 .functor NOT 1, v0x19b04b0_0, C4<0>, C4<0>, C4<0>;
L_0x19b9060 .functor AND 1, L_0x19b8ec0, L_0x19b8f30, C4<1>, C4<1>;
L_0x19b9170 .functor NOT 1, v0x19b0550_0, C4<0>, C4<0>, C4<0>;
L_0x19b92b0 .functor AND 1, L_0x19b9060, L_0x19b9170, C4<1>, C4<1>;
L_0x19b93c0 .functor AND 1, L_0x19b92b0, v0x19b0690_0, C4<1>, C4<1>;
L_0x19b9560 .functor OR 1, L_0x19b8d00, L_0x19b93c0, C4<0>, C4<0>;
L_0x19b9670 .functor NOT 1, v0x19b0410_0, C4<0>, C4<0>, C4<0>;
L_0x19b97d0 .functor NOT 1, v0x19b04b0_0, C4<0>, C4<0>, C4<0>;
L_0x19b9840 .functor AND 1, L_0x19b9670, L_0x19b97d0, C4<1>, C4<1>;
L_0x19b9a50 .functor NOT 1, v0x19b0550_0, C4<0>, C4<0>, C4<0>;
L_0x19b9ac0 .functor AND 1, L_0x19b9840, L_0x19b9a50, C4<1>, C4<1>;
L_0x19b9ce0 .functor NOT 1, v0x19b0690_0, C4<0>, C4<0>, C4<0>;
L_0x19b9d50 .functor AND 1, L_0x19b9ac0, L_0x19b9ce0, C4<1>, C4<1>;
L_0x19b9f80 .functor OR 1, L_0x19b9560, L_0x19b9d50, C4<0>, C4<0>;
L_0x19ba090 .functor NOT 1, v0x19b0410_0, C4<0>, C4<0>, C4<0>;
L_0x19ba230 .functor AND 1, L_0x19ba090, v0x19b04b0_0, C4<1>, C4<1>;
L_0x19ba2f0 .functor AND 1, L_0x19ba230, v0x19b0550_0, C4<1>, C4<1>;
L_0x19ba100 .functor AND 1, L_0x19ba2f0, v0x19b0690_0, C4<1>, C4<1>;
L_0x19ba1c0 .functor OR 1, L_0x19b9f80, L_0x19ba100, C4<0>, C4<0>;
L_0x19ba6e0 .functor AND 1, v0x19b0410_0, v0x19b04b0_0, C4<1>, C4<1>;
L_0x19ba750 .functor AND 1, L_0x19ba6e0, v0x19b0550_0, C4<1>, C4<1>;
L_0x19ba970 .functor AND 1, L_0x19ba750, v0x19b0690_0, C4<1>, C4<1>;
L_0x19baa30 .functor OR 1, L_0x19ba1c0, L_0x19ba970, C4<0>, C4<0>;
L_0x19bad00 .functor NOT 1, v0x19b0410_0, C4<0>, C4<0>, C4<0>;
L_0x19bad70 .functor NOT 1, v0x19b04b0_0, C4<0>, C4<0>, C4<0>;
L_0x19baf60 .functor OR 1, L_0x19bad00, L_0x19bad70, C4<0>, C4<0>;
L_0x19bb070 .functor OR 1, L_0x19baf60, v0x19b0550_0, C4<0>, C4<0>;
L_0x19bb2c0 .functor OR 1, L_0x19bb070, v0x19b0690_0, C4<0>, C4<0>;
L_0x19bb380 .functor NOT 1, v0x19b04b0_0, C4<0>, C4<0>, C4<0>;
L_0x19bb590 .functor OR 1, v0x19b0410_0, L_0x19bb380, C4<0>, C4<0>;
L_0x19bb650 .functor NOT 1, v0x19b0550_0, C4<0>, C4<0>, C4<0>;
L_0x19bba80 .functor OR 1, L_0x19bb590, L_0x19bb650, C4<0>, C4<0>;
L_0x19bbb90 .functor NOT 1, v0x19b0690_0, C4<0>, C4<0>, C4<0>;
L_0x19bbfd0 .functor OR 1, L_0x19bba80, L_0x19bbb90, C4<0>, C4<0>;
L_0x19bc0e0 .functor AND 1, L_0x19bb2c0, L_0x19bbfd0, C4<1>, C4<1>;
L_0x19bc3c0 .functor NOT 1, v0x19b0410_0, C4<0>, C4<0>, C4<0>;
L_0x19bc640 .functor OR 1, L_0x19bc3c0, v0x19b04b0_0, C4<0>, C4<0>;
L_0x19bc8e0 .functor NOT 1, v0x19b0550_0, C4<0>, C4<0>, C4<0>;
L_0x19bc950 .functor OR 1, L_0x19bc640, L_0x19bc8e0, C4<0>, C4<0>;
L_0x19bcc50 .functor NOT 1, v0x19b0690_0, C4<0>, C4<0>, C4<0>;
L_0x19bccc0 .functor OR 1, L_0x19bc950, L_0x19bcc50, C4<0>, C4<0>;
L_0x19bcfd0 .functor AND 1, L_0x19bc0e0, L_0x19bccc0, C4<1>, C4<1>;
L_0x19bd0e0 .functor OR 1, v0x19b0410_0, v0x19b04b0_0, C4<0>, C4<0>;
L_0x19bd360 .functor NOT 1, v0x19b0550_0, C4<0>, C4<0>, C4<0>;
L_0x19bd3d0 .functor OR 1, L_0x19bd0e0, L_0x19bd360, C4<0>, C4<0>;
L_0x19bd700 .functor NOT 1, v0x19b0690_0, C4<0>, C4<0>, C4<0>;
L_0x19bd770 .functor OR 1, L_0x19bd3d0, L_0x19bd700, C4<0>, C4<0>;
L_0x19bdab0 .functor AND 1, L_0x19bcfd0, L_0x19bd770, C4<1>, C4<1>;
v0x19b0da0_0 .net *"_ivl_0", 0 0, L_0x19b7860;  1 drivers
v0x19b0e80_0 .net *"_ivl_10", 0 0, L_0x19b7f20;  1 drivers
v0x19b0f60_0 .net *"_ivl_100", 0 0, L_0x19bb590;  1 drivers
v0x19b1050_0 .net *"_ivl_102", 0 0, L_0x19bb650;  1 drivers
v0x19b1130_0 .net *"_ivl_104", 0 0, L_0x19bba80;  1 drivers
v0x19b1260_0 .net *"_ivl_106", 0 0, L_0x19bbb90;  1 drivers
v0x19b1340_0 .net *"_ivl_108", 0 0, L_0x19bbfd0;  1 drivers
v0x19b1420_0 .net *"_ivl_110", 0 0, L_0x19bc0e0;  1 drivers
v0x19b1500_0 .net *"_ivl_112", 0 0, L_0x19bc3c0;  1 drivers
v0x19b1670_0 .net *"_ivl_114", 0 0, L_0x19bc640;  1 drivers
v0x19b1750_0 .net *"_ivl_116", 0 0, L_0x19bc8e0;  1 drivers
v0x19b1830_0 .net *"_ivl_118", 0 0, L_0x19bc950;  1 drivers
v0x19b1910_0 .net *"_ivl_12", 0 0, L_0x19b8070;  1 drivers
v0x19b19f0_0 .net *"_ivl_120", 0 0, L_0x19bcc50;  1 drivers
v0x19b1ad0_0 .net *"_ivl_122", 0 0, L_0x19bccc0;  1 drivers
v0x19b1bb0_0 .net *"_ivl_124", 0 0, L_0x19bcfd0;  1 drivers
v0x19b1c90_0 .net *"_ivl_126", 0 0, L_0x19bd0e0;  1 drivers
v0x19b1e80_0 .net *"_ivl_128", 0 0, L_0x19bd360;  1 drivers
v0x19b1f60_0 .net *"_ivl_130", 0 0, L_0x19bd3d0;  1 drivers
v0x19b2040_0 .net *"_ivl_132", 0 0, L_0x19bd700;  1 drivers
v0x19b2120_0 .net *"_ivl_134", 0 0, L_0x19bd770;  1 drivers
v0x19b2200_0 .net *"_ivl_14", 0 0, L_0x19b81f0;  1 drivers
v0x19b22e0_0 .net *"_ivl_16", 0 0, L_0x19b8300;  1 drivers
v0x19b23c0_0 .net *"_ivl_18", 0 0, L_0x19b8370;  1 drivers
v0x19b24a0_0 .net *"_ivl_2", 0 0, L_0x19b7a00;  1 drivers
v0x19b2580_0 .net *"_ivl_20", 0 0, L_0x19b84e0;  1 drivers
v0x19b2660_0 .net *"_ivl_22", 0 0, L_0x19b8550;  1 drivers
v0x19b2740_0 .net *"_ivl_24", 0 0, L_0x19b8680;  1 drivers
v0x19b2820_0 .net *"_ivl_26", 0 0, L_0x19b8790;  1 drivers
v0x19b2900_0 .net *"_ivl_28", 0 0, L_0x19b8610;  1 drivers
v0x19b29e0_0 .net *"_ivl_30", 0 0, L_0x19b8880;  1 drivers
v0x19b2ac0_0 .net *"_ivl_32", 0 0, L_0x19b8a20;  1 drivers
v0x19b2ba0_0 .net *"_ivl_34", 0 0, L_0x19b8ae0;  1 drivers
v0x19b2e90_0 .net *"_ivl_36", 0 0, L_0x19b8bf0;  1 drivers
v0x19b2f70_0 .net *"_ivl_38", 0 0, L_0x19b8d00;  1 drivers
v0x19b3050_0 .net *"_ivl_4", 0 0, L_0x19b7ae0;  1 drivers
v0x19b3130_0 .net *"_ivl_40", 0 0, L_0x19b8ec0;  1 drivers
v0x19b3210_0 .net *"_ivl_42", 0 0, L_0x19b8f30;  1 drivers
v0x19b32f0_0 .net *"_ivl_44", 0 0, L_0x19b9060;  1 drivers
v0x19b33d0_0 .net *"_ivl_46", 0 0, L_0x19b9170;  1 drivers
v0x19b34b0_0 .net *"_ivl_48", 0 0, L_0x19b92b0;  1 drivers
v0x19b3590_0 .net *"_ivl_50", 0 0, L_0x19b93c0;  1 drivers
v0x19b3670_0 .net *"_ivl_52", 0 0, L_0x19b9560;  1 drivers
v0x19b3750_0 .net *"_ivl_54", 0 0, L_0x19b9670;  1 drivers
v0x19b3830_0 .net *"_ivl_56", 0 0, L_0x19b97d0;  1 drivers
v0x19b3910_0 .net *"_ivl_58", 0 0, L_0x19b9840;  1 drivers
v0x19b39f0_0 .net *"_ivl_6", 0 0, L_0x19b7c60;  1 drivers
v0x19b3ad0_0 .net *"_ivl_60", 0 0, L_0x19b9a50;  1 drivers
v0x19b3bb0_0 .net *"_ivl_62", 0 0, L_0x19b9ac0;  1 drivers
v0x19b3c90_0 .net *"_ivl_64", 0 0, L_0x19b9ce0;  1 drivers
v0x19b3d70_0 .net *"_ivl_66", 0 0, L_0x19b9d50;  1 drivers
v0x19b3e50_0 .net *"_ivl_68", 0 0, L_0x19b9f80;  1 drivers
v0x19b3f30_0 .net *"_ivl_70", 0 0, L_0x19ba090;  1 drivers
v0x19b4010_0 .net *"_ivl_72", 0 0, L_0x19ba230;  1 drivers
v0x19b40f0_0 .net *"_ivl_74", 0 0, L_0x19ba2f0;  1 drivers
v0x19b41d0_0 .net *"_ivl_76", 0 0, L_0x19ba100;  1 drivers
v0x19b42b0_0 .net *"_ivl_78", 0 0, L_0x19ba1c0;  1 drivers
v0x19b4390_0 .net *"_ivl_8", 0 0, L_0x19b7da0;  1 drivers
v0x19b4470_0 .net *"_ivl_80", 0 0, L_0x19ba6e0;  1 drivers
v0x19b4550_0 .net *"_ivl_82", 0 0, L_0x19ba750;  1 drivers
v0x19b4630_0 .net *"_ivl_84", 0 0, L_0x19ba970;  1 drivers
v0x19b4710_0 .net *"_ivl_88", 0 0, L_0x19bad00;  1 drivers
v0x19b47f0_0 .net *"_ivl_90", 0 0, L_0x19bad70;  1 drivers
v0x19b48d0_0 .net *"_ivl_92", 0 0, L_0x19baf60;  1 drivers
v0x19b49b0_0 .net *"_ivl_94", 0 0, L_0x19bb070;  1 drivers
v0x19b4ea0_0 .net *"_ivl_96", 0 0, L_0x19bb2c0;  1 drivers
v0x19b4f80_0 .net *"_ivl_98", 0 0, L_0x19bb380;  1 drivers
v0x19b5060_0 .net "a", 0 0, v0x19b0410_0;  alias, 1 drivers
v0x19b5100_0 .net "b", 0 0, v0x19b04b0_0;  alias, 1 drivers
v0x19b51f0_0 .net "c", 0 0, v0x19b0550_0;  alias, 1 drivers
v0x19b52e0_0 .net "d", 0 0, v0x19b0690_0;  alias, 1 drivers
v0x19b53d0_0 .net "out_pos", 0 0, L_0x19bdab0;  alias, 1 drivers
v0x19b5490_0 .net "out_sop", 0 0, L_0x19baa30;  alias, 1 drivers
S_0x19b5610 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1960f80;
 .timescale -12 -12;
E_0x19479f0 .event anyedge, v0x19b6400_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19b6400_0;
    %nor/r;
    %assign/vec4 v0x19b6400_0, 0;
    %wait E_0x19479f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x19af8e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19b0780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19b0820_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x19af8e0;
T_4 ;
    %wait E_0x195f760;
    %load/vec4 v0x19b08c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19b0780_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x19af8e0;
T_5 ;
    %wait E_0x195f600;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19b0690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b0550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b04b0_0, 0;
    %assign/vec4 v0x19b0410_0, 0;
    %wait E_0x195f600;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19b0690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b0550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b04b0_0, 0;
    %assign/vec4 v0x19b0410_0, 0;
    %wait E_0x195f600;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19b0690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b0550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b04b0_0, 0;
    %assign/vec4 v0x19b0410_0, 0;
    %wait E_0x195f600;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19b0690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b0550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b04b0_0, 0;
    %assign/vec4 v0x19b0410_0, 0;
    %wait E_0x195f600;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19b0690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b0550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b04b0_0, 0;
    %assign/vec4 v0x19b0410_0, 0;
    %wait E_0x195f600;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19b0690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b0550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b04b0_0, 0;
    %assign/vec4 v0x19b0410_0, 0;
    %wait E_0x195f600;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19b0690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b0550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b04b0_0, 0;
    %assign/vec4 v0x19b0410_0, 0;
    %wait E_0x195f600;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19b0690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b0550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b04b0_0, 0;
    %assign/vec4 v0x19b0410_0, 0;
    %wait E_0x195f600;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19b0690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b0550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b04b0_0, 0;
    %assign/vec4 v0x19b0410_0, 0;
    %wait E_0x195f600;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19b0690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b0550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b04b0_0, 0;
    %assign/vec4 v0x19b0410_0, 0;
    %wait E_0x195f600;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19b0690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b0550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b04b0_0, 0;
    %assign/vec4 v0x19b0410_0, 0;
    %wait E_0x195f600;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x19b0690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b0550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b04b0_0, 0;
    %assign/vec4 v0x19b0410_0, 0;
    %wait E_0x195f600;
    %load/vec4 v0x19b0780_0;
    %store/vec4 v0x19b0820_0, 0, 1;
    %fork t_1, S_0x19afc10;
    %jmp t_0;
    .scope S_0x19afc10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x19afe50_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x19afe50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x195f600;
    %load/vec4 v0x19afe50_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x19b0690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b0550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b04b0_0, 0;
    %assign/vec4 v0x19b0410_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19afe50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x19afe50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x19af8e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x195f760;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x19b0690_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b0550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x19b04b0_0, 0;
    %assign/vec4 v0x19b0410_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x19b0780_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x19b0820_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1960f80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19b5fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19b6400_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1960f80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x19b5fa0_0;
    %inv;
    %store/vec4 v0x19b5fa0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1960f80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x19b05f0_0, v0x19b6570_0, v0x19b5dc0_0, v0x19b5e60_0, v0x19b5f00_0, v0x19b6040_0, v0x19b62c0_0, v0x19b6220_0, v0x19b6180_0, v0x19b60e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1960f80;
T_9 ;
    %load/vec4 v0x19b6360_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x19b6360_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x19b6360_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x19b6360_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x19b6360_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x19b6360_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x19b6360_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x19b6360_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x19b6360_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x19b6360_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1960f80;
T_10 ;
    %wait E_0x195f760;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19b6360_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19b6360_0, 4, 32;
    %load/vec4 v0x19b64a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x19b6360_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19b6360_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x19b6360_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19b6360_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x19b62c0_0;
    %load/vec4 v0x19b62c0_0;
    %load/vec4 v0x19b6220_0;
    %xor;
    %load/vec4 v0x19b62c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x19b6360_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19b6360_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x19b6360_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19b6360_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x19b6180_0;
    %load/vec4 v0x19b6180_0;
    %load/vec4 v0x19b60e0_0;
    %xor;
    %load/vec4 v0x19b6180_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x19b6360_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19b6360_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x19b6360_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19b6360_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response12/top_module.sv";
