verilog work "../ok_sim/okPipeOut.v"
verilog work "../ok_sim/okTriggerIn.v"
verilog work "../ok_sim/okWireOR.v"
verilog work "../ok_sim/okWireIn.v"
verilog work "../ok_sim/okWireOut.v"
verilog work "../ok_sim/okHost.v"
verilog work "../ok_sim/glbl.v"

verilog work "../frontpanel_interface.v"
verilog work "../pipe_tx_fifo.v"
verilog work "../adc_controller.v"
verilog work "../clk_sync.v"
verilog work "../dac_controller.v"
verilog work "../dds_controller.v"
verilog work "../oversample_filter.v"
verilog work "../instr_dispatch.v"
verilog work "../pid_filter.v"
verilog work "../output_filter.v"
verilog work "../pid_pipeline.v"
verilog work "../pid_controller.v"
verilog work "../ip_core/pipe_fifo.v"
verilog work "../ip_core/adc_fifo.v"
verilog work "../ip_core/idp_fifo.v"
verilog work "../ip_core/dac_fifo.v"
verilog work "pid_controller_tf.v"
