{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688311659384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688311659384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  2 12:27:39 2023 " "Processing started: Sun Jul  2 12:27:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688311659384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688311659384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off plaquinha -c plaquinha " "Command: quartus_map --read_settings_files=on --write_settings_files=off plaquinha -c plaquinha" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688311659385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688311659803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688311659803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-a_ula " "Found design unit 1: ula-a_ula" {  } { { "ula.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/ula.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669335 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/ula.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688311669335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uc-a_uc " "Found design unit 1: uc-a_uc" {  } { { "uc.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/uc.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669340 ""} { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "uc.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/uc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688311669340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-a_toplevel " "Found design unit 1: toplevel-a_toplevel" {  } { { "toplevel.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/toplevel.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669360 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/toplevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688311669360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing_reference.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timing_reference.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "Timing_Reference.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/Timing_Reference.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669362 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "Timing_Reference.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/Timing_Reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688311669362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine-a_state_machine " "Found design unit 1: state_machine-a_state_machine" {  } { { "state_machine.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/state_machine.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669363 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/state_machine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688311669363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-a_rom " "Found design unit 1: rom-a_rom" {  } { { "rom.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/rom.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669365 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/rom.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688311669365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16bits-arch_reg_16bits " "Found design unit 1: reg_16bits-arch_reg_16bits" {  } { { "reg_16bits.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/reg_16bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669369 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_16bits " "Found entity 1: reg_16bits" {  } { { "reg_16bits.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/reg_16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688311669369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-a_ram " "Found design unit 1: ram-a_ram" {  } { { "ram.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/ram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669371 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688311669371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-a_pc " "Found design unit 1: pc-a_pc" {  } { { "pc.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/pc.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669373 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688311669373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexTo7Seg-Hex_to_7seg_arch " "Found design unit 1: HexTo7Seg-Hex_to_7seg_arch" {  } { { "HexTo7Seg.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/HexTo7Seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669375 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexTo7Seg " "Found entity 1: HexTo7Seg" {  } { { "HexTo7Seg.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/HexTo7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688311669375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_regs-arch_banco_regs " "Found design unit 1: banco_regs-arch_banco_regs" {  } { { "banco_regs.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/banco_regs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669377 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_regs " "Found entity 1: banco_regs" {  } { { "banco_regs.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/banco_regs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688311669377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plaquinha.vhd 2 1 " "Found 2 design units, including 1 entities, in source file plaquinha.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plaquinha-arq_plaq " "Found design unit 1: plaquinha-arq_plaq" {  } { { "plaquinha.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/plaquinha.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669384 ""} { "Info" "ISGN_ENTITY_NAME" "1 plaquinha " "Found entity 1: plaquinha" {  } { { "plaquinha.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/plaquinha.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688311669384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688311669384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "plaquinha " "Elaborating entity \"plaquinha\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688311669445 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "divided_clock plaquinha.vhd(53) " "Verilog HDL or VHDL warning at plaquinha.vhd(53): object \"divided_clock\" assigned a value but never read" {  } { { "plaquinha.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/plaquinha.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1688311669447 "|plaquinha"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "toplevel toplevel:up " "Elaborating entity \"toplevel\" for hierarchy \"toplevel:up\"" {  } { { "plaquinha.vhd" "up" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/plaquinha.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688311669455 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_DEBUG_s toplevel.vhd(108) " "Verilog HDL or VHDL warning at toplevel.vhd(108): object \"state_DEBUG_s\" assigned a value but never read" {  } { { "toplevel.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/toplevel.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1688311669456 "|plaquinha|toplevel:up"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom toplevel:up\|rom:rom_u " "Elaborating entity \"rom\" for hierarchy \"toplevel:up\|rom:rom_u\"" {  } { { "toplevel.vhd" "rom_u" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/toplevel.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688311669457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16bits toplevel:up\|reg_16bits:instruction_register_u " "Elaborating entity \"reg_16bits\" for hierarchy \"toplevel:up\|reg_16bits:instruction_register_u\"" {  } { { "toplevel.vhd" "instruction_register_u" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/toplevel.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688311669459 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_enable reg_16bits.vhd(25) " "VHDL Process Statement warning at reg_16bits.vhd(25): signal \"write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_16bits.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/reg_16bits.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688311669460 "|plaquinha|toplevel:up|reg_16bits:instruction_register_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc toplevel:up\|pc:pc_u " "Elaborating entity \"pc\" for hierarchy \"toplevel:up\|pc:pc_u\"" {  } { { "toplevel.vhd" "pc_u" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/toplevel.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688311669461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc toplevel:up\|uc:uc_u " "Elaborating entity \"uc\" for hierarchy \"toplevel:up\|uc:uc_u\"" {  } { { "toplevel.vhd" "uc_u" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/toplevel.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688311669462 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_s uc.vhd(60) " "VHDL Process Statement warning at uc.vhd(60): signal \"state_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uc.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/uc.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688311669463 "|plaquinha|toplevel:up|uc:uc_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode_s uc.vhd(60) " "VHDL Process Statement warning at uc.vhd(60): signal \"opcode_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uc.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/uc.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688311669463 "|plaquinha|toplevel:up|uc:uc_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_in uc.vhd(148) " "VHDL Process Statement warning at uc.vhd(148): signal \"instruction_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uc.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/uc.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688311669463 "|plaquinha|toplevel:up|uc:uc_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_in uc.vhd(204) " "VHDL Process Statement warning at uc.vhd(204): signal \"instruction_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uc.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/uc.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688311669463 "|plaquinha|toplevel:up|uc:uc_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_in uc.vhd(205) " "VHDL Process Statement warning at uc.vhd(205): signal \"instruction_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uc.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/uc.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688311669463 "|plaquinha|toplevel:up|uc:uc_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_in uc.vhd(261) " "VHDL Process Statement warning at uc.vhd(261): signal \"instruction_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uc.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/uc.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688311669463 "|plaquinha|toplevel:up|uc:uc_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_in uc.vhd(302) " "VHDL Process Statement warning at uc.vhd(302): signal \"instruction_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uc.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/uc.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688311669463 "|plaquinha|toplevel:up|uc:uc_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_in uc.vhd(358) " "VHDL Process Statement warning at uc.vhd(358): signal \"instruction_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uc.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/uc.vhd" 358 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688311669463 "|plaquinha|toplevel:up|uc:uc_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_in uc.vhd(429) " "VHDL Process Statement warning at uc.vhd(429): signal \"instruction_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uc.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/uc.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688311669463 "|plaquinha|toplevel:up|uc:uc_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_in uc.vhd(470) " "VHDL Process Statement warning at uc.vhd(470): signal \"instruction_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uc.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/uc.vhd" 470 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688311669463 "|plaquinha|toplevel:up|uc:uc_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_in uc.vhd(541) " "VHDL Process Statement warning at uc.vhd(541): signal \"instruction_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uc.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/uc.vhd" 541 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688311669463 "|plaquinha|toplevel:up|uc:uc_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_s uc.vhd(648) " "VHDL Process Statement warning at uc.vhd(648): signal \"carry_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uc.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/uc.vhd" 648 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688311669463 "|plaquinha|toplevel:up|uc:uc_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_s uc.vhd(704) " "VHDL Process Statement warning at uc.vhd(704): signal \"carry_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uc.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/uc.vhd" 704 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688311669463 "|plaquinha|toplevel:up|uc:uc_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_s uc.vhd(760) " "VHDL Process Statement warning at uc.vhd(760): signal \"zero_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uc.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/uc.vhd" 760 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688311669464 "|plaquinha|toplevel:up|uc:uc_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zero_s uc.vhd(816) " "VHDL Process Statement warning at uc.vhd(816): signal \"zero_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uc.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/uc.vhd" 816 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688311669464 "|plaquinha|toplevel:up|uc:uc_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_in uc.vhd(863) " "VHDL Process Statement warning at uc.vhd(863): signal \"instruction_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uc.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/uc.vhd" 863 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688311669464 "|plaquinha|toplevel:up|uc:uc_u"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instruction_in uc.vhd(919) " "VHDL Process Statement warning at uc.vhd(919): signal \"instruction_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uc.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/uc.vhd" 919 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688311669464 "|plaquinha|toplevel:up|uc:uc_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine toplevel:up\|uc:uc_u\|state_machine:uut1 " "Elaborating entity \"state_machine\" for hierarchy \"toplevel:up\|uc:uc_u\|state_machine:uut1\"" {  } { { "uc.vhd" "uut1" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/uc.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688311669464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula toplevel:up\|ula:ula_u " "Elaborating entity \"ula\" for hierarchy \"toplevel:up\|ula:ula_u\"" {  } { { "toplevel.vhd" "ula_u" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/toplevel.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688311669465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_regs toplevel:up\|banco_regs:banco_u " "Elaborating entity \"banco_regs\" for hierarchy \"toplevel:up\|banco_regs:banco_u\"" {  } { { "toplevel.vhd" "banco_u" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/toplevel.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688311669466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram toplevel:up\|ram:ram_u " "Elaborating entity \"ram\" for hierarchy \"toplevel:up\|ram:ram_u\"" {  } { { "toplevel.vhd" "ram_u" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/toplevel.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688311669470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference Timing_Reference:clock_divider " "Elaborating entity \"Timing_Reference\" for hierarchy \"Timing_Reference:clock_divider\"" {  } { { "plaquinha.vhd" "clock_divider" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/plaquinha.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688311669490 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference.vhd(28) " "VHDL Process Statement warning at Timing_Reference.vhd(28): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/Timing_Reference.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1688311669491 "|plaquinha|Timing_Reference:clock_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexTo7Seg HexTo7Seg:reg_a_low_conv " "Elaborating entity \"HexTo7Seg\" for hierarchy \"HexTo7Seg:reg_a_low_conv\"" {  } { { "plaquinha.vhd" "reg_a_low_conv" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/plaquinha.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688311669492 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "selected_clock~0 " "Found clock multiplexer selected_clock~0" {  } { { "plaquinha.vhd" "" { Text "F:/Victor/aula/arqcomp/micro-processor/plaquinha/plaquinha.vhd" 54 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1688311670488 "|plaquinha|selected_clock~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1688311670488 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1688311674438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688311680637 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688311680637 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7483 " "Implemented 7483 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688311681045 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688311681045 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7419 " "Implemented 7419 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688311681045 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688311681045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688311681065 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul  2 12:28:01 2023 " "Processing ended: Sun Jul  2 12:28:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688311681065 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688311681065 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688311681065 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688311681065 ""}
