Sape J. Mullender , Paul M. B. Vit√°nyi, Distributed match-making for processes in computer networks (preliminary version), Proceedings of the fourth annual ACM symposium on Principles of distributed computing, p.261-271, August 1985, Minaki, Ontario, Canada
Sape J Mullender , Paul M B Vitanyi, Distributed match-making for processes in computer networks, ACM SIGOPS Operating Systems Review, v.20 n.2, p.54-64, April 1986
Ulrich Detert , Gerd Hofemann, Practical aspects and experiences: CRAY X-MP and Y-MP memory performance, Parallel Computing, v.17 n.4-5, p.579-590, July, 1991
Masashi Sasahara , Jun Terada , Luo Zhou , Kalidou Gaye , Jun-ichi Yamato , Satoshi Ogura , Hideharu Amano, SNAIL: A Multiprocessor Based on the Simple Serial Synchronized Multistage Interconnection Network Architecture, Proceedings of the 1994 International Conference on Parallel Processing, p.117-120, August 15-19, 1994
Toshihiro Hanawa , Hideharu Amano , Yoshifumi Fujikawa, Multistage Interconnection Networks with Multiple Outlets, Proceedings of the 1994 International Conference on Parallel Processing, p.1-8, August 15-19, 1994
Barry Wilkinson, On Crossbar Switch and Multiple Bus Interconnection Networks with Overlapping Connectivity, IEEE Transactions on Computers, v.41 n.6, p.738-746, June 1992
N. M. A. Ayad , F. A. Mohamed, Performance Analysis of a Cut Through Vs. Packet Switching Techniques, Proceedings of the 2nd IEEE Symposium on Computers and Communications (ISCC '97), p.230, July 01-03, 1997
Rza Bashirov , Valentino Crespi, Analyzing permutation capability of multistage interconnection networks with colored Petri nets, Information Sciences: an International Journal, v.176 n.21, p.3143-3165, November, 2006
Randall D. Rettberg , William R. Crowther , Philip P. Carvey , Raymond S. Tomlinson, The Monarch Parallel Processor Hardware Design, Computer, v.23 n.4, p.18-28, 30, April 1990
Erol Gelenbe, Performance analysis of the connection machine, ACM SIGMETRICS Performance Evaluation Review, v.18 n.1, p.183-191, May 1990
S. Yalamanchili , J. K. Aggarwal, A Characterization and Analysis of Parallel Processor Interconnection Networks, IEEE Transactions on Computers, v.36 n.6, p.680-691, June 1987
J. T. Deutsch , A. R. Newton, A multiprocessor implementation of relaxation-based electrical circuit simulation, Papers on Twenty-five years of electronic design automation, p.481-488, June 1988
J. T. Deutsch , A. R. Newton, A multiprocessor implementation of relaxation-based electrical circuit simulation, Proceedings of the 21st Design Automation Conference, p.350-357, June 25-27, 1984, Albuquerque, New Mexico, USA
