<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-at91 › include › mach › at91sam9rl.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>at91sam9rl.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-at91/include/mach/at91sam9260.h</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2007 Atmel Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Common definitions.</span>
<span class="cm"> * Based on AT91SAM9RL datasheet revision A. (Preliminary)</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file COPYING in the main directory of this archive for</span>
<span class="cm"> * more details.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef AT91SAM9RL_H</span>
<span class="cp">#define AT91SAM9RL_H</span>

<span class="cm">/*</span>
<span class="cm"> * Peripheral identifiers/interrupts.</span>
<span class="cm"> */</span>
<span class="cp">#define AT91SAM9RL_ID_PIOA	2	</span><span class="cm">/* Parallel IO Controller A */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_PIOB	3	</span><span class="cm">/* Parallel IO Controller B */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_PIOC	4	</span><span class="cm">/* Parallel IO Controller C */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_PIOD	5	</span><span class="cm">/* Parallel IO Controller D */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_US0	6	</span><span class="cm">/* USART 0 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_US1	7	</span><span class="cm">/* USART 1 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_US2	8	</span><span class="cm">/* USART 2 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_US3	9	</span><span class="cm">/* USART 3 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_MCI	10	</span><span class="cm">/* Multimedia Card Interface */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_TWI0	11	</span><span class="cm">/* TWI 0 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_TWI1	12	</span><span class="cm">/* TWI 1 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_SPI	13	</span><span class="cm">/* Serial Peripheral Interface */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_SSC0	14	</span><span class="cm">/* Serial Synchronous Controller 0 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_SSC1	15	</span><span class="cm">/* Serial Synchronous Controller 1 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_TC0	16	</span><span class="cm">/* Timer Counter 0 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_TC1	17	</span><span class="cm">/* Timer Counter 1 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_TC2	18	</span><span class="cm">/* Timer Counter 2 */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_PWMC	19	</span><span class="cm">/* Pulse Width Modulation Controller */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_TSC	20	</span><span class="cm">/* Touch Screen Controller */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_DMA	21	</span><span class="cm">/* DMA Controller */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_UDPHS	22	</span><span class="cm">/* USB Device HS */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_LCDC	23	</span><span class="cm">/* LCD Controller */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_AC97C	24	</span><span class="cm">/* AC97 Controller */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ID_IRQ0	31	</span><span class="cm">/* Advanced Interrupt Controller (IRQ0) */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * User Peripheral physical base addresses.</span>
<span class="cm"> */</span>
<span class="cp">#define AT91SAM9RL_BASE_TCB0	0xfffa0000</span>
<span class="cp">#define AT91SAM9RL_BASE_TC0	0xfffa0000</span>
<span class="cp">#define AT91SAM9RL_BASE_TC1	0xfffa0040</span>
<span class="cp">#define AT91SAM9RL_BASE_TC2	0xfffa0080</span>
<span class="cp">#define AT91SAM9RL_BASE_MCI	0xfffa4000</span>
<span class="cp">#define AT91SAM9RL_BASE_TWI0	0xfffa8000</span>
<span class="cp">#define AT91SAM9RL_BASE_TWI1	0xfffac000</span>
<span class="cp">#define AT91SAM9RL_BASE_US0	0xfffb0000</span>
<span class="cp">#define AT91SAM9RL_BASE_US1	0xfffb4000</span>
<span class="cp">#define AT91SAM9RL_BASE_US2	0xfffb8000</span>
<span class="cp">#define AT91SAM9RL_BASE_US3	0xfffbc000</span>
<span class="cp">#define AT91SAM9RL_BASE_SSC0	0xfffc0000</span>
<span class="cp">#define AT91SAM9RL_BASE_SSC1	0xfffc4000</span>
<span class="cp">#define AT91SAM9RL_BASE_PWMC	0xfffc8000</span>
<span class="cp">#define AT91SAM9RL_BASE_SPI	0xfffcc000</span>
<span class="cp">#define AT91SAM9RL_BASE_TSC	0xfffd0000</span>
<span class="cp">#define AT91SAM9RL_BASE_UDPHS	0xfffd4000</span>
<span class="cp">#define AT91SAM9RL_BASE_AC97C	0xfffd8000</span>


<span class="cm">/*</span>
<span class="cm"> * System Peripherals (offset from AT91_BASE_SYS)</span>
<span class="cm"> */</span>
<span class="cp">#define AT91_SCKCR	(0xfffffd50 - AT91_BASE_SYS)</span>

<span class="cp">#define AT91SAM9RL_BASE_DMA	0xffffe600</span>
<span class="cp">#define AT91SAM9RL_BASE_ECC	0xffffe800</span>
<span class="cp">#define AT91SAM9RL_BASE_SDRAMC	0xffffea00</span>
<span class="cp">#define AT91SAM9RL_BASE_SMC	0xffffec00</span>
<span class="cp">#define AT91SAM9RL_BASE_MATRIX	0xffffee00</span>
<span class="cp">#define AT91SAM9RL_BASE_DBGU	AT91_BASE_DBGU0</span>
<span class="cp">#define AT91SAM9RL_BASE_PIOA	0xfffff400</span>
<span class="cp">#define AT91SAM9RL_BASE_PIOB	0xfffff600</span>
<span class="cp">#define AT91SAM9RL_BASE_PIOC	0xfffff800</span>
<span class="cp">#define AT91SAM9RL_BASE_PIOD	0xfffffa00</span>
<span class="cp">#define AT91SAM9RL_BASE_RSTC	0xfffffd00</span>
<span class="cp">#define AT91SAM9RL_BASE_SHDWC	0xfffffd10</span>
<span class="cp">#define AT91SAM9RL_BASE_RTT	0xfffffd20</span>
<span class="cp">#define AT91SAM9RL_BASE_PIT	0xfffffd30</span>
<span class="cp">#define AT91SAM9RL_BASE_WDT	0xfffffd40</span>
<span class="cp">#define AT91SAM9RL_BASE_GPBR	0xfffffd60</span>
<span class="cp">#define AT91SAM9RL_BASE_RTC	0xfffffe00</span>


<span class="cm">/*</span>
<span class="cm"> * Internal Memory.</span>
<span class="cm"> */</span>
<span class="cp">#define AT91SAM9RL_SRAM_BASE	0x00300000	</span><span class="cm">/* Internal SRAM base address */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_SRAM_SIZE	SZ_16K		</span><span class="cm">/* Internal SRAM size (16Kb) */</span><span class="cp"></span>

<span class="cp">#define AT91SAM9RL_ROM_BASE	0x00400000	</span><span class="cm">/* Internal ROM base address */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_ROM_SIZE	(2 * SZ_16K)	</span><span class="cm">/* Internal ROM size (32Kb) */</span><span class="cp"></span>

<span class="cp">#define AT91SAM9RL_LCDC_BASE	0x00500000	</span><span class="cm">/* LCD Controller */</span><span class="cp"></span>
<span class="cp">#define AT91SAM9RL_UDPHS_FIFO	0x00600000	</span><span class="cm">/* USB Device HS controller */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
