#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b8bd9af4a0 .scope module, "clock_gating_cell_tb" "clock_gating_cell_tb" 2 4;
 .timescale -9 -12;
v0x55b8bd9c10c0_0 .var "clk", 0 0;
v0x55b8bd9c1190_0 .var "clk_enable", 0 0;
v0x55b8bd9c1260_0 .net "gated_clock", 0 0, L_0x55b8bd98be10;  1 drivers
S_0x55b8bd9af620 .scope module, "uut" "clock_gating_cell" 2 14, 3 1 0, S_0x55b8bd9af4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clk_enable"
    .port_info 2 /OUTPUT 1 "gated_clock"
L_0x55b8bd98be10 .functor AND 1, v0x55b8bd9c10c0_0, v0x55b8bd9791e0_0, C4<1>, C4<1>;
v0x55b8bd9791e0_0 .var "Q", 0 0;
v0x55b8bd9c0e20_0 .net "clk", 0 0, v0x55b8bd9c10c0_0;  1 drivers
v0x55b8bd9c0ee0_0 .net "clk_enable", 0 0, v0x55b8bd9c1190_0;  1 drivers
v0x55b8bd9c0f80_0 .net "gated_clock", 0 0, L_0x55b8bd98be10;  alias, 1 drivers
E_0x55b8bd9afbf0 .event edge, v0x55b8bd9c0ee0_0, v0x55b8bd9c0e20_0;
    .scope S_0x55b8bd9af620;
T_0 ;
    %wait E_0x55b8bd9afbf0;
    %load/vec4 v0x55b8bd9c0e20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55b8bd9c0ee0_0;
    %assign/vec4 v0x55b8bd9791e0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55b8bd9af4a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b8bd9c10c0_0, 0, 1;
T_1.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55b8bd9c10c0_0;
    %inv;
    %store/vec4 v0x55b8bd9c10c0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x55b8bd9af4a0;
T_2 ;
    %vpi_call 2 28 "$dumpfile", "/home/naveensodad/MAJOR_PROJECT/vcdfiles/clock_gating_cell_dump.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55b8bd9af4a0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b8bd9c1190_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b8bd9c1190_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b8bd9c1190_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b8bd9c1190_0, 0, 1;
    %delay 2000, 0;
    %delay 5000, 0;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b8bd9c1190_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/naveensodad/MAJOR_PROJECT/functional_verification/clock_gating_cell/clock_gating_cell_tb_1.v";
    "/home/naveensodad/MAJOR_PROJECT/RTL/clock_gating_cell/clock_gating_cell.v";
