// Seed: 2656972895
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wand id_1;
  assign #id_3 id_1 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd15
) (
    output wand id_0,
    input tri _id_1,
    output supply1 id_2
);
  assign id_0 = $clog2(56);
  ;
  wire [id_1 : 1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_22 = 32'd39,
    parameter id_9  = 32'd12
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    _id_22
);
  output wire _id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire _id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_20,
      id_12
  );
  logic [id_9 : {  id_22  ,  1  ==  -1  }] id_23;
  ;
  logic [1 'b0 : ""] id_24;
  ;
  generate
    wand id_25 = -1;
    assign id_2 = (1) == id_5;
  endgenerate
endmodule
