// Seed: 2449975353
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri id_3,
    output wor id_4,
    input uwire id_5
);
  wire id_7;
  assign module_1._id_4 = 0;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd58,
    parameter id_5 = 32'd24,
    parameter id_6 = 32'd37
) (
    output tri0 id_0,
    output wand id_1,
    output tri1 id_2,
    input wor id_3,
    input wire _id_4,
    input tri0 _id_5,
    input tri _id_6,
    output uwire id_7,
    input wor id_8,
    input supply1 id_9,
    output uwire id_10,
    output tri1 id_11,
    output uwire id_12,
    input wire id_13,
    input wand id_14
    , id_40,
    input wand id_15,
    output tri0 id_16,
    input tri0 id_17,
    input supply0 id_18,
    output tri1 id_19,
    input wor id_20,
    input tri id_21,
    input wire id_22,
    input uwire id_23,
    input wand id_24,
    input tri0 id_25,
    input tri0 id_26,
    input tri0 id_27,
    input wor id_28,
    input wand id_29,
    output tri0 id_30,
    output wire id_31,
    input wor id_32,
    output wor id_33,
    input supply0 id_34,
    input wor id_35,
    output tri id_36,
    input supply1 id_37,
    input wor id_38
);
  genvar id_41;
  assign id_2 = -1'b0;
  wire id_42;
  ;
  wire id_43;
  wire id_44;
  module_0 modCall_1 (
      id_35,
      id_9,
      id_17,
      id_9,
      id_33,
      id_32
  );
  logic [7:0][id_4 : id_5] id_45, id_46, id_47, id_48, id_49, id_50, id_51, id_52, id_53;
  assign id_30 = -1'b0;
endmodule
