
*** Running vivado
    with args -log design_1_v_demosaic_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_demosaic_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_v_demosaic_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/user/project/smartnav-vivado.runs/design_1_v_demosaic_0_0_synth_1/Tesis/Petalinux_Projects/ov7670/ov7670.srcs'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-3452] Invalid long/float value '1e+08' specified for parameter 'FREQ_HZ(ap_clk)' for design_1_v_demosaic_0_0.

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'petalinux' on host 'kuhiu-Aspire-A515-51G' (Linux_x86_64 version 5.15.0-60-generic) on Sun Feb 12 17:10:05 UTC 2023
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/user/project/smartnav-vivado.runs/design_1_v_demosaic_0_0_synth_1'
Sourcing Tcl script '/home/user/project/smartnav-vivado.runs/design_1_v_demosaic_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-10] Creating and opening project '/home/user/project/smartnav-vivado.runs/design_1_v_demosaic_0_0_synth_1/design_1_v_demosaic_0_0'.
INFO: [HLS 200-10] Adding design file '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic_config.h' to the project
INFO: [HLS 200-10] Adding design file '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/user/project/smartnav-vivado.runs/design_1_v_demosaic_0_0_synth_1/design_1_v_demosaic_0_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7z010-clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 828.027 ; gain = 128.000 ; free physical = 1036 ; free virtual = 15950
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 828.027 ; gain = 128.000 ; free physical = 1036 ; free virtual = 15950
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, ap_uint<8> >.1' into 'hls::AXIGetBitFields<8, ap_uint<8> >' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<8, ap_uint<8> >' into 'AXIvideo2MultiBayer' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:165).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<5, 1081, ap_uint<8>, 0>::getval' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:332).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<5, 1081, ap_uint<8>, 0>::insert_top_row' into 'hls::LineBuffer<5, 1081, ap_uint<8>, 0>::insert_bottom' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:873).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<5, 1081, ap_uint<8>, 0>::insert_bottom' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:353).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::insert_pixel' into 'hls::Window<5, 5, ap_uint<8> >::insert' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:573).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::insert' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:419).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::insert' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:392).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::insert' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:382).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::getval' into 'hls::Window<5, 5, ap_uint<8> >::operator()' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::getval' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:438).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:502).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:499).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:479).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:479).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:479).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:479).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:478).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:478).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:478).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:478).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:456).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:456).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:456).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:455).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:455).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:455).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:454).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:454).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:454).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:453).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:453).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:453).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:452).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:452).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:452).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:451).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:451).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:451).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:450).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:450).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:450).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:449).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:449).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:449).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:448).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:448).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:448).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:447).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:447).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:447).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:446).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:446).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:446).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:445).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:445).
INFO: [XFORM 203-603] Inlining function 'hls::Window<5, 5, ap_uint<8> >::operator()' into 'DebayerG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:445).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1081, ap_uint<24>, 0>::getval' into 'DebayerRandBatG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:888).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1081, ap_uint<24>, 0>::getval' into 'DebayerRatBorBatR' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:644).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1081, ap_uint<24>, 0>::insert_top_row' into 'hls::LineBuffer<3, 1081, ap_uint<24>, 0>::insert_bottom' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:873).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1081, ap_uint<24>, 0>::insert_bottom' into 'DebayerRandBatG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:914).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 1081, ap_uint<24>, 0>::insert_bottom' into 'DebayerRatBorBatR' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:671).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::insert_pixel' into 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::insert' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:573).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::insert' into 'DebayerRandBatG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:989).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::insert' into 'DebayerRandBatG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:957).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::insert' into 'DebayerRandBatG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:945).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::insert' into 'DebayerRatBorBatR' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:746).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::insert' into 'DebayerRatBorBatR' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:714).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::insert' into 'DebayerRatBorBatR' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:702).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::getval' into 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_mem.h:501).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRandBatG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:1009).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRandBatG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:1008).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRandBatG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:1007).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRandBatG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:1006).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRandBatG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:1005).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRandBatG' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:997).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRatBorBatR' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:771).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRatBorBatR' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:770).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRatBorBatR' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:769).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRatBorBatR' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:768).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRatBorBatR' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:767).
INFO: [XFORM 203-603] Inlining function 'hls::Window<3, 3, hls::Scalar<3, ap_uint<8> > >::operator()' into 'DebayerRatBorBatR' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:754).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 1025.965 ; gain = 325.938 ; free physical = 1447 ; free virtual = 16383
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:236: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:45 ; elapsed = 00:00:56 . Memory (MB): peak = 1025.965 ; gain = 325.938 ; free physical = 1390 ; free virtual = 16320
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'ZipperRemoval' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:213) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' in function 'DebayerRatBorBatR' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' in function 'DebayerRandBatG' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' in function 'DebayerG' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:150) in function 'AXIvideo2MultiBayer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' in function 'ZipperRemoval' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' in function 'ZipperRemoval' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' in function 'ZipperRemoval' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.3' in function 'ZipperRemoval' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/opt/Xilinx/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:231) in function 'MultiPixStream2AXIvideo' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:233) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' in function 'DebayerRatBorBatR' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1.1' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' in function 'DebayerRatBorBatR' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' in function 'DebayerRatBorBatR' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4.1' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1' in function 'DebayerRatBorBatR' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1.1' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.1' in function 'DebayerRatBorBatR' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.1.1' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.2' in function 'DebayerRatBorBatR' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.2.1' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.8' in function 'DebayerRatBorBatR' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.8.1' in function 'DebayerRatBorBatR' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.8.1.1' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.9' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.9.1' in function 'DebayerRatBorBatR' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.9.1.1' in function 'DebayerRatBorBatR' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.10' in function 'DebayerRatBorBatR' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' in function 'DebayerRandBatG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1.1' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' in function 'DebayerRandBatG' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2.1' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' in function 'DebayerRandBatG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4.1' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1' in function 'DebayerRandBatG' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1.1' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.1' in function 'DebayerRandBatG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.1.1' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.2' in function 'DebayerRandBatG' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.2.1' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.8' in function 'DebayerRandBatG' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.8.1' in function 'DebayerRandBatG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.8.1.1' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.9' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.9.1' in function 'DebayerRandBatG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.9.1.1' in function 'DebayerRandBatG' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.10' in function 'DebayerRandBatG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' in function 'DebayerG' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' in function 'DebayerG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2.1' in function 'DebayerG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.3' in function 'DebayerG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.4' in function 'DebayerG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.5' in function 'DebayerG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.6' in function 'DebayerG' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.6.1' in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.7' in function 'DebayerG' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.7.1' in function 'DebayerG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.7.2' in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.8' in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.8.1' in function 'DebayerG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.9' in function 'DebayerG' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.9.1' in function 'DebayerG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.10' in function 'DebayerG' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.10.1' in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.10.2' in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.10.3' in function 'DebayerG' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:163) in function 'AXIvideo2MultiBayer' completely with a factor of 1.
INFO: [XFORM 203-102] Partitioning array 'PixBufVal.val.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'var.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'SD.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'mean.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'ave.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'w' automatically.
INFO: [XFORM 203-102] Partitioning array 'value.val.V.assign' automatically.
INFO: [XFORM 203-102] Partitioning array 'value.val.V.assign.2' automatically.
INFO: [XFORM 203-102] Partitioning array 'value.val.V.assign.1' automatically.
INFO: [XFORM 203-102] Partitioning array 'PixBufVal.val.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'en_rgd.V' automatically.
INFO: [XFORM 203-102] Partitioning array 'value.val.V.assign' automatically.
INFO: [XFORM 203-102] Partitioning array 'value.val.V.assign.4' automatically.
INFO: [XFORM 203-102] Partitioning array 'value.val.V.assign.3' automatically.
INFO: [XFORM 203-102] Partitioning array 'PixBufVal.val.V' automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'imgBayer.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'imgRgb.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'imgUnzip.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'imgG.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'imgRB.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:198) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:125) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'Debayer' , detected/extracted 3 process function(s): 
	 'DebayerG'
	 'DebayerRatBorBatR'
	 'DebayerRandBatG'.
INFO: [XFORM 203-712] Applying dataflow to function 'v_demosaic' , detected/extracted 4 process function(s): 
	 'AXIvideo2MultiBayer287'
	 'Debayer'
	 'ZipperRemoval'
	 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 1023 for loop 'Loop-0' in function 'ZipperRemoval'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 2049 for loop 'Loop-0-0' in function 'DebayerG'.
WARNING: [XFORM 203-561] Updating loop upper bound from 65537 to 1025 for loop 'Loop-0' in function 'DebayerG'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'ZipperRemoval'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DebayerRatBorBatR'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DebayerRandBatG'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'DebayerG'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:01:04 . Memory (MB): peak = 1025.965 ; gain = 325.938 ; free physical = 1297 ; free virtual = 16240
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:102:60)
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiBayer287' to 'AXIvideo2MultiBayer2' (/home/user/project/smartnav-vivado.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/src/v_demosaic.cpp:93:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val[3].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val[2].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val[1].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_yuv.val[0].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val[3].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val[2].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val[1].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_yuv.val[0].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val[0].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val[1].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val[0].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val[1].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val[0].V.i'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuffer.val[1].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val[0].V.i'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuffer.val[1].V.i'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:01:09 . Memory (MB): peak = 1025.965 ; gain = 325.938 ; free physical = 1257 ; free virtual = 16203
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_demosaic' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.77 seconds; current allocated memory: 346.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 346.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiBayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 347.164 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.35 seconds; current allocated memory: 347.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.25 seconds; current allocated memory: 350.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.56 seconds; current allocated memory: 352.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerRatBorBatR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.04 seconds; current allocated memory: 353.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.35 seconds; current allocated memory: 355.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DebayerRandBatG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.67 seconds; current allocated memory: 356.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.22 seconds; current allocated memory: 357.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Debayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.75 seconds; current allocated memory: 357.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 358.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ZipperRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 358.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 359.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 359.550 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 359.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_demosaic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 359.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.74 seconds; current allocated memory: 360.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 361.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiBayer2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiBayer2'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 362.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_demosaic_mac_muladd_10ns_12s_22s_23_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_demosaic_mul_mul_10ns_12s_22_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_demosaic_mul_mul_8ns_18ns_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_demosaic_mul_mul_9ns_18ns_27_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_demosaic_mux_53_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerG'.
INFO: [HLS 200-111]  Elapsed time: 4.18 seconds; current allocated memory: 367.443 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerRatBorBatR' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_demosaic_mux_32_8_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerRatBorBatR'.
INFO: [HLS 200-111]  Elapsed time: 9.64 seconds; current allocated memory: 364.777 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DebayerRandBatG' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_demosaic_mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DebayerRandBatG'.
INFO: [HLS 200-111]  Elapsed time: 4.89 seconds; current allocated memory: 366.794 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Debayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Debayer'.
INFO: [HLS 200-111]  Elapsed time: 4.56 seconds; current allocated memory: 367.498 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ZipperRemoval' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ZipperRemoval'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 368.292 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 369.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_demosaic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/HwReg_width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/HwReg_height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/HwReg_bayer_phase' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_demosaic/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_demosaic' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'HwReg_width', 'HwReg_height', 'HwReg_bayer_phase' and 'return' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_A' is changed to 'fifo_w8_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_demosaic'.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 370.732 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_demosaic_0_0_DebayerG_DIV1_TABLE_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_demosaic_0_0_DebayerG_DIV2_TABLE_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'design_1_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'imgG_V_val_0_V_U(design_1_v_demosaic_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgG_V_val_1_V_U(design_1_v_demosaic_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgG_V_val_2_V_U(design_1_v_demosaic_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_bayer_phase_c_s_U(design_1_v_demosaic_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgRB_V_val_0_V_U(design_1_v_demosaic_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgRB_V_val_1_V_U(design_1_v_demosaic_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgRB_V_val_2_V_U(design_1_v_demosaic_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_bayer_phase_c1_U(design_1_v_demosaic_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgBayer_V_val_0_V_U(design_1_v_demosaic_0_0_fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_bayer_phase_c_U(design_1_v_demosaic_0_0_fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgRgb_V_val_0_V_U(design_1_v_demosaic_0_0_fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgRgb_V_val_1_V_U(design_1_v_demosaic_0_0_fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgRgb_V_val_2_V_U(design_1_v_demosaic_0_0_fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgUnzip_V_val_0_V_U(design_1_v_demosaic_0_0_fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgUnzip_V_val_1_V_U(design_1_v_demosaic_0_0_fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgUnzip_V_val_2_V_U(design_1_v_demosaic_0_0_fifo_w8_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Debayer_U0_U(design_1_v_demosaic_0_0_start_for_Debayer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_ZipperRemoval_U0_U(design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvi_U0_U(design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvi_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:19 ; elapsed = 00:02:37 . Memory (MB): peak = 1025.965 ; gain = 325.938 ; free physical = 1246 ; free virtual = 16228
INFO: [VHDL 208-304] Generating VHDL RTL for v_demosaic with prefix design_1_v_demosaic_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_demosaic with prefix design_1_v_demosaic_0_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Feb 12 17:13:14 2023...
INFO: [HLS 200-112] Total elapsed time: 190.72 seconds; peak allocated memory: 370.732 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Feb 12 17:13:15 2023...
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer2.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_Debayer.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_DebayerG.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV1_TABLE.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV1_TABLE_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV2_TABLE.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV2_TABLE_rom.dat" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_DebayerRandBatG.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatR.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_fifo_w8_d2_A.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_fifo_w8_d2_A_x.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_A.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_A_x.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_MultiPixStream2AXIvi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_reg_unsigned_short_s.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_start_for_Debayer_U0.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvi_U0.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_CTRL_s_axi.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mac_muladd_10ns_12s_22s_23_1_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mul_8ns_18ns_26_1_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mul_9ns_18ns_27_1_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mul_10ns_12s_22_1_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mux_32_8_1_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mux_53_8_1_1.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_ZipperRemoval.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_v_demosaic.v" already exists in file group "xilinx_veriloghlssynthesis", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer2.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_Debayer.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_DebayerG.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV1_TABLE.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV1_TABLE_rom.dat" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV2_TABLE.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV2_TABLE_rom.dat" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_DebayerG_linebuf_yuv_val_0_V.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_DebayerRandBatG.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatR.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatR_lineBuffer_val_0_V.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_fifo_w8_d2_A.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_fifo_w8_d2_A_x.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_A.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_A_x.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_MultiPixStream2AXIvi.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_reg_unsigned_short_s.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_start_for_Debayer_U0.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvi_U0.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_CTRL_s_axi.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mac_muladd_10ns_12s_22s_23_1_1.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mul_8ns_18ns_26_1_1.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mul_9ns_18ns_27_1_1.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mul_10ns_12s_22_1_1.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mux_32_8_1_1.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mux_53_8_1_1.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_ZipperRemoval.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
WARNING: [IP_Flow 19-1971] File named "hdl/verilog/design_1_v_demosaic_0_0_v_demosaic.v" already exists in file group "xilinx_veriloghlssimulation", cannot add it again.
compile_c: Time (s): cpu = 00:02:47 ; elapsed = 00:03:18 . Memory (MB): peak = 1438.742 ; gain = 5.938 ; free physical = 2010 ; free virtual = 16993
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_v_demosaic_0_0, cache-ID = 210604cc119f771a.
config_ip_cache: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1450.758 ; gain = 12.016 ; free physical = 2248 ; free virtual = 17235
INFO: [Common 17-206] Exiting Vivado at Sun Feb 12 17:13:28 2023...
