Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 22 22:54:29 2025
| Host         : Siddesh running 64-bit major release  (build 9200)
| Command      : report_methodology -file dual_port_ram_methodology_drc_routed.rpt -pb dual_port_ram_methodology_drc_routed.pb -rpx dual_port_ram_methodology_drc_routed.rpx
| Design       : dual_port_ram
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 3
+-----------+------------------+--------------------------------------------+--------+
| Rule      | Severity         | Description                                | Checks |
+-----------+------------------+--------------------------------------------+--------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                | 2      |
| SYNTH-6   | Warning          | Timing of a RAM block might be sub-optimal | 1      |
+-----------+------------------+--------------------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin sram_reg/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin sram_reg/CLKBWRCLK is not reached by a timing clock
Related violations: <none>

SYNTH-6#1 Warning
Timing of a RAM block might be sub-optimal  
The timing for the instance sram_reg, implemented as a RAM block, might be sub-optimal as no output register was merged into the block.
Related violations: <none>


