# Verilog Beginner Projects â€“ Digital Logic Design ğŸ’¡

This repository contains my Verilog HDL implementations of basic digital logic modules. These beginner-level projects are part of my self-learning journey into digital electronics, FPGA design, and VLSI.

---

## ğŸ“ Project Structure

| Category              | Contents                                                  |
|-----------------------|-----------------------------------------------------------|
| **combinational_gates/**   | AND, OR, NOT, NAND, NOR, XOR, XNOR (with testbenches)     |
| **arithmetic_circuits/**   | Half Adder, Full Adder, 4-bit Ripple Carry Adder          |
| **multiplexers/**          | 2:1, 4:1, 8:1 Multiplexers                               |
| **demultiplexers/**        | 1:2, 1:4, 1:8 Demultiplexers                             |
| **decoders_encoders/**     | 2:4, 3:8 Decoders, 4:2, 8:3 Encoders, Priority Encoder    |
| **comparator/**            | 4-bit Comparator                                         |
| **display/**               | BCD to 7-Segment Display Decoder                         |

---

## ğŸ”§ Tools Used

- [EDA Playground](https://edaplayground.com/) â€“ for writing & simulating code  
- ModelSim (optional)  
- Vivado (future plan for synthesis)

---

## ğŸ“Œ Learning Goals

- Understand RTL design and testbench writing in Verilog  
- Practice writing clean, modular code for basic digital blocks  
- Prepare for advanced digital design (FSM, ALU, UART, etc.)

---

## ğŸ§ª Testbenches

Each module has a dedicated testbench to verify its output using:
- `$display`, `$monitor`
- Delay timing (`#10`)
- Stimulus generation and result display

---

## ğŸ‘©â€ğŸ’» About Me

Iâ€™m a B.Tech ECE student exploring Verilog, Digital Logic, and VLSI design.  
This repository reflects my hands-on journey into the world of RTL design using Verilog HDL.

ğŸ“¬ [Connect with me on LinkedIn](https://www.linkedin.com/in/Linkedin.com/in/navya-pradeep)  
