
RTOS_lab_Daniel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000085d0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  08008760  08008760  00009760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008880  08008880  0000a068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008880  08008880  00009880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008888  08008888  0000a068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008888  08008888  00009888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800888c  0800888c  0000988c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08008890  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d60  20000068  080088f8  0000a068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001dc8  080088f8  0000adc8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022618  00000000  00000000  0000a098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047d6  00000000  00000000  0002c6b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cf8  00000000  00000000  00030e88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000167d  00000000  00000000  00032b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002af29  00000000  00000000  000341fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021fed  00000000  00000000  0005f126  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00112328  00000000  00000000  00081113  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019343b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007dbc  00000000  00000000  00193480  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0019b23c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008748 	.word	0x08008748

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08008748 	.word	0x08008748

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b08a      	sub	sp, #40	@ 0x28
 8000500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000502:	f107 031c 	add.w	r3, r7, #28
 8000506:	2200      	movs	r2, #0
 8000508:	601a      	str	r2, [r3, #0]
 800050a:	605a      	str	r2, [r3, #4]
 800050c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800050e:	1d3b      	adds	r3, r7, #4
 8000510:	2200      	movs	r2, #0
 8000512:	601a      	str	r2, [r3, #0]
 8000514:	605a      	str	r2, [r3, #4]
 8000516:	609a      	str	r2, [r3, #8]
 8000518:	60da      	str	r2, [r3, #12]
 800051a:	611a      	str	r2, [r3, #16]
 800051c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800051e:	4b2f      	ldr	r3, [pc, #188]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000520:	4a2f      	ldr	r2, [pc, #188]	@ (80005e0 <MX_ADC1_Init+0xe4>)
 8000522:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000524:	4b2d      	ldr	r3, [pc, #180]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000526:	2200      	movs	r2, #0
 8000528:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 800052a:	4b2c      	ldr	r3, [pc, #176]	@ (80005dc <MX_ADC1_Init+0xe0>)
 800052c:	2210      	movs	r2, #16
 800052e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000530:	4b2a      	ldr	r3, [pc, #168]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000532:	2200      	movs	r2, #0
 8000534:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000536:	4b29      	ldr	r3, [pc, #164]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000538:	2200      	movs	r2, #0
 800053a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800053c:	4b27      	ldr	r3, [pc, #156]	@ (80005dc <MX_ADC1_Init+0xe0>)
 800053e:	2204      	movs	r2, #4
 8000540:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000542:	4b26      	ldr	r3, [pc, #152]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000544:	2200      	movs	r2, #0
 8000546:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000548:	4b24      	ldr	r3, [pc, #144]	@ (80005dc <MX_ADC1_Init+0xe0>)
 800054a:	2200      	movs	r2, #0
 800054c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800054e:	4b23      	ldr	r3, [pc, #140]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000550:	2201      	movs	r2, #1
 8000552:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000554:	4b21      	ldr	r3, [pc, #132]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000556:	2200      	movs	r2, #0
 8000558:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800055c:	4b1f      	ldr	r3, [pc, #124]	@ (80005dc <MX_ADC1_Init+0xe0>)
 800055e:	2200      	movs	r2, #0
 8000560:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000562:	4b1e      	ldr	r3, [pc, #120]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000564:	2200      	movs	r2, #0
 8000566:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000568:	4b1c      	ldr	r3, [pc, #112]	@ (80005dc <MX_ADC1_Init+0xe0>)
 800056a:	2200      	movs	r2, #0
 800056c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000570:	4b1a      	ldr	r3, [pc, #104]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000572:	2200      	movs	r2, #0
 8000574:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000576:	4b19      	ldr	r3, [pc, #100]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000578:	2200      	movs	r2, #0
 800057a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800057e:	4817      	ldr	r0, [pc, #92]	@ (80005dc <MX_ADC1_Init+0xe0>)
 8000580:	f001 f810 	bl	80015a4 <HAL_ADC_Init>
 8000584:	4603      	mov	r3, r0
 8000586:	2b00      	cmp	r3, #0
 8000588:	d001      	beq.n	800058e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800058a:	f000 faf3 	bl	8000b74 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800058e:	2300      	movs	r3, #0
 8000590:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000592:	f107 031c 	add.w	r3, r7, #28
 8000596:	4619      	mov	r1, r3
 8000598:	4810      	ldr	r0, [pc, #64]	@ (80005dc <MX_ADC1_Init+0xe0>)
 800059a:	f001 fd6b 	bl	8002074 <HAL_ADCEx_MultiModeConfigChannel>
 800059e:	4603      	mov	r3, r0
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d001      	beq.n	80005a8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80005a4:	f000 fae6 	bl	8000b74 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 80005a8:	4b0e      	ldr	r3, [pc, #56]	@ (80005e4 <MX_ADC1_Init+0xe8>)
 80005aa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80005ac:	2306      	movs	r3, #6
 80005ae:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80005b0:	2300      	movs	r3, #0
 80005b2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80005b4:	237f      	movs	r3, #127	@ 0x7f
 80005b6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80005b8:	2304      	movs	r3, #4
 80005ba:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80005bc:	2300      	movs	r3, #0
 80005be:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005c0:	1d3b      	adds	r3, r7, #4
 80005c2:	4619      	mov	r1, r3
 80005c4:	4805      	ldr	r0, [pc, #20]	@ (80005dc <MX_ADC1_Init+0xe0>)
 80005c6:	f001 f93d 	bl	8001844 <HAL_ADC_ConfigChannel>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d001      	beq.n	80005d4 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80005d0:	f000 fad0 	bl	8000b74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005d4:	bf00      	nop
 80005d6:	3728      	adds	r7, #40	@ 0x28
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	20000084 	.word	0x20000084
 80005e0:	50040000 	.word	0x50040000
 80005e4:	43210000 	.word	0x43210000

080005e8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b0ac      	sub	sp, #176	@ 0xb0
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005f0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
 80005f8:	605a      	str	r2, [r3, #4]
 80005fa:	609a      	str	r2, [r3, #8]
 80005fc:	60da      	str	r2, [r3, #12]
 80005fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000600:	f107 0314 	add.w	r3, r7, #20
 8000604:	2288      	movs	r2, #136	@ 0x88
 8000606:	2100      	movs	r1, #0
 8000608:	4618      	mov	r0, r3
 800060a:	f007 ffad 	bl	8008568 <memset>
  if(adcHandle->Instance==ADC1)
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	4a27      	ldr	r2, [pc, #156]	@ (80006b0 <HAL_ADC_MspInit+0xc8>)
 8000614:	4293      	cmp	r3, r2
 8000616:	d146      	bne.n	80006a6 <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000618:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800061c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800061e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000622:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000626:	2302      	movs	r3, #2
 8000628:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800062a:	2301      	movs	r3, #1
 800062c:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 800062e:	2308      	movs	r3, #8
 8000630:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000632:	2307      	movs	r3, #7
 8000634:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000636:	2302      	movs	r3, #2
 8000638:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800063a:	2302      	movs	r3, #2
 800063c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800063e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000642:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000644:	f107 0314 	add.w	r3, r7, #20
 8000648:	4618      	mov	r0, r3
 800064a:	f002 ff17 	bl	800347c <HAL_RCCEx_PeriphCLKConfig>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000654:	f000 fa8e 	bl	8000b74 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000658:	4b16      	ldr	r3, [pc, #88]	@ (80006b4 <HAL_ADC_MspInit+0xcc>)
 800065a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800065c:	4a15      	ldr	r2, [pc, #84]	@ (80006b4 <HAL_ADC_MspInit+0xcc>)
 800065e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000662:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000664:	4b13      	ldr	r3, [pc, #76]	@ (80006b4 <HAL_ADC_MspInit+0xcc>)
 8000666:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000668:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800066c:	613b      	str	r3, [r7, #16]
 800066e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000670:	4b10      	ldr	r3, [pc, #64]	@ (80006b4 <HAL_ADC_MspInit+0xcc>)
 8000672:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000674:	4a0f      	ldr	r2, [pc, #60]	@ (80006b4 <HAL_ADC_MspInit+0xcc>)
 8000676:	f043 0302 	orr.w	r3, r3, #2
 800067a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800067c:	4b0d      	ldr	r3, [pc, #52]	@ (80006b4 <HAL_ADC_MspInit+0xcc>)
 800067e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000680:	f003 0302 	and.w	r3, r3, #2
 8000684:	60fb      	str	r3, [r7, #12]
 8000686:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = Poti_Pin;
 8000688:	2302      	movs	r3, #2
 800068a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800068e:	230b      	movs	r3, #11
 8000690:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000694:	2300      	movs	r3, #0
 8000696:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(Poti_GPIO_Port, &GPIO_InitStruct);
 800069a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800069e:	4619      	mov	r1, r3
 80006a0:	4805      	ldr	r0, [pc, #20]	@ (80006b8 <HAL_ADC_MspInit+0xd0>)
 80006a2:	f001 fe79 	bl	8002398 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006a6:	bf00      	nop
 80006a8:	37b0      	adds	r7, #176	@ 0xb0
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	50040000 	.word	0x50040000
 80006b4:	40021000 	.word	0x40021000
 80006b8:	48000400 	.word	0x48000400

080006bc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80006bc:	b580      	push	{r7, lr}
 80006be:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80006c0:	4a10      	ldr	r2, [pc, #64]	@ (8000704 <MX_FREERTOS_Init+0x48>)
 80006c2:	2100      	movs	r1, #0
 80006c4:	4810      	ldr	r0, [pc, #64]	@ (8000708 <MX_FREERTOS_Init+0x4c>)
 80006c6:	f005 f969 	bl	800599c <osThreadNew>
 80006ca:	4603      	mov	r3, r0
 80006cc:	4a0f      	ldr	r2, [pc, #60]	@ (800070c <MX_FREERTOS_Init+0x50>)
 80006ce:	6013      	str	r3, [r2, #0]

  /* creation of Blink1Task */
  Blink1TaskHandle = osThreadNew(Blink1, NULL, &Blink1Task_attributes);
 80006d0:	4a0f      	ldr	r2, [pc, #60]	@ (8000710 <MX_FREERTOS_Init+0x54>)
 80006d2:	2100      	movs	r1, #0
 80006d4:	480f      	ldr	r0, [pc, #60]	@ (8000714 <MX_FREERTOS_Init+0x58>)
 80006d6:	f005 f961 	bl	800599c <osThreadNew>
 80006da:	4603      	mov	r3, r0
 80006dc:	4a0e      	ldr	r2, [pc, #56]	@ (8000718 <MX_FREERTOS_Init+0x5c>)
 80006de:	6013      	str	r3, [r2, #0]

  /* creation of Blink2Task */
  Blink2TaskHandle = osThreadNew(Blink2, NULL, &Blink2Task_attributes);
 80006e0:	4a0e      	ldr	r2, [pc, #56]	@ (800071c <MX_FREERTOS_Init+0x60>)
 80006e2:	2100      	movs	r1, #0
 80006e4:	480e      	ldr	r0, [pc, #56]	@ (8000720 <MX_FREERTOS_Init+0x64>)
 80006e6:	f005 f959 	bl	800599c <osThreadNew>
 80006ea:	4603      	mov	r3, r0
 80006ec:	4a0d      	ldr	r2, [pc, #52]	@ (8000724 <MX_FREERTOS_Init+0x68>)
 80006ee:	6013      	str	r3, [r2, #0]

  /* creation of TriggTask */
  TriggTaskHandle = osThreadNew(Trigg, NULL, &TriggTask_attributes);
 80006f0:	4a0d      	ldr	r2, [pc, #52]	@ (8000728 <MX_FREERTOS_Init+0x6c>)
 80006f2:	2100      	movs	r1, #0
 80006f4:	480d      	ldr	r0, [pc, #52]	@ (800072c <MX_FREERTOS_Init+0x70>)
 80006f6:	f005 f951 	bl	800599c <osThreadNew>
 80006fa:	4603      	mov	r3, r0
 80006fc:	4a0c      	ldr	r2, [pc, #48]	@ (8000730 <MX_FREERTOS_Init+0x74>)
 80006fe:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000700:	bf00      	nop
 8000702:	bd80      	pop	{r7, pc}
 8000704:	080087a8 	.word	0x080087a8
 8000708:	08000735 	.word	0x08000735
 800070c:	200000ec 	.word	0x200000ec
 8000710:	080087cc 	.word	0x080087cc
 8000714:	080007bd 	.word	0x080007bd
 8000718:	200000f0 	.word	0x200000f0
 800071c:	080087f0 	.word	0x080087f0
 8000720:	080007cd 	.word	0x080007cd
 8000724:	200000f4 	.word	0x200000f4
 8000728:	08008814 	.word	0x08008814
 800072c:	080007f9 	.word	0x080007f9
 8000730:	200000f8 	.word	0x200000f8

08000734 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b084      	sub	sp, #16
 8000738:	af00      	add	r7, sp, #0
 800073a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  //HAL_GPIO_WritePin(USR_LED2_GPIO_Port,USR_LED2_Pin,GPIO_PIN_SET);
  //HAL_GPIO_WritePin(S595_Enable_GPIO_Port,S595_Enable_Pin,GPIO_PIN_RESET);
  HAL_GPIO_WritePin(S595_Reset_GPIO_Port,S595_Reset_Pin,GPIO_PIN_SET);
 800073c:	2201      	movs	r2, #1
 800073e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000742:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000746:	f001 ffd1 	bl	80026ec <HAL_GPIO_WritePin>
  int8_t state = 4;
 800074a:	2304      	movs	r3, #4
 800074c:	73fb      	strb	r3, [r7, #15]
  uint32_t led_buffer = PL1_Blue | TL3_Yellow;
 800074e:	4b17      	ldr	r3, [pc, #92]	@ (80007ac <StartDefaultTask+0x78>)
 8000750:	681a      	ldr	r2, [r3, #0]
 8000752:	4b17      	ldr	r3, [pc, #92]	@ (80007b0 <StartDefaultTask+0x7c>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	4313      	orrs	r3, r2
 8000758:	60bb      	str	r3, [r7, #8]
  	/*led_buffer = 	0x000000; |
  							TL4_Yellow |
							TL3_Yellow |
							TL1_Yellow; */
    //HAL_GPIO_TogglePin(LD2_GPIO_Port,LD2_Pin);
    HAL_GPIO_TogglePin(USR_LED1_GPIO_Port,USR_LED1_Pin);
 800075a:	2104      	movs	r1, #4
 800075c:	4815      	ldr	r0, [pc, #84]	@ (80007b4 <StartDefaultTask+0x80>)
 800075e:	f001 ffdd 	bl	800271c <HAL_GPIO_TogglePin>



    if (HAL_SPI_Transmit(&hspi3, (uint8_t *) &led_buffer, 3, 1000) == HAL_ERROR){
 8000762:	f107 0108 	add.w	r1, r7, #8
 8000766:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800076a:	2203      	movs	r2, #3
 800076c:	4812      	ldr	r0, [pc, #72]	@ (80007b8 <StartDefaultTask+0x84>)
 800076e:	f003 fbe4 	bl	8003f3a <HAL_SPI_Transmit>
 8000772:	4603      	mov	r3, r0
 8000774:	2b01      	cmp	r3, #1
 8000776:	d104      	bne.n	8000782 <StartDefaultTask+0x4e>
      HAL_GPIO_TogglePin(USR_LED2_GPIO_Port,USR_LED2_Pin);
 8000778:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800077c:	480d      	ldr	r0, [pc, #52]	@ (80007b4 <StartDefaultTask+0x80>)
 800077e:	f001 ffcd 	bl	800271c <HAL_GPIO_TogglePin>
      
    } ; //Sending in Blocking mode
    
    HAL_GPIO_WritePin(S595_STCP_GPIO_Port,S595_STCP_Pin,GPIO_PIN_SET);
 8000782:	2201      	movs	r2, #1
 8000784:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000788:	480a      	ldr	r0, [pc, #40]	@ (80007b4 <StartDefaultTask+0x80>)
 800078a:	f001 ffaf 	bl	80026ec <HAL_GPIO_WritePin>
    osDelay(50);
 800078e:	2032      	movs	r0, #50	@ 0x32
 8000790:	f005 f996 	bl	8005ac0 <osDelay>
    HAL_GPIO_WritePin(S595_STCP_GPIO_Port,S595_STCP_Pin,GPIO_PIN_RESET);
 8000794:	2200      	movs	r2, #0
 8000796:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800079a:	4806      	ldr	r0, [pc, #24]	@ (80007b4 <StartDefaultTask+0x80>)
 800079c:	f001 ffa6 	bl	80026ec <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 80007a0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007a4:	f000 fd4e 	bl	8001244 <HAL_Delay>
    HAL_GPIO_TogglePin(USR_LED1_GPIO_Port,USR_LED1_Pin);
 80007a8:	e7d7      	b.n	800075a <StartDefaultTask+0x26>
 80007aa:	bf00      	nop
 80007ac:	20000000 	.word	0x20000000
 80007b0:	20000004 	.word	0x20000004
 80007b4:	48000400 	.word	0x48000400
 80007b8:	20000160 	.word	0x20000160

080007bc <Blink1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Blink1 */
void Blink1(void *argument)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Blink1 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80007c4:	2001      	movs	r0, #1
 80007c6:	f005 f97b 	bl	8005ac0 <osDelay>
 80007ca:	e7fb      	b.n	80007c4 <Blink1+0x8>

080007cc <Blink2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Blink2 */
void Blink2(void *argument)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Blink2 */
  /* Infinite loop */
  for(;;)
  {
    varBlink2 = 1;
 80007d4:	4b06      	ldr	r3, [pc, #24]	@ (80007f0 <Blink2+0x24>)
 80007d6:	2201      	movs	r2, #1
 80007d8:	701a      	strb	r2, [r3, #0]
    wait_cycles(400000);
 80007da:	4806      	ldr	r0, [pc, #24]	@ (80007f4 <Blink2+0x28>)
 80007dc:	f000 f822 	bl	8000824 <wait_cycles>
    varBlink2 = 0;
 80007e0:	4b03      	ldr	r3, [pc, #12]	@ (80007f0 <Blink2+0x24>)
 80007e2:	2200      	movs	r2, #0
 80007e4:	701a      	strb	r2, [r3, #0]
    vTaskDelay(20);
 80007e6:	2014      	movs	r0, #20
 80007e8:	f006 f9a6 	bl	8006b38 <vTaskDelay>
    varBlink2 = 1;
 80007ec:	bf00      	nop
 80007ee:	e7f1      	b.n	80007d4 <Blink2+0x8>
 80007f0:	200000e8 	.word	0x200000e8
 80007f4:	00061a80 	.word	0x00061a80

080007f8 <Trigg>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Trigg */
void Trigg(void *argument)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b084      	sub	sp, #16
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Trigg */
  /* Infinite loop */
  for(;;)
  {
    TickType_t xLastWakeTime;
    const TickType_t xPeriod = pdMS_TO_TICKS(200) ; // ms to ticks
 8000800:	23c8      	movs	r3, #200	@ 0xc8
 8000802:	60fb      	str	r3, [r7, #12]
    // Initialise the xLastWakeTime variable with the current time.
    xLastWakeTime = xTaskGetTickCount();
 8000804:	f006 faea 	bl	8006ddc <xTaskGetTickCount>
 8000808:	4603      	mov	r3, r0
 800080a:	60bb      	str	r3, [r7, #8]
    /* Infinite loop */
    for(;;)
      {
        vTaskDelayUntil( &xLastWakeTime, xPeriod );
 800080c:	f107 0308 	add.w	r3, r7, #8
 8000810:	68f9      	ldr	r1, [r7, #12]
 8000812:	4618      	mov	r0, r3
 8000814:	f006 f910 	bl	8006a38 <vTaskDelayUntil>
        wait_cycles(10); //add a breakpoint in this line
 8000818:	200a      	movs	r0, #10
 800081a:	f000 f803 	bl	8000824 <wait_cycles>
        vTaskDelayUntil( &xLastWakeTime, xPeriod );
 800081e:	bf00      	nop
 8000820:	e7f4      	b.n	800080c <Trigg+0x14>
	...

08000824 <wait_cycles>:
  /* USER CODE END Trigg */
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void wait_cycles( uint32_t n ) {
 8000824:	b480      	push	{r7}
 8000826:	b085      	sub	sp, #20
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  uint32_t l = n/3; //cycles per loop is 3
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	4a07      	ldr	r2, [pc, #28]	@ (800084c <wait_cycles+0x28>)
 8000830:	fba2 2303 	umull	r2, r3, r2, r3
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	60fb      	str	r3, [r7, #12]
  asm volatile( "0:" "SUBS %[count], 1;" "BNE 0b;" :[count]"+r"(l) );
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	3b01      	subs	r3, #1
 800083c:	d1fd      	bne.n	800083a <wait_cycles+0x16>
 800083e:	60fb      	str	r3, [r7, #12]
}
 8000840:	bf00      	nop
 8000842:	3714      	adds	r7, #20
 8000844:	46bd      	mov	sp, r7
 8000846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084a:	4770      	bx	lr
 800084c:	aaaaaaab 	.word	0xaaaaaaab

08000850 <MX_GPIO_Init>:
     PC7   ------> S_TIM3_CH2
     PC12   ------> UART5_TX
     PD2   ------> UART5_RX
*/
void MX_GPIO_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b08a      	sub	sp, #40	@ 0x28
 8000854:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000856:	f107 0314 	add.w	r3, r7, #20
 800085a:	2200      	movs	r2, #0
 800085c:	601a      	str	r2, [r3, #0]
 800085e:	605a      	str	r2, [r3, #4]
 8000860:	609a      	str	r2, [r3, #8]
 8000862:	60da      	str	r2, [r3, #12]
 8000864:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000866:	4b80      	ldr	r3, [pc, #512]	@ (8000a68 <MX_GPIO_Init+0x218>)
 8000868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800086a:	4a7f      	ldr	r2, [pc, #508]	@ (8000a68 <MX_GPIO_Init+0x218>)
 800086c:	f043 0304 	orr.w	r3, r3, #4
 8000870:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000872:	4b7d      	ldr	r3, [pc, #500]	@ (8000a68 <MX_GPIO_Init+0x218>)
 8000874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000876:	f003 0304 	and.w	r3, r3, #4
 800087a:	613b      	str	r3, [r7, #16]
 800087c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800087e:	4b7a      	ldr	r3, [pc, #488]	@ (8000a68 <MX_GPIO_Init+0x218>)
 8000880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000882:	4a79      	ldr	r2, [pc, #484]	@ (8000a68 <MX_GPIO_Init+0x218>)
 8000884:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000888:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800088a:	4b77      	ldr	r3, [pc, #476]	@ (8000a68 <MX_GPIO_Init+0x218>)
 800088c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800088e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000892:	60fb      	str	r3, [r7, #12]
 8000894:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000896:	4b74      	ldr	r3, [pc, #464]	@ (8000a68 <MX_GPIO_Init+0x218>)
 8000898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800089a:	4a73      	ldr	r2, [pc, #460]	@ (8000a68 <MX_GPIO_Init+0x218>)
 800089c:	f043 0301 	orr.w	r3, r3, #1
 80008a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008a2:	4b71      	ldr	r3, [pc, #452]	@ (8000a68 <MX_GPIO_Init+0x218>)
 80008a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008a6:	f003 0301 	and.w	r3, r3, #1
 80008aa:	60bb      	str	r3, [r7, #8]
 80008ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ae:	4b6e      	ldr	r3, [pc, #440]	@ (8000a68 <MX_GPIO_Init+0x218>)
 80008b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008b2:	4a6d      	ldr	r2, [pc, #436]	@ (8000a68 <MX_GPIO_Init+0x218>)
 80008b4:	f043 0302 	orr.w	r3, r3, #2
 80008b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008ba:	4b6b      	ldr	r3, [pc, #428]	@ (8000a68 <MX_GPIO_Init+0x218>)
 80008bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008be:	f003 0302 	and.w	r3, r3, #2
 80008c2:	607b      	str	r3, [r7, #4]
 80008c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008c6:	4b68      	ldr	r3, [pc, #416]	@ (8000a68 <MX_GPIO_Init+0x218>)
 80008c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ca:	4a67      	ldr	r2, [pc, #412]	@ (8000a68 <MX_GPIO_Init+0x218>)
 80008cc:	f043 0308 	orr.w	r3, r3, #8
 80008d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008d2:	4b65      	ldr	r3, [pc, #404]	@ (8000a68 <MX_GPIO_Init+0x218>)
 80008d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008d6:	f003 0308 	and.w	r3, r3, #8
 80008da:	603b      	str	r3, [r7, #0]
 80008dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|S595_Reset_Pin, GPIO_PIN_RESET);
 80008de:	2200      	movs	r2, #0
 80008e0:	f44f 7108 	mov.w	r1, #544	@ 0x220
 80008e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008e8:	f001 ff00 	bl	80026ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, USR_LED1_Pin|S595_STCP_Pin|USR_LED2_Pin|Disp_Reset_Pin, GPIO_PIN_RESET);
 80008ec:	2200      	movs	r2, #0
 80008ee:	f249 0144 	movw	r1, #36932	@ 0x9044
 80008f2:	485e      	ldr	r0, [pc, #376]	@ (8000a6c <MX_GPIO_Init+0x21c>)
 80008f4:	f001 fefa 	bl	80026ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Disp_Data_GPIO_Port, Disp_Data_Pin, GPIO_PIN_RESET);
 80008f8:	2200      	movs	r2, #0
 80008fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80008fe:	485c      	ldr	r0, [pc, #368]	@ (8000a70 <MX_GPIO_Init+0x220>)
 8000900:	f001 fef4 	bl	80026ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000904:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000908:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800090a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800090e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	2300      	movs	r3, #0
 8000912:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000914:	f107 0314 	add.w	r3, r7, #20
 8000918:	4619      	mov	r1, r3
 800091a:	4855      	ldr	r0, [pc, #340]	@ (8000a70 <MX_GPIO_Init+0x220>)
 800091c:	f001 fd3c 	bl	8002398 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin S595_Reset_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|S595_Reset_Pin;
 8000920:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8000924:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000926:	2301      	movs	r3, #1
 8000928:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	2300      	movs	r3, #0
 800092c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800092e:	2300      	movs	r3, #0
 8000930:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000932:	f107 0314 	add.w	r3, r7, #20
 8000936:	4619      	mov	r1, r3
 8000938:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800093c:	f001 fd2c 	bl	8002398 <HAL_GPIO_Init>

  /*Configure GPIO pin : TL1_Car_Pin */
  GPIO_InitStruct.Pin = TL1_Car_Pin;
 8000940:	2310      	movs	r3, #16
 8000942:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000944:	2300      	movs	r3, #0
 8000946:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000948:	2300      	movs	r3, #0
 800094a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL1_Car_GPIO_Port, &GPIO_InitStruct);
 800094c:	f107 0314 	add.w	r3, r7, #20
 8000950:	4619      	mov	r1, r3
 8000952:	4847      	ldr	r0, [pc, #284]	@ (8000a70 <MX_GPIO_Init+0x220>)
 8000954:	f001 fd20 	bl	8002398 <HAL_GPIO_Init>

  /*Configure GPIO pins : USR_LED1_Pin S595_STCP_Pin USR_LED2_Pin Disp_Reset_Pin */
  GPIO_InitStruct.Pin = USR_LED1_Pin|S595_STCP_Pin|USR_LED2_Pin|Disp_Reset_Pin;
 8000958:	f249 0344 	movw	r3, #36932	@ 0x9044
 800095c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800095e:	2301      	movs	r3, #1
 8000960:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000966:	2300      	movs	r3, #0
 8000968:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800096a:	f107 0314 	add.w	r3, r7, #20
 800096e:	4619      	mov	r1, r3
 8000970:	483e      	ldr	r0, [pc, #248]	@ (8000a6c <MX_GPIO_Init+0x21c>)
 8000972:	f001 fd11 	bl	8002398 <HAL_GPIO_Init>

  /*Configure GPIO pins : TL2_Car_Pin TL3_Car_Pin */
  GPIO_InitStruct.Pin = TL2_Car_Pin|TL3_Car_Pin;
 8000976:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 800097a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800097c:	2300      	movs	r3, #0
 800097e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000980:	2300      	movs	r3, #0
 8000982:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000984:	f107 0314 	add.w	r3, r7, #20
 8000988:	4619      	mov	r1, r3
 800098a:	4838      	ldr	r0, [pc, #224]	@ (8000a6c <MX_GPIO_Init+0x21c>)
 800098c:	f001 fd04 	bl	8002398 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000990:	2380      	movs	r3, #128	@ 0x80
 8000992:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000994:	2302      	movs	r3, #2
 8000996:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000998:	2300      	movs	r3, #0
 800099a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099c:	2300      	movs	r3, #0
 800099e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80009a0:	2302      	movs	r3, #2
 80009a2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009a4:	f107 0314 	add.w	r3, r7, #20
 80009a8:	4619      	mov	r1, r3
 80009aa:	4831      	ldr	r0, [pc, #196]	@ (8000a70 <MX_GPIO_Init+0x220>)
 80009ac:	f001 fcf4 	bl	8002398 <HAL_GPIO_Init>

  /*Configure GPIO pin : Disp_Data_Pin */
  GPIO_InitStruct.Pin = Disp_Data_Pin;
 80009b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b6:	2301      	movs	r3, #1
 80009b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ba:	2300      	movs	r3, #0
 80009bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009be:	2300      	movs	r3, #0
 80009c0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Disp_Data_GPIO_Port, &GPIO_InitStruct);
 80009c2:	f107 0314 	add.w	r3, r7, #20
 80009c6:	4619      	mov	r1, r3
 80009c8:	4829      	ldr	r0, [pc, #164]	@ (8000a70 <MX_GPIO_Init+0x220>)
 80009ca:	f001 fce5 	bl	8002398 <HAL_GPIO_Init>

  /*Configure GPIO pin : TL4_Car_Pin */
  GPIO_InitStruct.Pin = TL4_Car_Pin;
 80009ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009d4:	2300      	movs	r3, #0
 80009d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d8:	2300      	movs	r3, #0
 80009da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL4_Car_GPIO_Port, &GPIO_InitStruct);
 80009dc:	f107 0314 	add.w	r3, r7, #20
 80009e0:	4619      	mov	r1, r3
 80009e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009e6:	f001 fcd7 	bl	8002398 <HAL_GPIO_Init>

  /*Configure GPIO pin : PL1_Switch_Pin */
  GPIO_InitStruct.Pin = PL1_Switch_Pin;
 80009ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80009ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009f0:	2300      	movs	r3, #0
 80009f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80009f4:	2301      	movs	r3, #1
 80009f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PL1_Switch_GPIO_Port, &GPIO_InitStruct);
 80009f8:	f107 0314 	add.w	r3, r7, #20
 80009fc:	4619      	mov	r1, r3
 80009fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a02:	f001 fcc9 	bl	8002398 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000a06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a0c:	2302      	movs	r3, #2
 8000a0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a10:	2300      	movs	r3, #0
 8000a12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a14:	2303      	movs	r3, #3
 8000a16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8000a18:	2308      	movs	r3, #8
 8000a1a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a1c:	f107 0314 	add.w	r3, r7, #20
 8000a20:	4619      	mov	r1, r3
 8000a22:	4813      	ldr	r0, [pc, #76]	@ (8000a70 <MX_GPIO_Init+0x220>)
 8000a24:	f001 fcb8 	bl	8002398 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a28:	2304      	movs	r3, #4
 8000a2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a2c:	2302      	movs	r3, #2
 8000a2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a30:	2300      	movs	r3, #0
 8000a32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a34:	2303      	movs	r3, #3
 8000a36:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8000a38:	2308      	movs	r3, #8
 8000a3a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a3c:	f107 0314 	add.w	r3, r7, #20
 8000a40:	4619      	mov	r1, r3
 8000a42:	480c      	ldr	r0, [pc, #48]	@ (8000a74 <MX_GPIO_Init+0x224>)
 8000a44:	f001 fca8 	bl	8002398 <HAL_GPIO_Init>

  /*Configure GPIO pin : PL2_Switch_Pin */
  GPIO_InitStruct.Pin = PL2_Switch_Pin;
 8000a48:	2380      	movs	r3, #128	@ 0x80
 8000a4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a50:	2301      	movs	r3, #1
 8000a52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PL2_Switch_GPIO_Port, &GPIO_InitStruct);
 8000a54:	f107 0314 	add.w	r3, r7, #20
 8000a58:	4619      	mov	r1, r3
 8000a5a:	4804      	ldr	r0, [pc, #16]	@ (8000a6c <MX_GPIO_Init+0x21c>)
 8000a5c:	f001 fc9c 	bl	8002398 <HAL_GPIO_Init>

}
 8000a60:	bf00      	nop
 8000a62:	3728      	adds	r7, #40	@ 0x28
 8000a64:	46bd      	mov	sp, r7
 8000a66:	bd80      	pop	{r7, pc}
 8000a68:	40021000 	.word	0x40021000
 8000a6c:	48000400 	.word	0x48000400
 8000a70:	48000800 	.word	0x48000800
 8000a74:	48000c00 	.word	0x48000c00

08000a78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a7c:	f000 fba2 	bl	80011c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a80:	f000 f814 	bl	8000aac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a84:	f7ff fee4 	bl	8000850 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000a88:	f000 fae6 	bl	8001058 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000a8c:	f7ff fd36 	bl	80004fc <MX_ADC1_Init>
  MX_SPI2_Init();
 8000a90:	f000 f876 	bl	8000b80 <MX_SPI2_Init>
  MX_SPI3_Init();
 8000a94:	f000 f8b2 	bl	8000bfc <MX_SPI3_Init>
  MX_TIM8_Init();
 8000a98:	f000 fa6c 	bl	8000f74 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000a9c:	f004 ff34 	bl	8005908 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000aa0:	f7ff fe0c 	bl	80006bc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000aa4:	f004 ff54 	bl	8005950 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8000aa8:	bf00      	nop
 8000aaa:	e7fd      	b.n	8000aa8 <main+0x30>

08000aac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b096      	sub	sp, #88	@ 0x58
 8000ab0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ab2:	f107 0314 	add.w	r3, r7, #20
 8000ab6:	2244      	movs	r2, #68	@ 0x44
 8000ab8:	2100      	movs	r1, #0
 8000aba:	4618      	mov	r0, r3
 8000abc:	f007 fd54 	bl	8008568 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ac0:	463b      	mov	r3, r7
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	601a      	str	r2, [r3, #0]
 8000ac6:	605a      	str	r2, [r3, #4]
 8000ac8:	609a      	str	r2, [r3, #8]
 8000aca:	60da      	str	r2, [r3, #12]
 8000acc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000ace:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000ad2:	f001 fe4b 	bl	800276c <HAL_PWREx_ControlVoltageScaling>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d001      	beq.n	8000ae0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000adc:	f000 f84a 	bl	8000b74 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ae0:	2302      	movs	r3, #2
 8000ae2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ae4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ae8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000aea:	2310      	movs	r3, #16
 8000aec:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aee:	2302      	movs	r3, #2
 8000af0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000af2:	2302      	movs	r3, #2
 8000af4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000af6:	2301      	movs	r3, #1
 8000af8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000afa:	230a      	movs	r3, #10
 8000afc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000afe:	2307      	movs	r3, #7
 8000b00:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000b02:	2302      	movs	r3, #2
 8000b04:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000b06:	2302      	movs	r3, #2
 8000b08:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b0a:	f107 0314 	add.w	r3, r7, #20
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f001 fe82 	bl	8002818 <HAL_RCC_OscConfig>
 8000b14:	4603      	mov	r3, r0
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d001      	beq.n	8000b1e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000b1a:	f000 f82b 	bl	8000b74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b1e:	230f      	movs	r3, #15
 8000b20:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b22:	2303      	movs	r3, #3
 8000b24:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b26:	2300      	movs	r3, #0
 8000b28:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b32:	463b      	mov	r3, r7
 8000b34:	2104      	movs	r1, #4
 8000b36:	4618      	mov	r0, r3
 8000b38:	f002 fa4a 	bl	8002fd0 <HAL_RCC_ClockConfig>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d001      	beq.n	8000b46 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000b42:	f000 f817 	bl	8000b74 <Error_Handler>
  }
}
 8000b46:	bf00      	nop
 8000b48:	3758      	adds	r7, #88	@ 0x58
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
	...

08000b50 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4a04      	ldr	r2, [pc, #16]	@ (8000b70 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000b5e:	4293      	cmp	r3, r2
 8000b60:	d101      	bne.n	8000b66 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000b62:	f000 fb4f 	bl	8001204 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000b66:	bf00      	nop
 8000b68:	3708      	adds	r7, #8
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	40012c00 	.word	0x40012c00

08000b74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b78:	b672      	cpsid	i
}
 8000b7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b7c:	bf00      	nop
 8000b7e:	e7fd      	b.n	8000b7c <Error_Handler+0x8>

08000b80 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000b84:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000b86:	4a1c      	ldr	r2, [pc, #112]	@ (8000bf8 <MX_SPI2_Init+0x78>)
 8000b88:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000b8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000b8c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b90:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000b92:	4b18      	ldr	r3, [pc, #96]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000b98:	4b16      	ldr	r3, [pc, #88]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000b9a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000b9e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ba0:	4b14      	ldr	r3, [pc, #80]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ba6:	4b13      	ldr	r3, [pc, #76]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000bac:	4b11      	ldr	r3, [pc, #68]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000bae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000bb2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000bb4:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bba:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bc6:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000bcc:	4b09      	ldr	r3, [pc, #36]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000bce:	2207      	movs	r2, #7
 8000bd0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000bd2:	4b08      	ldr	r3, [pc, #32]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000bd8:	4b06      	ldr	r3, [pc, #24]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000bda:	2208      	movs	r2, #8
 8000bdc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000bde:	4805      	ldr	r0, [pc, #20]	@ (8000bf4 <MX_SPI2_Init+0x74>)
 8000be0:	f003 f908 	bl	8003df4 <HAL_SPI_Init>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000bea:	f7ff ffc3 	bl	8000b74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000bee:	bf00      	nop
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	200000fc 	.word	0x200000fc
 8000bf8:	40003800 	.word	0x40003800

08000bfc <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000c00:	4b1b      	ldr	r3, [pc, #108]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c02:	4a1c      	ldr	r2, [pc, #112]	@ (8000c74 <MX_SPI3_Init+0x78>)
 8000c04:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000c06:	4b1a      	ldr	r3, [pc, #104]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c08:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c0c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000c0e:	4b18      	ldr	r3, [pc, #96]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c14:	4b16      	ldr	r3, [pc, #88]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c16:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000c1a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c1c:	4b14      	ldr	r3, [pc, #80]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c22:	4b13      	ldr	r3, [pc, #76]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000c28:	4b11      	ldr	r3, [pc, #68]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c2e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000c30:	4b0f      	ldr	r3, [pc, #60]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c32:	2228      	movs	r2, #40	@ 0x28
 8000c34:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c36:	4b0e      	ldr	r3, [pc, #56]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c42:	4b0b      	ldr	r3, [pc, #44]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000c48:	4b09      	ldr	r3, [pc, #36]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c4a:	2207      	movs	r2, #7
 8000c4c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c4e:	4b08      	ldr	r3, [pc, #32]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000c54:	4b06      	ldr	r3, [pc, #24]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c56:	2208      	movs	r2, #8
 8000c58:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000c5a:	4805      	ldr	r0, [pc, #20]	@ (8000c70 <MX_SPI3_Init+0x74>)
 8000c5c:	f003 f8ca 	bl	8003df4 <HAL_SPI_Init>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d001      	beq.n	8000c6a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000c66:	f7ff ff85 	bl	8000b74 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000c6a:	bf00      	nop
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	20000160 	.word	0x20000160
 8000c74:	40003c00 	.word	0x40003c00

08000c78 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b08e      	sub	sp, #56	@ 0x38
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c84:	2200      	movs	r2, #0
 8000c86:	601a      	str	r2, [r3, #0]
 8000c88:	605a      	str	r2, [r3, #4]
 8000c8a:	609a      	str	r2, [r3, #8]
 8000c8c:	60da      	str	r2, [r3, #12]
 8000c8e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	4a4b      	ldr	r2, [pc, #300]	@ (8000dc4 <HAL_SPI_MspInit+0x14c>)
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d145      	bne.n	8000d26 <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000c9a:	4b4b      	ldr	r3, [pc, #300]	@ (8000dc8 <HAL_SPI_MspInit+0x150>)
 8000c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c9e:	4a4a      	ldr	r2, [pc, #296]	@ (8000dc8 <HAL_SPI_MspInit+0x150>)
 8000ca0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ca4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ca6:	4b48      	ldr	r3, [pc, #288]	@ (8000dc8 <HAL_SPI_MspInit+0x150>)
 8000ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000caa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cae:	623b      	str	r3, [r7, #32]
 8000cb0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cb2:	4b45      	ldr	r3, [pc, #276]	@ (8000dc8 <HAL_SPI_MspInit+0x150>)
 8000cb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cb6:	4a44      	ldr	r2, [pc, #272]	@ (8000dc8 <HAL_SPI_MspInit+0x150>)
 8000cb8:	f043 0304 	orr.w	r3, r3, #4
 8000cbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cbe:	4b42      	ldr	r3, [pc, #264]	@ (8000dc8 <HAL_SPI_MspInit+0x150>)
 8000cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cc2:	f003 0304 	and.w	r3, r3, #4
 8000cc6:	61fb      	str	r3, [r7, #28]
 8000cc8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cca:	4b3f      	ldr	r3, [pc, #252]	@ (8000dc8 <HAL_SPI_MspInit+0x150>)
 8000ccc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cce:	4a3e      	ldr	r2, [pc, #248]	@ (8000dc8 <HAL_SPI_MspInit+0x150>)
 8000cd0:	f043 0302 	orr.w	r3, r3, #2
 8000cd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cd6:	4b3c      	ldr	r3, [pc, #240]	@ (8000dc8 <HAL_SPI_MspInit+0x150>)
 8000cd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cda:	f003 0302 	and.w	r3, r3, #2
 8000cde:	61bb      	str	r3, [r7, #24]
 8000ce0:	69bb      	ldr	r3, [r7, #24]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000ce2:	2308      	movs	r3, #8
 8000ce4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cea:	2300      	movs	r3, #0
 8000cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cee:	2303      	movs	r3, #3
 8000cf0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000cf2:	2305      	movs	r3, #5
 8000cf4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cf6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	4833      	ldr	r0, [pc, #204]	@ (8000dcc <HAL_SPI_MspInit+0x154>)
 8000cfe:	f001 fb4b 	bl	8002398 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d06:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d08:	2302      	movs	r3, #2
 8000d0a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d10:	2303      	movs	r3, #3
 8000d12:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d14:	2305      	movs	r3, #5
 8000d16:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d18:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	482c      	ldr	r0, [pc, #176]	@ (8000dd0 <HAL_SPI_MspInit+0x158>)
 8000d20:	f001 fb3a 	bl	8002398 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000d24:	e049      	b.n	8000dba <HAL_SPI_MspInit+0x142>
  else if(spiHandle->Instance==SPI3)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4a2a      	ldr	r2, [pc, #168]	@ (8000dd4 <HAL_SPI_MspInit+0x15c>)
 8000d2c:	4293      	cmp	r3, r2
 8000d2e:	d144      	bne.n	8000dba <HAL_SPI_MspInit+0x142>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000d30:	4b25      	ldr	r3, [pc, #148]	@ (8000dc8 <HAL_SPI_MspInit+0x150>)
 8000d32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d34:	4a24      	ldr	r2, [pc, #144]	@ (8000dc8 <HAL_SPI_MspInit+0x150>)
 8000d36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d3c:	4b22      	ldr	r3, [pc, #136]	@ (8000dc8 <HAL_SPI_MspInit+0x150>)
 8000d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d44:	617b      	str	r3, [r7, #20]
 8000d46:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d48:	4b1f      	ldr	r3, [pc, #124]	@ (8000dc8 <HAL_SPI_MspInit+0x150>)
 8000d4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d4c:	4a1e      	ldr	r2, [pc, #120]	@ (8000dc8 <HAL_SPI_MspInit+0x150>)
 8000d4e:	f043 0304 	orr.w	r3, r3, #4
 8000d52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d54:	4b1c      	ldr	r3, [pc, #112]	@ (8000dc8 <HAL_SPI_MspInit+0x150>)
 8000d56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d58:	f003 0304 	and.w	r3, r3, #4
 8000d5c:	613b      	str	r3, [r7, #16]
 8000d5e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d60:	4b19      	ldr	r3, [pc, #100]	@ (8000dc8 <HAL_SPI_MspInit+0x150>)
 8000d62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d64:	4a18      	ldr	r2, [pc, #96]	@ (8000dc8 <HAL_SPI_MspInit+0x150>)
 8000d66:	f043 0302 	orr.w	r3, r3, #2
 8000d6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d6c:	4b16      	ldr	r3, [pc, #88]	@ (8000dc8 <HAL_SPI_MspInit+0x150>)
 8000d6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d70:	f003 0302 	and.w	r3, r3, #2
 8000d74:	60fb      	str	r3, [r7, #12]
 8000d76:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000d78:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d7c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7e:	2302      	movs	r3, #2
 8000d80:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d82:	2300      	movs	r3, #0
 8000d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d86:	2303      	movs	r3, #3
 8000d88:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d8a:	2306      	movs	r3, #6
 8000d8c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d92:	4619      	mov	r1, r3
 8000d94:	480d      	ldr	r0, [pc, #52]	@ (8000dcc <HAL_SPI_MspInit+0x154>)
 8000d96:	f001 faff 	bl	8002398 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000d9a:	2320      	movs	r3, #32
 8000d9c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d9e:	2302      	movs	r3, #2
 8000da0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da2:	2300      	movs	r3, #0
 8000da4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da6:	2303      	movs	r3, #3
 8000da8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000daa:	2306      	movs	r3, #6
 8000dac:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000db2:	4619      	mov	r1, r3
 8000db4:	4806      	ldr	r0, [pc, #24]	@ (8000dd0 <HAL_SPI_MspInit+0x158>)
 8000db6:	f001 faef 	bl	8002398 <HAL_GPIO_Init>
}
 8000dba:	bf00      	nop
 8000dbc:	3738      	adds	r7, #56	@ 0x38
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	40003800 	.word	0x40003800
 8000dc8:	40021000 	.word	0x40021000
 8000dcc:	48000800 	.word	0x48000800
 8000dd0:	48000400 	.word	0x48000400
 8000dd4:	40003c00 	.word	0x40003c00

08000dd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b082      	sub	sp, #8
 8000ddc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dde:	4b11      	ldr	r3, [pc, #68]	@ (8000e24 <HAL_MspInit+0x4c>)
 8000de0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000de2:	4a10      	ldr	r2, [pc, #64]	@ (8000e24 <HAL_MspInit+0x4c>)
 8000de4:	f043 0301 	orr.w	r3, r3, #1
 8000de8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000dea:	4b0e      	ldr	r3, [pc, #56]	@ (8000e24 <HAL_MspInit+0x4c>)
 8000dec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000dee:	f003 0301 	and.w	r3, r3, #1
 8000df2:	607b      	str	r3, [r7, #4]
 8000df4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000df6:	4b0b      	ldr	r3, [pc, #44]	@ (8000e24 <HAL_MspInit+0x4c>)
 8000df8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dfa:	4a0a      	ldr	r2, [pc, #40]	@ (8000e24 <HAL_MspInit+0x4c>)
 8000dfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e00:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e02:	4b08      	ldr	r3, [pc, #32]	@ (8000e24 <HAL_MspInit+0x4c>)
 8000e04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e0a:	603b      	str	r3, [r7, #0]
 8000e0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000e0e:	2200      	movs	r2, #0
 8000e10:	210f      	movs	r1, #15
 8000e12:	f06f 0001 	mvn.w	r0, #1
 8000e16:	f001 fa95 	bl	8002344 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e1a:	bf00      	nop
 8000e1c:	3708      	adds	r7, #8
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	40021000 	.word	0x40021000

08000e28 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b08c      	sub	sp, #48	@ 0x30
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000e30:	2300      	movs	r3, #0
 8000e32:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000e36:	4b2e      	ldr	r3, [pc, #184]	@ (8000ef0 <HAL_InitTick+0xc8>)
 8000e38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e3a:	4a2d      	ldr	r2, [pc, #180]	@ (8000ef0 <HAL_InitTick+0xc8>)
 8000e3c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000e40:	6613      	str	r3, [r2, #96]	@ 0x60
 8000e42:	4b2b      	ldr	r3, [pc, #172]	@ (8000ef0 <HAL_InitTick+0xc8>)
 8000e44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000e4a:	60bb      	str	r3, [r7, #8]
 8000e4c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e4e:	f107 020c 	add.w	r2, r7, #12
 8000e52:	f107 0310 	add.w	r3, r7, #16
 8000e56:	4611      	mov	r1, r2
 8000e58:	4618      	mov	r0, r3
 8000e5a:	f002 fa7d 	bl	8003358 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000e5e:	f002 fa65 	bl	800332c <HAL_RCC_GetPCLK2Freq>
 8000e62:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e66:	4a23      	ldr	r2, [pc, #140]	@ (8000ef4 <HAL_InitTick+0xcc>)
 8000e68:	fba2 2303 	umull	r2, r3, r2, r3
 8000e6c:	0c9b      	lsrs	r3, r3, #18
 8000e6e:	3b01      	subs	r3, #1
 8000e70:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000e72:	4b21      	ldr	r3, [pc, #132]	@ (8000ef8 <HAL_InitTick+0xd0>)
 8000e74:	4a21      	ldr	r2, [pc, #132]	@ (8000efc <HAL_InitTick+0xd4>)
 8000e76:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000e78:	4b1f      	ldr	r3, [pc, #124]	@ (8000ef8 <HAL_InitTick+0xd0>)
 8000e7a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e7e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000e80:	4a1d      	ldr	r2, [pc, #116]	@ (8000ef8 <HAL_InitTick+0xd0>)
 8000e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e84:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000e86:	4b1c      	ldr	r3, [pc, #112]	@ (8000ef8 <HAL_InitTick+0xd0>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef8 <HAL_InitTick+0xd0>)
 8000e8e:	2200      	movs	r2, #0
 8000e90:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e92:	4b19      	ldr	r3, [pc, #100]	@ (8000ef8 <HAL_InitTick+0xd0>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000e98:	4817      	ldr	r0, [pc, #92]	@ (8000ef8 <HAL_InitTick+0xd0>)
 8000e9a:	f003 fb29 	bl	80044f0 <HAL_TIM_Base_Init>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000ea4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d11b      	bne.n	8000ee4 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000eac:	4812      	ldr	r0, [pc, #72]	@ (8000ef8 <HAL_InitTick+0xd0>)
 8000eae:	f003 fb77 	bl	80045a0 <HAL_TIM_Base_Start_IT>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000eb8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d111      	bne.n	8000ee4 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000ec0:	2019      	movs	r0, #25
 8000ec2:	f001 fa5b 	bl	800237c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	2b0f      	cmp	r3, #15
 8000eca:	d808      	bhi.n	8000ede <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8000ecc:	2200      	movs	r2, #0
 8000ece:	6879      	ldr	r1, [r7, #4]
 8000ed0:	2019      	movs	r0, #25
 8000ed2:	f001 fa37 	bl	8002344 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ed6:	4a0a      	ldr	r2, [pc, #40]	@ (8000f00 <HAL_InitTick+0xd8>)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6013      	str	r3, [r2, #0]
 8000edc:	e002      	b.n	8000ee4 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000ee4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	3730      	adds	r7, #48	@ 0x30
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	40021000 	.word	0x40021000
 8000ef4:	431bde83 	.word	0x431bde83
 8000ef8:	200001c4 	.word	0x200001c4
 8000efc:	40012c00 	.word	0x40012c00
 8000f00:	2000000c 	.word	0x2000000c

08000f04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f08:	bf00      	nop
 8000f0a:	e7fd      	b.n	8000f08 <NMI_Handler+0x4>

08000f0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f10:	bf00      	nop
 8000f12:	e7fd      	b.n	8000f10 <HardFault_Handler+0x4>

08000f14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f18:	bf00      	nop
 8000f1a:	e7fd      	b.n	8000f18 <MemManage_Handler+0x4>

08000f1c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f20:	bf00      	nop
 8000f22:	e7fd      	b.n	8000f20 <BusFault_Handler+0x4>

08000f24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f28:	bf00      	nop
 8000f2a:	e7fd      	b.n	8000f28 <UsageFault_Handler+0x4>

08000f2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
	...

08000f3c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f40:	4802      	ldr	r0, [pc, #8]	@ (8000f4c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000f42:	f003 fb9d 	bl	8004680 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000f46:	bf00      	nop
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	200001c4 	.word	0x200001c4

08000f50 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f54:	4b06      	ldr	r3, [pc, #24]	@ (8000f70 <SystemInit+0x20>)
 8000f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f5a:	4a05      	ldr	r2, [pc, #20]	@ (8000f70 <SystemInit+0x20>)
 8000f5c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000f64:	bf00      	nop
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	e000ed00 	.word	0xe000ed00

08000f74 <MX_TIM8_Init>:

TIM_HandleTypeDef htim8;

/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b088      	sub	sp, #32
 8000f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f7a:	f107 0310 	add.w	r3, r7, #16
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	605a      	str	r2, [r3, #4]
 8000f84:	609a      	str	r2, [r3, #8]
 8000f86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f88:	1d3b      	adds	r3, r7, #4
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	601a      	str	r2, [r3, #0]
 8000f8e:	605a      	str	r2, [r3, #4]
 8000f90:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000f92:	4b1f      	ldr	r3, [pc, #124]	@ (8001010 <MX_TIM8_Init+0x9c>)
 8000f94:	4a1f      	ldr	r2, [pc, #124]	@ (8001014 <MX_TIM8_Init+0xa0>)
 8000f96:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8000f98:	4b1d      	ldr	r3, [pc, #116]	@ (8001010 <MX_TIM8_Init+0x9c>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f9e:	4b1c      	ldr	r3, [pc, #112]	@ (8001010 <MX_TIM8_Init+0x9c>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 255;
 8000fa4:	4b1a      	ldr	r3, [pc, #104]	@ (8001010 <MX_TIM8_Init+0x9c>)
 8000fa6:	22ff      	movs	r2, #255	@ 0xff
 8000fa8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000faa:	4b19      	ldr	r3, [pc, #100]	@ (8001010 <MX_TIM8_Init+0x9c>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000fb0:	4b17      	ldr	r3, [pc, #92]	@ (8001010 <MX_TIM8_Init+0x9c>)
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fb6:	4b16      	ldr	r3, [pc, #88]	@ (8001010 <MX_TIM8_Init+0x9c>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000fbc:	4814      	ldr	r0, [pc, #80]	@ (8001010 <MX_TIM8_Init+0x9c>)
 8000fbe:	f003 fa97 	bl	80044f0 <HAL_TIM_Base_Init>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8000fc8:	f7ff fdd4 	bl	8000b74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fcc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fd0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000fd2:	f107 0310 	add.w	r3, r7, #16
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	480d      	ldr	r0, [pc, #52]	@ (8001010 <MX_TIM8_Init+0x9c>)
 8000fda:	f003 fc58 	bl	800488e <HAL_TIM_ConfigClockSource>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_TIM8_Init+0x74>
  {
    Error_Handler();
 8000fe4:	f7ff fdc6 	bl	8000b74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000fec:	2300      	movs	r3, #0
 8000fee:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000ff4:	1d3b      	adds	r3, r7, #4
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	4805      	ldr	r0, [pc, #20]	@ (8001010 <MX_TIM8_Init+0x9c>)
 8000ffa:	f003 fe79 	bl	8004cf0 <HAL_TIMEx_MasterConfigSynchronization>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8001004:	f7ff fdb6 	bl	8000b74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001008:	bf00      	nop
 800100a:	3720      	adds	r7, #32
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}
 8001010:	20000210 	.word	0x20000210
 8001014:	40013400 	.word	0x40013400

08001018 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001018:	b480      	push	{r7}
 800101a:	b085      	sub	sp, #20
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM8)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a0a      	ldr	r2, [pc, #40]	@ (8001050 <HAL_TIM_Base_MspInit+0x38>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d10b      	bne.n	8001042 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800102a:	4b0a      	ldr	r3, [pc, #40]	@ (8001054 <HAL_TIM_Base_MspInit+0x3c>)
 800102c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800102e:	4a09      	ldr	r2, [pc, #36]	@ (8001054 <HAL_TIM_Base_MspInit+0x3c>)
 8001030:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001034:	6613      	str	r3, [r2, #96]	@ 0x60
 8001036:	4b07      	ldr	r3, [pc, #28]	@ (8001054 <HAL_TIM_Base_MspInit+0x3c>)
 8001038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800103a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001042:	bf00      	nop
 8001044:	3714      	adds	r7, #20
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr
 800104e:	bf00      	nop
 8001050:	40013400 	.word	0x40013400
 8001054:	40021000 	.word	0x40021000

08001058 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800105c:	4b14      	ldr	r3, [pc, #80]	@ (80010b0 <MX_USART2_UART_Init+0x58>)
 800105e:	4a15      	ldr	r2, [pc, #84]	@ (80010b4 <MX_USART2_UART_Init+0x5c>)
 8001060:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001062:	4b13      	ldr	r3, [pc, #76]	@ (80010b0 <MX_USART2_UART_Init+0x58>)
 8001064:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001068:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800106a:	4b11      	ldr	r3, [pc, #68]	@ (80010b0 <MX_USART2_UART_Init+0x58>)
 800106c:	2200      	movs	r2, #0
 800106e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001070:	4b0f      	ldr	r3, [pc, #60]	@ (80010b0 <MX_USART2_UART_Init+0x58>)
 8001072:	2200      	movs	r2, #0
 8001074:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001076:	4b0e      	ldr	r3, [pc, #56]	@ (80010b0 <MX_USART2_UART_Init+0x58>)
 8001078:	2200      	movs	r2, #0
 800107a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800107c:	4b0c      	ldr	r3, [pc, #48]	@ (80010b0 <MX_USART2_UART_Init+0x58>)
 800107e:	220c      	movs	r2, #12
 8001080:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001082:	4b0b      	ldr	r3, [pc, #44]	@ (80010b0 <MX_USART2_UART_Init+0x58>)
 8001084:	2200      	movs	r2, #0
 8001086:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001088:	4b09      	ldr	r3, [pc, #36]	@ (80010b0 <MX_USART2_UART_Init+0x58>)
 800108a:	2200      	movs	r2, #0
 800108c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800108e:	4b08      	ldr	r3, [pc, #32]	@ (80010b0 <MX_USART2_UART_Init+0x58>)
 8001090:	2200      	movs	r2, #0
 8001092:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001094:	4b06      	ldr	r3, [pc, #24]	@ (80010b0 <MX_USART2_UART_Init+0x58>)
 8001096:	2200      	movs	r2, #0
 8001098:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800109a:	4805      	ldr	r0, [pc, #20]	@ (80010b0 <MX_USART2_UART_Init+0x58>)
 800109c:	f003 fece 	bl	8004e3c <HAL_UART_Init>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80010a6:	f7ff fd65 	bl	8000b74 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	2000025c 	.word	0x2000025c
 80010b4:	40004400 	.word	0x40004400

080010b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b0ac      	sub	sp, #176	@ 0xb0
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80010c4:	2200      	movs	r2, #0
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	605a      	str	r2, [r3, #4]
 80010ca:	609a      	str	r2, [r3, #8]
 80010cc:	60da      	str	r2, [r3, #12]
 80010ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010d0:	f107 0314 	add.w	r3, r7, #20
 80010d4:	2288      	movs	r2, #136	@ 0x88
 80010d6:	2100      	movs	r1, #0
 80010d8:	4618      	mov	r0, r3
 80010da:	f007 fa45 	bl	8008568 <memset>
  if(uartHandle->Instance==USART2)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4a21      	ldr	r2, [pc, #132]	@ (8001168 <HAL_UART_MspInit+0xb0>)
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d13b      	bne.n	8001160 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80010e8:	2302      	movs	r3, #2
 80010ea:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80010ec:	2300      	movs	r3, #0
 80010ee:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010f0:	f107 0314 	add.w	r3, r7, #20
 80010f4:	4618      	mov	r0, r3
 80010f6:	f002 f9c1 	bl	800347c <HAL_RCCEx_PeriphCLKConfig>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001100:	f7ff fd38 	bl	8000b74 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001104:	4b19      	ldr	r3, [pc, #100]	@ (800116c <HAL_UART_MspInit+0xb4>)
 8001106:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001108:	4a18      	ldr	r2, [pc, #96]	@ (800116c <HAL_UART_MspInit+0xb4>)
 800110a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800110e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001110:	4b16      	ldr	r3, [pc, #88]	@ (800116c <HAL_UART_MspInit+0xb4>)
 8001112:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001114:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001118:	613b      	str	r3, [r7, #16]
 800111a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800111c:	4b13      	ldr	r3, [pc, #76]	@ (800116c <HAL_UART_MspInit+0xb4>)
 800111e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001120:	4a12      	ldr	r2, [pc, #72]	@ (800116c <HAL_UART_MspInit+0xb4>)
 8001122:	f043 0301 	orr.w	r3, r3, #1
 8001126:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001128:	4b10      	ldr	r3, [pc, #64]	@ (800116c <HAL_UART_MspInit+0xb4>)
 800112a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800112c:	f003 0301 	and.w	r3, r3, #1
 8001130:	60fb      	str	r3, [r7, #12]
 8001132:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001134:	230c      	movs	r3, #12
 8001136:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113a:	2302      	movs	r3, #2
 800113c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001146:	2303      	movs	r3, #3
 8001148:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800114c:	2307      	movs	r3, #7
 800114e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001152:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001156:	4619      	mov	r1, r3
 8001158:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800115c:	f001 f91c 	bl	8002398 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001160:	bf00      	nop
 8001162:	37b0      	adds	r7, #176	@ 0xb0
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	40004400 	.word	0x40004400
 800116c:	40021000 	.word	0x40021000

08001170 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001170:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011a8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001174:	f7ff feec 	bl	8000f50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001178:	480c      	ldr	r0, [pc, #48]	@ (80011ac <LoopForever+0x6>)
  ldr r1, =_edata
 800117a:	490d      	ldr	r1, [pc, #52]	@ (80011b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800117c:	4a0d      	ldr	r2, [pc, #52]	@ (80011b4 <LoopForever+0xe>)
  movs r3, #0
 800117e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001180:	e002      	b.n	8001188 <LoopCopyDataInit>

08001182 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001182:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001184:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001186:	3304      	adds	r3, #4

08001188 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001188:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800118a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800118c:	d3f9      	bcc.n	8001182 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800118e:	4a0a      	ldr	r2, [pc, #40]	@ (80011b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001190:	4c0a      	ldr	r4, [pc, #40]	@ (80011bc <LoopForever+0x16>)
  movs r3, #0
 8001192:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001194:	e001      	b.n	800119a <LoopFillZerobss>

08001196 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001196:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001198:	3204      	adds	r2, #4

0800119a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800119a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800119c:	d3fb      	bcc.n	8001196 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800119e:	f007 fa49 	bl	8008634 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80011a2:	f7ff fc69 	bl	8000a78 <main>

080011a6 <LoopForever>:

LoopForever:
    b LoopForever
 80011a6:	e7fe      	b.n	80011a6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80011a8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80011ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011b0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80011b4:	08008890 	.word	0x08008890
  ldr r2, =_sbss
 80011b8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80011bc:	20001dc8 	.word	0x20001dc8

080011c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80011c0:	e7fe      	b.n	80011c0 <ADC1_2_IRQHandler>
	...

080011c4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80011ca:	2300      	movs	r3, #0
 80011cc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001200 <HAL_Init+0x3c>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a0b      	ldr	r2, [pc, #44]	@ (8001200 <HAL_Init+0x3c>)
 80011d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011d8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011da:	2003      	movs	r0, #3
 80011dc:	f001 f8a7 	bl	800232e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80011e0:	200f      	movs	r0, #15
 80011e2:	f7ff fe21 	bl	8000e28 <HAL_InitTick>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d002      	beq.n	80011f2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80011ec:	2301      	movs	r3, #1
 80011ee:	71fb      	strb	r3, [r7, #7]
 80011f0:	e001      	b.n	80011f6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80011f2:	f7ff fdf1 	bl	8000dd8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80011f6:	79fb      	ldrb	r3, [r7, #7]
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	40022000 	.word	0x40022000

08001204 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001208:	4b06      	ldr	r3, [pc, #24]	@ (8001224 <HAL_IncTick+0x20>)
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	461a      	mov	r2, r3
 800120e:	4b06      	ldr	r3, [pc, #24]	@ (8001228 <HAL_IncTick+0x24>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4413      	add	r3, r2
 8001214:	4a04      	ldr	r2, [pc, #16]	@ (8001228 <HAL_IncTick+0x24>)
 8001216:	6013      	str	r3, [r2, #0]
}
 8001218:	bf00      	nop
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	20000010 	.word	0x20000010
 8001228:	200002e4 	.word	0x200002e4

0800122c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  return uwTick;
 8001230:	4b03      	ldr	r3, [pc, #12]	@ (8001240 <HAL_GetTick+0x14>)
 8001232:	681b      	ldr	r3, [r3, #0]
}
 8001234:	4618      	mov	r0, r3
 8001236:	46bd      	mov	sp, r7
 8001238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	200002e4 	.word	0x200002e4

08001244 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800124c:	f7ff ffee 	bl	800122c <HAL_GetTick>
 8001250:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800125c:	d005      	beq.n	800126a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800125e:	4b0a      	ldr	r3, [pc, #40]	@ (8001288 <HAL_Delay+0x44>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	461a      	mov	r2, r3
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	4413      	add	r3, r2
 8001268:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800126a:	bf00      	nop
 800126c:	f7ff ffde 	bl	800122c <HAL_GetTick>
 8001270:	4602      	mov	r2, r0
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	1ad3      	subs	r3, r2, r3
 8001276:	68fa      	ldr	r2, [r7, #12]
 8001278:	429a      	cmp	r2, r3
 800127a:	d8f7      	bhi.n	800126c <HAL_Delay+0x28>
  {
  }
}
 800127c:	bf00      	nop
 800127e:	bf00      	nop
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20000010 	.word	0x20000010

0800128c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
 8001294:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	689b      	ldr	r3, [r3, #8]
 800129a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	431a      	orrs	r2, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	609a      	str	r2, [r3, #8]
}
 80012a6:	bf00      	nop
 80012a8:	370c      	adds	r7, #12
 80012aa:	46bd      	mov	sp, r7
 80012ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b0:	4770      	bx	lr

080012b2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80012b2:	b480      	push	{r7}
 80012b4:	b083      	sub	sp, #12
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
 80012ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	431a      	orrs	r2, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	609a      	str	r2, [r3, #8]
}
 80012cc:	bf00      	nop
 80012ce:	370c      	adds	r7, #12
 80012d0:	46bd      	mov	sp, r7
 80012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d6:	4770      	bx	lr

080012d8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80012d8:	b480      	push	{r7}
 80012da:	b083      	sub	sp, #12
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	689b      	ldr	r3, [r3, #8]
 80012e4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b087      	sub	sp, #28
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	60f8      	str	r0, [r7, #12]
 80012fc:	60b9      	str	r1, [r7, #8]
 80012fe:	607a      	str	r2, [r7, #4]
 8001300:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	3360      	adds	r3, #96	@ 0x60
 8001306:	461a      	mov	r2, r3
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	4413      	add	r3, r2
 800130e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	4b08      	ldr	r3, [pc, #32]	@ (8001338 <LL_ADC_SetOffset+0x44>)
 8001316:	4013      	ands	r3, r2
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800131e:	683a      	ldr	r2, [r7, #0]
 8001320:	430a      	orrs	r2, r1
 8001322:	4313      	orrs	r3, r2
 8001324:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800132c:	bf00      	nop
 800132e:	371c      	adds	r7, #28
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr
 8001338:	03fff000 	.word	0x03fff000

0800133c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800133c:	b480      	push	{r7}
 800133e:	b085      	sub	sp, #20
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	3360      	adds	r3, #96	@ 0x60
 800134a:	461a      	mov	r2, r3
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	4413      	add	r3, r2
 8001352:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800135c:	4618      	mov	r0, r3
 800135e:	3714      	adds	r7, #20
 8001360:	46bd      	mov	sp, r7
 8001362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001366:	4770      	bx	lr

08001368 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001368:	b480      	push	{r7}
 800136a:	b087      	sub	sp, #28
 800136c:	af00      	add	r7, sp, #0
 800136e:	60f8      	str	r0, [r7, #12]
 8001370:	60b9      	str	r1, [r7, #8]
 8001372:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	3360      	adds	r3, #96	@ 0x60
 8001378:	461a      	mov	r2, r3
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	4413      	add	r3, r2
 8001380:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001382:	697b      	ldr	r3, [r7, #20]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	431a      	orrs	r2, r3
 800138e:	697b      	ldr	r3, [r7, #20]
 8001390:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001392:	bf00      	nop
 8001394:	371c      	adds	r7, #28
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr

0800139e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800139e:	b480      	push	{r7}
 80013a0:	b087      	sub	sp, #28
 80013a2:	af00      	add	r7, sp, #0
 80013a4:	60f8      	str	r0, [r7, #12]
 80013a6:	60b9      	str	r1, [r7, #8]
 80013a8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	3330      	adds	r3, #48	@ 0x30
 80013ae:	461a      	mov	r2, r3
 80013b0:	68bb      	ldr	r3, [r7, #8]
 80013b2:	0a1b      	lsrs	r3, r3, #8
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	f003 030c 	and.w	r3, r3, #12
 80013ba:	4413      	add	r3, r2
 80013bc:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80013be:	697b      	ldr	r3, [r7, #20]
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	68bb      	ldr	r3, [r7, #8]
 80013c4:	f003 031f 	and.w	r3, r3, #31
 80013c8:	211f      	movs	r1, #31
 80013ca:	fa01 f303 	lsl.w	r3, r1, r3
 80013ce:	43db      	mvns	r3, r3
 80013d0:	401a      	ands	r2, r3
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	0e9b      	lsrs	r3, r3, #26
 80013d6:	f003 011f 	and.w	r1, r3, #31
 80013da:	68bb      	ldr	r3, [r7, #8]
 80013dc:	f003 031f 	and.w	r3, r3, #31
 80013e0:	fa01 f303 	lsl.w	r3, r1, r3
 80013e4:	431a      	orrs	r2, r3
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80013ea:	bf00      	nop
 80013ec:	371c      	adds	r7, #28
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr

080013f6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80013f6:	b480      	push	{r7}
 80013f8:	b087      	sub	sp, #28
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	60f8      	str	r0, [r7, #12]
 80013fe:	60b9      	str	r1, [r7, #8]
 8001400:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	3314      	adds	r3, #20
 8001406:	461a      	mov	r2, r3
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	0e5b      	lsrs	r3, r3, #25
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	f003 0304 	and.w	r3, r3, #4
 8001412:	4413      	add	r3, r2
 8001414:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	681a      	ldr	r2, [r3, #0]
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	0d1b      	lsrs	r3, r3, #20
 800141e:	f003 031f 	and.w	r3, r3, #31
 8001422:	2107      	movs	r1, #7
 8001424:	fa01 f303 	lsl.w	r3, r1, r3
 8001428:	43db      	mvns	r3, r3
 800142a:	401a      	ands	r2, r3
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	0d1b      	lsrs	r3, r3, #20
 8001430:	f003 031f 	and.w	r3, r3, #31
 8001434:	6879      	ldr	r1, [r7, #4]
 8001436:	fa01 f303 	lsl.w	r3, r1, r3
 800143a:	431a      	orrs	r2, r3
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001440:	bf00      	nop
 8001442:	371c      	adds	r7, #28
 8001444:	46bd      	mov	sp, r7
 8001446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144a:	4770      	bx	lr

0800144c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800144c:	b480      	push	{r7}
 800144e:	b085      	sub	sp, #20
 8001450:	af00      	add	r7, sp, #0
 8001452:	60f8      	str	r0, [r7, #12]
 8001454:	60b9      	str	r1, [r7, #8]
 8001456:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800145e:	68bb      	ldr	r3, [r7, #8]
 8001460:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001464:	43db      	mvns	r3, r3
 8001466:	401a      	ands	r2, r3
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	f003 0318 	and.w	r3, r3, #24
 800146e:	4908      	ldr	r1, [pc, #32]	@ (8001490 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001470:	40d9      	lsrs	r1, r3
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	400b      	ands	r3, r1
 8001476:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800147a:	431a      	orrs	r2, r3
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001482:	bf00      	nop
 8001484:	3714      	adds	r7, #20
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	0007ffff 	.word	0x0007ffff

08001494 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	689b      	ldr	r3, [r3, #8]
 80014a0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80014a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	6093      	str	r3, [r2, #8]
}
 80014ac:	bf00      	nop
 80014ae:	370c      	adds	r7, #12
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr

080014b8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80014b8:	b480      	push	{r7}
 80014ba:	b083      	sub	sp, #12
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80014c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80014cc:	d101      	bne.n	80014d2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80014ce:	2301      	movs	r3, #1
 80014d0:	e000      	b.n	80014d4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80014d2:	2300      	movs	r3, #0
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	370c      	adds	r7, #12
 80014d8:	46bd      	mov	sp, r7
 80014da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014de:	4770      	bx	lr

080014e0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	689b      	ldr	r3, [r3, #8]
 80014ec:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80014f0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80014f4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80014fc:	bf00      	nop
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr

08001508 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	689b      	ldr	r3, [r3, #8]
 8001514:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001518:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800151c:	d101      	bne.n	8001522 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800151e:	2301      	movs	r3, #1
 8001520:	e000      	b.n	8001524 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001522:	2300      	movs	r3, #0
}
 8001524:	4618      	mov	r0, r3
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr

08001530 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	f003 0301 	and.w	r3, r3, #1
 8001540:	2b01      	cmp	r3, #1
 8001542:	d101      	bne.n	8001548 <LL_ADC_IsEnabled+0x18>
 8001544:	2301      	movs	r3, #1
 8001546:	e000      	b.n	800154a <LL_ADC_IsEnabled+0x1a>
 8001548:	2300      	movs	r3, #0
}
 800154a:	4618      	mov	r0, r3
 800154c:	370c      	adds	r7, #12
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr

08001556 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001556:	b480      	push	{r7}
 8001558:	b083      	sub	sp, #12
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	689b      	ldr	r3, [r3, #8]
 8001562:	f003 0304 	and.w	r3, r3, #4
 8001566:	2b04      	cmp	r3, #4
 8001568:	d101      	bne.n	800156e <LL_ADC_REG_IsConversionOngoing+0x18>
 800156a:	2301      	movs	r3, #1
 800156c:	e000      	b.n	8001570 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800156e:	2300      	movs	r3, #0
}
 8001570:	4618      	mov	r0, r3
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr

0800157c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	f003 0308 	and.w	r3, r3, #8
 800158c:	2b08      	cmp	r3, #8
 800158e:	d101      	bne.n	8001594 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001590:	2301      	movs	r3, #1
 8001592:	e000      	b.n	8001596 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001594:	2300      	movs	r3, #0
}
 8001596:	4618      	mov	r0, r3
 8001598:	370c      	adds	r7, #12
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr
	...

080015a4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80015a4:	b590      	push	{r4, r7, lr}
 80015a6:	b089      	sub	sp, #36	@ 0x24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015ac:	2300      	movs	r3, #0
 80015ae:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d101      	bne.n	80015be <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
 80015bc:	e130      	b.n	8001820 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	691b      	ldr	r3, [r3, #16]
 80015c2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d109      	bne.n	80015e0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	f7ff f80b 	bl	80005e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2200      	movs	r2, #0
 80015d6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2200      	movs	r2, #0
 80015dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7ff ff67 	bl	80014b8 <LL_ADC_IsDeepPowerDownEnabled>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d004      	beq.n	80015fa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7ff ff4d 	bl	8001494 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4618      	mov	r0, r3
 8001600:	f7ff ff82 	bl	8001508 <LL_ADC_IsInternalRegulatorEnabled>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d115      	bne.n	8001636 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4618      	mov	r0, r3
 8001610:	f7ff ff66 	bl	80014e0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001614:	4b84      	ldr	r3, [pc, #528]	@ (8001828 <HAL_ADC_Init+0x284>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	099b      	lsrs	r3, r3, #6
 800161a:	4a84      	ldr	r2, [pc, #528]	@ (800182c <HAL_ADC_Init+0x288>)
 800161c:	fba2 2303 	umull	r2, r3, r2, r3
 8001620:	099b      	lsrs	r3, r3, #6
 8001622:	3301      	adds	r3, #1
 8001624:	005b      	lsls	r3, r3, #1
 8001626:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001628:	e002      	b.n	8001630 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	3b01      	subs	r3, #1
 800162e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d1f9      	bne.n	800162a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4618      	mov	r0, r3
 800163c:	f7ff ff64 	bl	8001508 <LL_ADC_IsInternalRegulatorEnabled>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d10d      	bne.n	8001662 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800164a:	f043 0210 	orr.w	r2, r3, #16
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001656:	f043 0201 	orr.w	r2, r3, #1
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4618      	mov	r0, r3
 8001668:	f7ff ff75 	bl	8001556 <LL_ADC_REG_IsConversionOngoing>
 800166c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001672:	f003 0310 	and.w	r3, r3, #16
 8001676:	2b00      	cmp	r3, #0
 8001678:	f040 80c9 	bne.w	800180e <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	2b00      	cmp	r3, #0
 8001680:	f040 80c5 	bne.w	800180e <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001688:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800168c:	f043 0202 	orr.w	r2, r3, #2
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4618      	mov	r0, r3
 800169a:	f7ff ff49 	bl	8001530 <LL_ADC_IsEnabled>
 800169e:	4603      	mov	r3, r0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d115      	bne.n	80016d0 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80016a4:	4862      	ldr	r0, [pc, #392]	@ (8001830 <HAL_ADC_Init+0x28c>)
 80016a6:	f7ff ff43 	bl	8001530 <LL_ADC_IsEnabled>
 80016aa:	4604      	mov	r4, r0
 80016ac:	4861      	ldr	r0, [pc, #388]	@ (8001834 <HAL_ADC_Init+0x290>)
 80016ae:	f7ff ff3f 	bl	8001530 <LL_ADC_IsEnabled>
 80016b2:	4603      	mov	r3, r0
 80016b4:	431c      	orrs	r4, r3
 80016b6:	4860      	ldr	r0, [pc, #384]	@ (8001838 <HAL_ADC_Init+0x294>)
 80016b8:	f7ff ff3a 	bl	8001530 <LL_ADC_IsEnabled>
 80016bc:	4603      	mov	r3, r0
 80016be:	4323      	orrs	r3, r4
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d105      	bne.n	80016d0 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	4619      	mov	r1, r3
 80016ca:	485c      	ldr	r0, [pc, #368]	@ (800183c <HAL_ADC_Init+0x298>)
 80016cc:	f7ff fdde 	bl	800128c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	7e5b      	ldrb	r3, [r3, #25]
 80016d4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80016da:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80016e0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80016e6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016ee:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80016f0:	4313      	orrs	r3, r2
 80016f2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d106      	bne.n	800170c <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001702:	3b01      	subs	r3, #1
 8001704:	045b      	lsls	r3, r3, #17
 8001706:	69ba      	ldr	r2, [r7, #24]
 8001708:	4313      	orrs	r3, r2
 800170a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001710:	2b00      	cmp	r3, #0
 8001712:	d009      	beq.n	8001728 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001718:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001720:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001722:	69ba      	ldr	r2, [r7, #24]
 8001724:	4313      	orrs	r3, r2
 8001726:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	68da      	ldr	r2, [r3, #12]
 800172e:	4b44      	ldr	r3, [pc, #272]	@ (8001840 <HAL_ADC_Init+0x29c>)
 8001730:	4013      	ands	r3, r2
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	6812      	ldr	r2, [r2, #0]
 8001736:	69b9      	ldr	r1, [r7, #24]
 8001738:	430b      	orrs	r3, r1
 800173a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4618      	mov	r0, r3
 8001742:	f7ff ff1b 	bl	800157c <LL_ADC_INJ_IsConversionOngoing>
 8001746:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d13d      	bne.n	80017ca <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d13a      	bne.n	80017ca <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001758:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001760:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001762:	4313      	orrs	r3, r2
 8001764:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	68db      	ldr	r3, [r3, #12]
 800176c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001770:	f023 0302 	bic.w	r3, r3, #2
 8001774:	687a      	ldr	r2, [r7, #4]
 8001776:	6812      	ldr	r2, [r2, #0]
 8001778:	69b9      	ldr	r1, [r7, #24]
 800177a:	430b      	orrs	r3, r1
 800177c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001784:	2b01      	cmp	r3, #1
 8001786:	d118      	bne.n	80017ba <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	691b      	ldr	r3, [r3, #16]
 800178e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001792:	f023 0304 	bic.w	r3, r3, #4
 8001796:	687a      	ldr	r2, [r7, #4]
 8001798:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800179e:	4311      	orrs	r1, r2
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80017a4:	4311      	orrs	r1, r2
 80017a6:	687a      	ldr	r2, [r7, #4]
 80017a8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80017aa:	430a      	orrs	r2, r1
 80017ac:	431a      	orrs	r2, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f042 0201 	orr.w	r2, r2, #1
 80017b6:	611a      	str	r2, [r3, #16]
 80017b8:	e007      	b.n	80017ca <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	691a      	ldr	r2, [r3, #16]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f022 0201 	bic.w	r2, r2, #1
 80017c8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	691b      	ldr	r3, [r3, #16]
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	d10c      	bne.n	80017ec <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d8:	f023 010f 	bic.w	r1, r3, #15
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	69db      	ldr	r3, [r3, #28]
 80017e0:	1e5a      	subs	r2, r3, #1
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	430a      	orrs	r2, r1
 80017e8:	631a      	str	r2, [r3, #48]	@ 0x30
 80017ea:	e007      	b.n	80017fc <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f022 020f 	bic.w	r2, r2, #15
 80017fa:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001800:	f023 0303 	bic.w	r3, r3, #3
 8001804:	f043 0201 	orr.w	r2, r3, #1
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	655a      	str	r2, [r3, #84]	@ 0x54
 800180c:	e007      	b.n	800181e <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001812:	f043 0210 	orr.w	r2, r3, #16
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800181e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001820:	4618      	mov	r0, r3
 8001822:	3724      	adds	r7, #36	@ 0x24
 8001824:	46bd      	mov	sp, r7
 8001826:	bd90      	pop	{r4, r7, pc}
 8001828:	20000008 	.word	0x20000008
 800182c:	053e2d63 	.word	0x053e2d63
 8001830:	50040000 	.word	0x50040000
 8001834:	50040100 	.word	0x50040100
 8001838:	50040200 	.word	0x50040200
 800183c:	50040300 	.word	0x50040300
 8001840:	fff0c007 	.word	0xfff0c007

08001844 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b0b6      	sub	sp, #216	@ 0xd8
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
 800184c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800184e:	2300      	movs	r3, #0
 8001850:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001854:	2300      	movs	r3, #0
 8001856:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800185e:	2b01      	cmp	r3, #1
 8001860:	d101      	bne.n	8001866 <HAL_ADC_ConfigChannel+0x22>
 8001862:	2302      	movs	r3, #2
 8001864:	e3c9      	b.n	8001ffa <HAL_ADC_ConfigChannel+0x7b6>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2201      	movs	r2, #1
 800186a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4618      	mov	r0, r3
 8001874:	f7ff fe6f 	bl	8001556 <LL_ADC_REG_IsConversionOngoing>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	f040 83aa 	bne.w	8001fd4 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	2b05      	cmp	r3, #5
 800188e:	d824      	bhi.n	80018da <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	3b02      	subs	r3, #2
 8001896:	2b03      	cmp	r3, #3
 8001898:	d81b      	bhi.n	80018d2 <HAL_ADC_ConfigChannel+0x8e>
 800189a:	a201      	add	r2, pc, #4	@ (adr r2, 80018a0 <HAL_ADC_ConfigChannel+0x5c>)
 800189c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018a0:	080018b1 	.word	0x080018b1
 80018a4:	080018b9 	.word	0x080018b9
 80018a8:	080018c1 	.word	0x080018c1
 80018ac:	080018c9 	.word	0x080018c9
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80018b0:	230c      	movs	r3, #12
 80018b2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80018b6:	e010      	b.n	80018da <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80018b8:	2312      	movs	r3, #18
 80018ba:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80018be:	e00c      	b.n	80018da <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80018c0:	2318      	movs	r3, #24
 80018c2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80018c6:	e008      	b.n	80018da <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80018c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80018d0:	e003      	b.n	80018da <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80018d2:	2306      	movs	r3, #6
 80018d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80018d8:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6818      	ldr	r0, [r3, #0]
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	461a      	mov	r2, r3
 80018e4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80018e8:	f7ff fd59 	bl	800139e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7ff fe30 	bl	8001556 <LL_ADC_REG_IsConversionOngoing>
 80018f6:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4618      	mov	r0, r3
 8001900:	f7ff fe3c 	bl	800157c <LL_ADC_INJ_IsConversionOngoing>
 8001904:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001908:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800190c:	2b00      	cmp	r3, #0
 800190e:	f040 81a4 	bne.w	8001c5a <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001912:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001916:	2b00      	cmp	r3, #0
 8001918:	f040 819f 	bne.w	8001c5a <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6818      	ldr	r0, [r3, #0]
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	6819      	ldr	r1, [r3, #0]
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	461a      	mov	r2, r3
 800192a:	f7ff fd64 	bl	80013f6 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	695a      	ldr	r2, [r3, #20]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	08db      	lsrs	r3, r3, #3
 800193a:	f003 0303 	and.w	r3, r3, #3
 800193e:	005b      	lsls	r3, r3, #1
 8001940:	fa02 f303 	lsl.w	r3, r2, r3
 8001944:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	691b      	ldr	r3, [r3, #16]
 800194c:	2b04      	cmp	r3, #4
 800194e:	d00a      	beq.n	8001966 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6818      	ldr	r0, [r3, #0]
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	6919      	ldr	r1, [r3, #16]
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001960:	f7ff fcc8 	bl	80012f4 <LL_ADC_SetOffset>
 8001964:	e179      	b.n	8001c5a <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	2100      	movs	r1, #0
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff fce5 	bl	800133c <LL_ADC_GetOffsetChannel>
 8001972:	4603      	mov	r3, r0
 8001974:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001978:	2b00      	cmp	r3, #0
 800197a:	d10a      	bne.n	8001992 <HAL_ADC_ConfigChannel+0x14e>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2100      	movs	r1, #0
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff fcda 	bl	800133c <LL_ADC_GetOffsetChannel>
 8001988:	4603      	mov	r3, r0
 800198a:	0e9b      	lsrs	r3, r3, #26
 800198c:	f003 021f 	and.w	r2, r3, #31
 8001990:	e01e      	b.n	80019d0 <HAL_ADC_ConfigChannel+0x18c>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	2100      	movs	r1, #0
 8001998:	4618      	mov	r0, r3
 800199a:	f7ff fccf 	bl	800133c <LL_ADC_GetOffsetChannel>
 800199e:	4603      	mov	r3, r0
 80019a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019a4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80019a8:	fa93 f3a3 	rbit	r3, r3
 80019ac:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80019b0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80019b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80019b8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d101      	bne.n	80019c4 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 80019c0:	2320      	movs	r3, #32
 80019c2:	e004      	b.n	80019ce <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 80019c4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80019c8:	fab3 f383 	clz	r3, r3
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d105      	bne.n	80019e8 <HAL_ADC_ConfigChannel+0x1a4>
 80019dc:	683b      	ldr	r3, [r7, #0]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	0e9b      	lsrs	r3, r3, #26
 80019e2:	f003 031f 	and.w	r3, r3, #31
 80019e6:	e018      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1d6>
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80019f4:	fa93 f3a3 	rbit	r3, r3
 80019f8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80019fc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001a00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8001a04:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d101      	bne.n	8001a10 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8001a0c:	2320      	movs	r3, #32
 8001a0e:	e004      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8001a10:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001a14:	fab3 f383 	clz	r3, r3
 8001a18:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001a1a:	429a      	cmp	r2, r3
 8001a1c:	d106      	bne.n	8001a2c <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	2200      	movs	r2, #0
 8001a24:	2100      	movs	r1, #0
 8001a26:	4618      	mov	r0, r3
 8001a28:	f7ff fc9e 	bl	8001368 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2101      	movs	r1, #1
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7ff fc82 	bl	800133c <LL_ADC_GetOffsetChannel>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d10a      	bne.n	8001a58 <HAL_ADC_ConfigChannel+0x214>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	2101      	movs	r1, #1
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff fc77 	bl	800133c <LL_ADC_GetOffsetChannel>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	0e9b      	lsrs	r3, r3, #26
 8001a52:	f003 021f 	and.w	r2, r3, #31
 8001a56:	e01e      	b.n	8001a96 <HAL_ADC_ConfigChannel+0x252>
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2101      	movs	r1, #1
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff fc6c 	bl	800133c <LL_ADC_GetOffsetChannel>
 8001a64:	4603      	mov	r3, r0
 8001a66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001a6e:	fa93 f3a3 	rbit	r3, r3
 8001a72:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8001a76:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001a7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8001a7e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d101      	bne.n	8001a8a <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8001a86:	2320      	movs	r3, #32
 8001a88:	e004      	b.n	8001a94 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8001a8a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001a8e:	fab3 f383 	clz	r3, r3
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001a96:	683b      	ldr	r3, [r7, #0]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d105      	bne.n	8001aae <HAL_ADC_ConfigChannel+0x26a>
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	0e9b      	lsrs	r3, r3, #26
 8001aa8:	f003 031f 	and.w	r3, r3, #31
 8001aac:	e018      	b.n	8001ae0 <HAL_ADC_ConfigChannel+0x29c>
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ab6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001aba:	fa93 f3a3 	rbit	r3, r3
 8001abe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8001ac2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001ac6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8001aca:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d101      	bne.n	8001ad6 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8001ad2:	2320      	movs	r3, #32
 8001ad4:	e004      	b.n	8001ae0 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8001ad6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001ada:	fab3 f383 	clz	r3, r3
 8001ade:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d106      	bne.n	8001af2 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	2101      	movs	r1, #1
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff fc3b 	bl	8001368 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2102      	movs	r1, #2
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff fc1f 	bl	800133c <LL_ADC_GetOffsetChannel>
 8001afe:	4603      	mov	r3, r0
 8001b00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d10a      	bne.n	8001b1e <HAL_ADC_ConfigChannel+0x2da>
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2102      	movs	r1, #2
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff fc14 	bl	800133c <LL_ADC_GetOffsetChannel>
 8001b14:	4603      	mov	r3, r0
 8001b16:	0e9b      	lsrs	r3, r3, #26
 8001b18:	f003 021f 	and.w	r2, r3, #31
 8001b1c:	e01e      	b.n	8001b5c <HAL_ADC_ConfigChannel+0x318>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	2102      	movs	r1, #2
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7ff fc09 	bl	800133c <LL_ADC_GetOffsetChannel>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b30:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001b34:	fa93 f3a3 	rbit	r3, r3
 8001b38:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8001b3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001b40:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8001b44:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d101      	bne.n	8001b50 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8001b4c:	2320      	movs	r3, #32
 8001b4e:	e004      	b.n	8001b5a <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8001b50:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001b54:	fab3 f383 	clz	r3, r3
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d105      	bne.n	8001b74 <HAL_ADC_ConfigChannel+0x330>
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	0e9b      	lsrs	r3, r3, #26
 8001b6e:	f003 031f 	and.w	r3, r3, #31
 8001b72:	e014      	b.n	8001b9e <HAL_ADC_ConfigChannel+0x35a>
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b7a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001b7c:	fa93 f3a3 	rbit	r3, r3
 8001b80:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8001b82:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001b84:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8001b88:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d101      	bne.n	8001b94 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8001b90:	2320      	movs	r3, #32
 8001b92:	e004      	b.n	8001b9e <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8001b94:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001b98:	fab3 f383 	clz	r3, r3
 8001b9c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	d106      	bne.n	8001bb0 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	2102      	movs	r1, #2
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7ff fbdc 	bl	8001368 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	2103      	movs	r1, #3
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7ff fbc0 	bl	800133c <LL_ADC_GetOffsetChannel>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d10a      	bne.n	8001bdc <HAL_ADC_ConfigChannel+0x398>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	2103      	movs	r1, #3
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f7ff fbb5 	bl	800133c <LL_ADC_GetOffsetChannel>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	0e9b      	lsrs	r3, r3, #26
 8001bd6:	f003 021f 	and.w	r2, r3, #31
 8001bda:	e017      	b.n	8001c0c <HAL_ADC_ConfigChannel+0x3c8>
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2103      	movs	r1, #3
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff fbaa 	bl	800133c <LL_ADC_GetOffsetChannel>
 8001be8:	4603      	mov	r3, r0
 8001bea:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bec:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001bee:	fa93 f3a3 	rbit	r3, r3
 8001bf2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8001bf4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bf6:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8001bf8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d101      	bne.n	8001c02 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8001bfe:	2320      	movs	r3, #32
 8001c00:	e003      	b.n	8001c0a <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8001c02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001c04:	fab3 f383 	clz	r3, r3
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d105      	bne.n	8001c24 <HAL_ADC_ConfigChannel+0x3e0>
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	0e9b      	lsrs	r3, r3, #26
 8001c1e:	f003 031f 	and.w	r3, r3, #31
 8001c22:	e011      	b.n	8001c48 <HAL_ADC_ConfigChannel+0x404>
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c2a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001c2c:	fa93 f3a3 	rbit	r3, r3
 8001c30:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8001c32:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001c34:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8001c36:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d101      	bne.n	8001c40 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8001c3c:	2320      	movs	r3, #32
 8001c3e:	e003      	b.n	8001c48 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8001c40:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001c42:	fab3 f383 	clz	r3, r3
 8001c46:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d106      	bne.n	8001c5a <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2200      	movs	r2, #0
 8001c52:	2103      	movs	r1, #3
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7ff fb87 	bl	8001368 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7ff fc66 	bl	8001530 <LL_ADC_IsEnabled>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	f040 8140 	bne.w	8001eec <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6818      	ldr	r0, [r3, #0]
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	6819      	ldr	r1, [r3, #0]
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	461a      	mov	r2, r3
 8001c7a:	f7ff fbe7 	bl	800144c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	68db      	ldr	r3, [r3, #12]
 8001c82:	4a8f      	ldr	r2, [pc, #572]	@ (8001ec0 <HAL_ADC_ConfigChannel+0x67c>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	f040 8131 	bne.w	8001eec <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d10b      	bne.n	8001cb2 <HAL_ADC_ConfigChannel+0x46e>
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	0e9b      	lsrs	r3, r3, #26
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	f003 031f 	and.w	r3, r3, #31
 8001ca6:	2b09      	cmp	r3, #9
 8001ca8:	bf94      	ite	ls
 8001caa:	2301      	movls	r3, #1
 8001cac:	2300      	movhi	r3, #0
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	e019      	b.n	8001ce6 <HAL_ADC_ConfigChannel+0x4a2>
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001cba:	fa93 f3a3 	rbit	r3, r3
 8001cbe:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8001cc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cc2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8001cc4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d101      	bne.n	8001cce <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8001cca:	2320      	movs	r3, #32
 8001ccc:	e003      	b.n	8001cd6 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8001cce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cd0:	fab3 f383 	clz	r3, r3
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	f003 031f 	and.w	r3, r3, #31
 8001cdc:	2b09      	cmp	r3, #9
 8001cde:	bf94      	ite	ls
 8001ce0:	2301      	movls	r3, #1
 8001ce2:	2300      	movhi	r3, #0
 8001ce4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d079      	beq.n	8001dde <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d107      	bne.n	8001d06 <HAL_ADC_ConfigChannel+0x4c2>
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	0e9b      	lsrs	r3, r3, #26
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	069b      	lsls	r3, r3, #26
 8001d00:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d04:	e015      	b.n	8001d32 <HAL_ADC_ConfigChannel+0x4ee>
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d0e:	fa93 f3a3 	rbit	r3, r3
 8001d12:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8001d14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001d16:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8001d18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d101      	bne.n	8001d22 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8001d1e:	2320      	movs	r3, #32
 8001d20:	e003      	b.n	8001d2a <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8001d22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001d24:	fab3 f383 	clz	r3, r3
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	069b      	lsls	r3, r3, #26
 8001d2e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d109      	bne.n	8001d52 <HAL_ADC_ConfigChannel+0x50e>
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	0e9b      	lsrs	r3, r3, #26
 8001d44:	3301      	adds	r3, #1
 8001d46:	f003 031f 	and.w	r3, r3, #31
 8001d4a:	2101      	movs	r1, #1
 8001d4c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d50:	e017      	b.n	8001d82 <HAL_ADC_ConfigChannel+0x53e>
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d5a:	fa93 f3a3 	rbit	r3, r3
 8001d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8001d60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001d62:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8001d64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d101      	bne.n	8001d6e <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8001d6a:	2320      	movs	r3, #32
 8001d6c:	e003      	b.n	8001d76 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8001d6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001d70:	fab3 f383 	clz	r3, r3
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	3301      	adds	r3, #1
 8001d78:	f003 031f 	and.w	r3, r3, #31
 8001d7c:	2101      	movs	r1, #1
 8001d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8001d82:	ea42 0103 	orr.w	r1, r2, r3
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d10a      	bne.n	8001da8 <HAL_ADC_ConfigChannel+0x564>
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	0e9b      	lsrs	r3, r3, #26
 8001d98:	3301      	adds	r3, #1
 8001d9a:	f003 021f 	and.w	r2, r3, #31
 8001d9e:	4613      	mov	r3, r2
 8001da0:	005b      	lsls	r3, r3, #1
 8001da2:	4413      	add	r3, r2
 8001da4:	051b      	lsls	r3, r3, #20
 8001da6:	e018      	b.n	8001dda <HAL_ADC_ConfigChannel+0x596>
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001db0:	fa93 f3a3 	rbit	r3, r3
 8001db4:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8001db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001db8:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8001dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d101      	bne.n	8001dc4 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8001dc0:	2320      	movs	r3, #32
 8001dc2:	e003      	b.n	8001dcc <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8001dc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001dc6:	fab3 f383 	clz	r3, r3
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	3301      	adds	r3, #1
 8001dce:	f003 021f 	and.w	r2, r3, #31
 8001dd2:	4613      	mov	r3, r2
 8001dd4:	005b      	lsls	r3, r3, #1
 8001dd6:	4413      	add	r3, r2
 8001dd8:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001dda:	430b      	orrs	r3, r1
 8001ddc:	e081      	b.n	8001ee2 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d107      	bne.n	8001dfa <HAL_ADC_ConfigChannel+0x5b6>
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	0e9b      	lsrs	r3, r3, #26
 8001df0:	3301      	adds	r3, #1
 8001df2:	069b      	lsls	r3, r3, #26
 8001df4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001df8:	e015      	b.n	8001e26 <HAL_ADC_ConfigChannel+0x5e2>
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e02:	fa93 f3a3 	rbit	r3, r3
 8001e06:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8001e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8001e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d101      	bne.n	8001e16 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8001e12:	2320      	movs	r3, #32
 8001e14:	e003      	b.n	8001e1e <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8001e16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e18:	fab3 f383 	clz	r3, r3
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	3301      	adds	r3, #1
 8001e20:	069b      	lsls	r3, r3, #26
 8001e22:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d109      	bne.n	8001e46 <HAL_ADC_ConfigChannel+0x602>
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	0e9b      	lsrs	r3, r3, #26
 8001e38:	3301      	adds	r3, #1
 8001e3a:	f003 031f 	and.w	r3, r3, #31
 8001e3e:	2101      	movs	r1, #1
 8001e40:	fa01 f303 	lsl.w	r3, r1, r3
 8001e44:	e017      	b.n	8001e76 <HAL_ADC_ConfigChannel+0x632>
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	fa93 f3a3 	rbit	r3, r3
 8001e52:	61bb      	str	r3, [r7, #24]
  return result;
 8001e54:	69bb      	ldr	r3, [r7, #24]
 8001e56:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8001e58:	6a3b      	ldr	r3, [r7, #32]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d101      	bne.n	8001e62 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8001e5e:	2320      	movs	r3, #32
 8001e60:	e003      	b.n	8001e6a <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8001e62:	6a3b      	ldr	r3, [r7, #32]
 8001e64:	fab3 f383 	clz	r3, r3
 8001e68:	b2db      	uxtb	r3, r3
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	f003 031f 	and.w	r3, r3, #31
 8001e70:	2101      	movs	r1, #1
 8001e72:	fa01 f303 	lsl.w	r3, r1, r3
 8001e76:	ea42 0103 	orr.w	r1, r2, r3
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d10d      	bne.n	8001ea2 <HAL_ADC_ConfigChannel+0x65e>
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	0e9b      	lsrs	r3, r3, #26
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	f003 021f 	and.w	r2, r3, #31
 8001e92:	4613      	mov	r3, r2
 8001e94:	005b      	lsls	r3, r3, #1
 8001e96:	4413      	add	r3, r2
 8001e98:	3b1e      	subs	r3, #30
 8001e9a:	051b      	lsls	r3, r3, #20
 8001e9c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ea0:	e01e      	b.n	8001ee0 <HAL_ADC_ConfigChannel+0x69c>
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	fa93 f3a3 	rbit	r3, r3
 8001eae:	60fb      	str	r3, [r7, #12]
  return result;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d104      	bne.n	8001ec4 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8001eba:	2320      	movs	r3, #32
 8001ebc:	e006      	b.n	8001ecc <HAL_ADC_ConfigChannel+0x688>
 8001ebe:	bf00      	nop
 8001ec0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	fab3 f383 	clz	r3, r3
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	3301      	adds	r3, #1
 8001ece:	f003 021f 	and.w	r2, r3, #31
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	005b      	lsls	r3, r3, #1
 8001ed6:	4413      	add	r3, r2
 8001ed8:	3b1e      	subs	r3, #30
 8001eda:	051b      	lsls	r3, r3, #20
 8001edc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ee0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001ee2:	683a      	ldr	r2, [r7, #0]
 8001ee4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	f7ff fa85 	bl	80013f6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	4b44      	ldr	r3, [pc, #272]	@ (8002004 <HAL_ADC_ConfigChannel+0x7c0>)
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d07a      	beq.n	8001fee <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ef8:	4843      	ldr	r0, [pc, #268]	@ (8002008 <HAL_ADC_ConfigChannel+0x7c4>)
 8001efa:	f7ff f9ed 	bl	80012d8 <LL_ADC_GetCommonPathInternalCh>
 8001efe:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a41      	ldr	r2, [pc, #260]	@ (800200c <HAL_ADC_ConfigChannel+0x7c8>)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d12c      	bne.n	8001f66 <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001f0c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001f10:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d126      	bne.n	8001f66 <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a3c      	ldr	r2, [pc, #240]	@ (8002010 <HAL_ADC_ConfigChannel+0x7cc>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d004      	beq.n	8001f2c <HAL_ADC_ConfigChannel+0x6e8>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4a3b      	ldr	r2, [pc, #236]	@ (8002014 <HAL_ADC_ConfigChannel+0x7d0>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d15d      	bne.n	8001fe8 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f2c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001f30:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001f34:	4619      	mov	r1, r3
 8001f36:	4834      	ldr	r0, [pc, #208]	@ (8002008 <HAL_ADC_ConfigChannel+0x7c4>)
 8001f38:	f7ff f9bb 	bl	80012b2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f3c:	4b36      	ldr	r3, [pc, #216]	@ (8002018 <HAL_ADC_ConfigChannel+0x7d4>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	099b      	lsrs	r3, r3, #6
 8001f42:	4a36      	ldr	r2, [pc, #216]	@ (800201c <HAL_ADC_ConfigChannel+0x7d8>)
 8001f44:	fba2 2303 	umull	r2, r3, r2, r3
 8001f48:	099b      	lsrs	r3, r3, #6
 8001f4a:	1c5a      	adds	r2, r3, #1
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	4413      	add	r3, r2
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001f56:	e002      	b.n	8001f5e <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	3b01      	subs	r3, #1
 8001f5c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d1f9      	bne.n	8001f58 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001f64:	e040      	b.n	8001fe8 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a2d      	ldr	r2, [pc, #180]	@ (8002020 <HAL_ADC_ConfigChannel+0x7dc>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d118      	bne.n	8001fa2 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001f70:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001f74:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d112      	bne.n	8001fa2 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a23      	ldr	r2, [pc, #140]	@ (8002010 <HAL_ADC_ConfigChannel+0x7cc>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d004      	beq.n	8001f90 <HAL_ADC_ConfigChannel+0x74c>
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a22      	ldr	r2, [pc, #136]	@ (8002014 <HAL_ADC_ConfigChannel+0x7d0>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d12d      	bne.n	8001fec <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f90:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001f94:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001f98:	4619      	mov	r1, r3
 8001f9a:	481b      	ldr	r0, [pc, #108]	@ (8002008 <HAL_ADC_ConfigChannel+0x7c4>)
 8001f9c:	f7ff f989 	bl	80012b2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001fa0:	e024      	b.n	8001fec <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a1f      	ldr	r2, [pc, #124]	@ (8002024 <HAL_ADC_ConfigChannel+0x7e0>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d120      	bne.n	8001fee <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001fac:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001fb0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d11a      	bne.n	8001fee <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a14      	ldr	r2, [pc, #80]	@ (8002010 <HAL_ADC_ConfigChannel+0x7cc>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d115      	bne.n	8001fee <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001fc2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001fc6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001fca:	4619      	mov	r1, r3
 8001fcc:	480e      	ldr	r0, [pc, #56]	@ (8002008 <HAL_ADC_ConfigChannel+0x7c4>)
 8001fce:	f7ff f970 	bl	80012b2 <LL_ADC_SetCommonPathInternalCh>
 8001fd2:	e00c      	b.n	8001fee <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fd8:	f043 0220 	orr.w	r2, r3, #32
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8001fe6:	e002      	b.n	8001fee <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001fe8:	bf00      	nop
 8001fea:	e000      	b.n	8001fee <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001fec:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8001ff6:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	37d8      	adds	r7, #216	@ 0xd8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	80080000 	.word	0x80080000
 8002008:	50040300 	.word	0x50040300
 800200c:	c7520000 	.word	0xc7520000
 8002010:	50040000 	.word	0x50040000
 8002014:	50040200 	.word	0x50040200
 8002018:	20000008 	.word	0x20000008
 800201c:	053e2d63 	.word	0x053e2d63
 8002020:	cb840000 	.word	0xcb840000
 8002024:	80000001 	.word	0x80000001

08002028 <LL_ADC_IsEnabled>:
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	f003 0301 	and.w	r3, r3, #1
 8002038:	2b01      	cmp	r3, #1
 800203a:	d101      	bne.n	8002040 <LL_ADC_IsEnabled+0x18>
 800203c:	2301      	movs	r3, #1
 800203e:	e000      	b.n	8002042 <LL_ADC_IsEnabled+0x1a>
 8002040:	2300      	movs	r3, #0
}
 8002042:	4618      	mov	r0, r3
 8002044:	370c      	adds	r7, #12
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr

0800204e <LL_ADC_REG_IsConversionOngoing>:
{
 800204e:	b480      	push	{r7}
 8002050:	b083      	sub	sp, #12
 8002052:	af00      	add	r7, sp, #0
 8002054:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	f003 0304 	and.w	r3, r3, #4
 800205e:	2b04      	cmp	r3, #4
 8002060:	d101      	bne.n	8002066 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002062:	2301      	movs	r3, #1
 8002064:	e000      	b.n	8002068 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002066:	2300      	movs	r3, #0
}
 8002068:	4618      	mov	r0, r3
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002074:	b590      	push	{r4, r7, lr}
 8002076:	b09f      	sub	sp, #124	@ 0x7c
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800207e:	2300      	movs	r3, #0
 8002080:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800208a:	2b01      	cmp	r3, #1
 800208c:	d101      	bne.n	8002092 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800208e:	2302      	movs	r3, #2
 8002090:	e093      	b.n	80021ba <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2201      	movs	r2, #1
 8002096:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800209a:	2300      	movs	r3, #0
 800209c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800209e:	2300      	movs	r3, #0
 80020a0:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a47      	ldr	r2, [pc, #284]	@ (80021c4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d102      	bne.n	80020b2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80020ac:	4b46      	ldr	r3, [pc, #280]	@ (80021c8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80020ae:	60bb      	str	r3, [r7, #8]
 80020b0:	e001      	b.n	80020b6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80020b2:	2300      	movs	r3, #0
 80020b4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d10b      	bne.n	80020d4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020c0:	f043 0220 	orr.w	r2, r3, #32
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2200      	movs	r2, #0
 80020cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	e072      	b.n	80021ba <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7ff ffb9 	bl	800204e <LL_ADC_REG_IsConversionOngoing>
 80020dc:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7ff ffb3 	bl	800204e <LL_ADC_REG_IsConversionOngoing>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d154      	bne.n	8002198 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80020ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d151      	bne.n	8002198 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80020f4:	4b35      	ldr	r3, [pc, #212]	@ (80021cc <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80020f6:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d02c      	beq.n	800215a <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002100:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002102:	689b      	ldr	r3, [r3, #8]
 8002104:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	6859      	ldr	r1, [r3, #4]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002112:	035b      	lsls	r3, r3, #13
 8002114:	430b      	orrs	r3, r1
 8002116:	431a      	orrs	r2, r3
 8002118:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800211a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800211c:	4829      	ldr	r0, [pc, #164]	@ (80021c4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800211e:	f7ff ff83 	bl	8002028 <LL_ADC_IsEnabled>
 8002122:	4604      	mov	r4, r0
 8002124:	4828      	ldr	r0, [pc, #160]	@ (80021c8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002126:	f7ff ff7f 	bl	8002028 <LL_ADC_IsEnabled>
 800212a:	4603      	mov	r3, r0
 800212c:	431c      	orrs	r4, r3
 800212e:	4828      	ldr	r0, [pc, #160]	@ (80021d0 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8002130:	f7ff ff7a 	bl	8002028 <LL_ADC_IsEnabled>
 8002134:	4603      	mov	r3, r0
 8002136:	4323      	orrs	r3, r4
 8002138:	2b00      	cmp	r3, #0
 800213a:	d137      	bne.n	80021ac <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800213c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002144:	f023 030f 	bic.w	r3, r3, #15
 8002148:	683a      	ldr	r2, [r7, #0]
 800214a:	6811      	ldr	r1, [r2, #0]
 800214c:	683a      	ldr	r2, [r7, #0]
 800214e:	6892      	ldr	r2, [r2, #8]
 8002150:	430a      	orrs	r2, r1
 8002152:	431a      	orrs	r2, r3
 8002154:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002156:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002158:	e028      	b.n	80021ac <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800215a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002162:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002164:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002166:	4817      	ldr	r0, [pc, #92]	@ (80021c4 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002168:	f7ff ff5e 	bl	8002028 <LL_ADC_IsEnabled>
 800216c:	4604      	mov	r4, r0
 800216e:	4816      	ldr	r0, [pc, #88]	@ (80021c8 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002170:	f7ff ff5a 	bl	8002028 <LL_ADC_IsEnabled>
 8002174:	4603      	mov	r3, r0
 8002176:	431c      	orrs	r4, r3
 8002178:	4815      	ldr	r0, [pc, #84]	@ (80021d0 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800217a:	f7ff ff55 	bl	8002028 <LL_ADC_IsEnabled>
 800217e:	4603      	mov	r3, r0
 8002180:	4323      	orrs	r3, r4
 8002182:	2b00      	cmp	r3, #0
 8002184:	d112      	bne.n	80021ac <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002186:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800218e:	f023 030f 	bic.w	r3, r3, #15
 8002192:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002194:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002196:	e009      	b.n	80021ac <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800219c:	f043 0220 	orr.w	r2, r3, #32
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80021a4:	2301      	movs	r3, #1
 80021a6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80021aa:	e000      	b.n	80021ae <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80021ac:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2200      	movs	r2, #0
 80021b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80021b6:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	377c      	adds	r7, #124	@ 0x7c
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd90      	pop	{r4, r7, pc}
 80021c2:	bf00      	nop
 80021c4:	50040000 	.word	0x50040000
 80021c8:	50040100 	.word	0x50040100
 80021cc:	50040300 	.word	0x50040300
 80021d0:	50040200 	.word	0x50040200

080021d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b085      	sub	sp, #20
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	f003 0307 	and.w	r3, r3, #7
 80021e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002218 <__NVIC_SetPriorityGrouping+0x44>)
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021ea:	68ba      	ldr	r2, [r7, #8]
 80021ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80021f0:	4013      	ands	r3, r2
 80021f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002200:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002204:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002206:	4a04      	ldr	r2, [pc, #16]	@ (8002218 <__NVIC_SetPriorityGrouping+0x44>)
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	60d3      	str	r3, [r2, #12]
}
 800220c:	bf00      	nop
 800220e:	3714      	adds	r7, #20
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr
 8002218:	e000ed00 	.word	0xe000ed00

0800221c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002220:	4b04      	ldr	r3, [pc, #16]	@ (8002234 <__NVIC_GetPriorityGrouping+0x18>)
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	0a1b      	lsrs	r3, r3, #8
 8002226:	f003 0307 	and.w	r3, r3, #7
}
 800222a:	4618      	mov	r0, r3
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr
 8002234:	e000ed00 	.word	0xe000ed00

08002238 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	4603      	mov	r3, r0
 8002240:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002246:	2b00      	cmp	r3, #0
 8002248:	db0b      	blt.n	8002262 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800224a:	79fb      	ldrb	r3, [r7, #7]
 800224c:	f003 021f 	and.w	r2, r3, #31
 8002250:	4907      	ldr	r1, [pc, #28]	@ (8002270 <__NVIC_EnableIRQ+0x38>)
 8002252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002256:	095b      	lsrs	r3, r3, #5
 8002258:	2001      	movs	r0, #1
 800225a:	fa00 f202 	lsl.w	r2, r0, r2
 800225e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002262:	bf00      	nop
 8002264:	370c      	adds	r7, #12
 8002266:	46bd      	mov	sp, r7
 8002268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226c:	4770      	bx	lr
 800226e:	bf00      	nop
 8002270:	e000e100 	.word	0xe000e100

08002274 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	4603      	mov	r3, r0
 800227c:	6039      	str	r1, [r7, #0]
 800227e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002280:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002284:	2b00      	cmp	r3, #0
 8002286:	db0a      	blt.n	800229e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	b2da      	uxtb	r2, r3
 800228c:	490c      	ldr	r1, [pc, #48]	@ (80022c0 <__NVIC_SetPriority+0x4c>)
 800228e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002292:	0112      	lsls	r2, r2, #4
 8002294:	b2d2      	uxtb	r2, r2
 8002296:	440b      	add	r3, r1
 8002298:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800229c:	e00a      	b.n	80022b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	b2da      	uxtb	r2, r3
 80022a2:	4908      	ldr	r1, [pc, #32]	@ (80022c4 <__NVIC_SetPriority+0x50>)
 80022a4:	79fb      	ldrb	r3, [r7, #7]
 80022a6:	f003 030f 	and.w	r3, r3, #15
 80022aa:	3b04      	subs	r3, #4
 80022ac:	0112      	lsls	r2, r2, #4
 80022ae:	b2d2      	uxtb	r2, r2
 80022b0:	440b      	add	r3, r1
 80022b2:	761a      	strb	r2, [r3, #24]
}
 80022b4:	bf00      	nop
 80022b6:	370c      	adds	r7, #12
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr
 80022c0:	e000e100 	.word	0xe000e100
 80022c4:	e000ed00 	.word	0xe000ed00

080022c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b089      	sub	sp, #36	@ 0x24
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	f003 0307 	and.w	r3, r3, #7
 80022da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022dc:	69fb      	ldr	r3, [r7, #28]
 80022de:	f1c3 0307 	rsb	r3, r3, #7
 80022e2:	2b04      	cmp	r3, #4
 80022e4:	bf28      	it	cs
 80022e6:	2304      	movcs	r3, #4
 80022e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	3304      	adds	r3, #4
 80022ee:	2b06      	cmp	r3, #6
 80022f0:	d902      	bls.n	80022f8 <NVIC_EncodePriority+0x30>
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	3b03      	subs	r3, #3
 80022f6:	e000      	b.n	80022fa <NVIC_EncodePriority+0x32>
 80022f8:	2300      	movs	r3, #0
 80022fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002300:	69bb      	ldr	r3, [r7, #24]
 8002302:	fa02 f303 	lsl.w	r3, r2, r3
 8002306:	43da      	mvns	r2, r3
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	401a      	ands	r2, r3
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002310:	f04f 31ff 	mov.w	r1, #4294967295
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	fa01 f303 	lsl.w	r3, r1, r3
 800231a:	43d9      	mvns	r1, r3
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002320:	4313      	orrs	r3, r2
         );
}
 8002322:	4618      	mov	r0, r3
 8002324:	3724      	adds	r7, #36	@ 0x24
 8002326:	46bd      	mov	sp, r7
 8002328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232c:	4770      	bx	lr

0800232e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800232e:	b580      	push	{r7, lr}
 8002330:	b082      	sub	sp, #8
 8002332:	af00      	add	r7, sp, #0
 8002334:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	f7ff ff4c 	bl	80021d4 <__NVIC_SetPriorityGrouping>
}
 800233c:	bf00      	nop
 800233e:	3708      	adds	r7, #8
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}

08002344 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b086      	sub	sp, #24
 8002348:	af00      	add	r7, sp, #0
 800234a:	4603      	mov	r3, r0
 800234c:	60b9      	str	r1, [r7, #8]
 800234e:	607a      	str	r2, [r7, #4]
 8002350:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002352:	2300      	movs	r3, #0
 8002354:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002356:	f7ff ff61 	bl	800221c <__NVIC_GetPriorityGrouping>
 800235a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	68b9      	ldr	r1, [r7, #8]
 8002360:	6978      	ldr	r0, [r7, #20]
 8002362:	f7ff ffb1 	bl	80022c8 <NVIC_EncodePriority>
 8002366:	4602      	mov	r2, r0
 8002368:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800236c:	4611      	mov	r1, r2
 800236e:	4618      	mov	r0, r3
 8002370:	f7ff ff80 	bl	8002274 <__NVIC_SetPriority>
}
 8002374:	bf00      	nop
 8002376:	3718      	adds	r7, #24
 8002378:	46bd      	mov	sp, r7
 800237a:	bd80      	pop	{r7, pc}

0800237c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b082      	sub	sp, #8
 8002380:	af00      	add	r7, sp, #0
 8002382:	4603      	mov	r3, r0
 8002384:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238a:	4618      	mov	r0, r3
 800238c:	f7ff ff54 	bl	8002238 <__NVIC_EnableIRQ>
}
 8002390:	bf00      	nop
 8002392:	3708      	adds	r7, #8
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}

08002398 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002398:	b480      	push	{r7}
 800239a:	b087      	sub	sp, #28
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023a2:	2300      	movs	r3, #0
 80023a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023a6:	e17f      	b.n	80026a8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	2101      	movs	r1, #1
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	fa01 f303 	lsl.w	r3, r1, r3
 80023b4:	4013      	ands	r3, r2
 80023b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	f000 8171 	beq.w	80026a2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f003 0303 	and.w	r3, r3, #3
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	d005      	beq.n	80023d8 <HAL_GPIO_Init+0x40>
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	f003 0303 	and.w	r3, r3, #3
 80023d4:	2b02      	cmp	r3, #2
 80023d6:	d130      	bne.n	800243a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	689b      	ldr	r3, [r3, #8]
 80023dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	005b      	lsls	r3, r3, #1
 80023e2:	2203      	movs	r2, #3
 80023e4:	fa02 f303 	lsl.w	r3, r2, r3
 80023e8:	43db      	mvns	r3, r3
 80023ea:	693a      	ldr	r2, [r7, #16]
 80023ec:	4013      	ands	r3, r2
 80023ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	68da      	ldr	r2, [r3, #12]
 80023f4:	697b      	ldr	r3, [r7, #20]
 80023f6:	005b      	lsls	r3, r3, #1
 80023f8:	fa02 f303 	lsl.w	r3, r2, r3
 80023fc:	693a      	ldr	r2, [r7, #16]
 80023fe:	4313      	orrs	r3, r2
 8002400:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	693a      	ldr	r2, [r7, #16]
 8002406:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800240e:	2201      	movs	r2, #1
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	fa02 f303 	lsl.w	r3, r2, r3
 8002416:	43db      	mvns	r3, r3
 8002418:	693a      	ldr	r2, [r7, #16]
 800241a:	4013      	ands	r3, r2
 800241c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	091b      	lsrs	r3, r3, #4
 8002424:	f003 0201 	and.w	r2, r3, #1
 8002428:	697b      	ldr	r3, [r7, #20]
 800242a:	fa02 f303 	lsl.w	r3, r2, r3
 800242e:	693a      	ldr	r2, [r7, #16]
 8002430:	4313      	orrs	r3, r2
 8002432:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	693a      	ldr	r2, [r7, #16]
 8002438:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f003 0303 	and.w	r3, r3, #3
 8002442:	2b03      	cmp	r3, #3
 8002444:	d118      	bne.n	8002478 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800244a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800244c:	2201      	movs	r2, #1
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	fa02 f303 	lsl.w	r3, r2, r3
 8002454:	43db      	mvns	r3, r3
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	4013      	ands	r3, r2
 800245a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	08db      	lsrs	r3, r3, #3
 8002462:	f003 0201 	and.w	r2, r3, #1
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	4313      	orrs	r3, r2
 8002470:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	693a      	ldr	r2, [r7, #16]
 8002476:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f003 0303 	and.w	r3, r3, #3
 8002480:	2b03      	cmp	r3, #3
 8002482:	d017      	beq.n	80024b4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	005b      	lsls	r3, r3, #1
 800248e:	2203      	movs	r2, #3
 8002490:	fa02 f303 	lsl.w	r3, r2, r3
 8002494:	43db      	mvns	r3, r3
 8002496:	693a      	ldr	r2, [r7, #16]
 8002498:	4013      	ands	r3, r2
 800249a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	689a      	ldr	r2, [r3, #8]
 80024a0:	697b      	ldr	r3, [r7, #20]
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	693a      	ldr	r2, [r7, #16]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	693a      	ldr	r2, [r7, #16]
 80024b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	685b      	ldr	r3, [r3, #4]
 80024b8:	f003 0303 	and.w	r3, r3, #3
 80024bc:	2b02      	cmp	r3, #2
 80024be:	d123      	bne.n	8002508 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	08da      	lsrs	r2, r3, #3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	3208      	adds	r2, #8
 80024c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	f003 0307 	and.w	r3, r3, #7
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	220f      	movs	r2, #15
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	43db      	mvns	r3, r3
 80024de:	693a      	ldr	r2, [r7, #16]
 80024e0:	4013      	ands	r3, r2
 80024e2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	691a      	ldr	r2, [r3, #16]
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	f003 0307 	and.w	r3, r3, #7
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	693a      	ldr	r2, [r7, #16]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	08da      	lsrs	r2, r3, #3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	3208      	adds	r2, #8
 8002502:	6939      	ldr	r1, [r7, #16]
 8002504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	005b      	lsls	r3, r3, #1
 8002512:	2203      	movs	r2, #3
 8002514:	fa02 f303 	lsl.w	r3, r2, r3
 8002518:	43db      	mvns	r3, r3
 800251a:	693a      	ldr	r2, [r7, #16]
 800251c:	4013      	ands	r3, r2
 800251e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f003 0203 	and.w	r2, r3, #3
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4313      	orrs	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	693a      	ldr	r2, [r7, #16]
 800253a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002544:	2b00      	cmp	r3, #0
 8002546:	f000 80ac 	beq.w	80026a2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800254a:	4b5f      	ldr	r3, [pc, #380]	@ (80026c8 <HAL_GPIO_Init+0x330>)
 800254c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800254e:	4a5e      	ldr	r2, [pc, #376]	@ (80026c8 <HAL_GPIO_Init+0x330>)
 8002550:	f043 0301 	orr.w	r3, r3, #1
 8002554:	6613      	str	r3, [r2, #96]	@ 0x60
 8002556:	4b5c      	ldr	r3, [pc, #368]	@ (80026c8 <HAL_GPIO_Init+0x330>)
 8002558:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	60bb      	str	r3, [r7, #8]
 8002560:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002562:	4a5a      	ldr	r2, [pc, #360]	@ (80026cc <HAL_GPIO_Init+0x334>)
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	089b      	lsrs	r3, r3, #2
 8002568:	3302      	adds	r3, #2
 800256a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800256e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	f003 0303 	and.w	r3, r3, #3
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	220f      	movs	r2, #15
 800257a:	fa02 f303 	lsl.w	r3, r2, r3
 800257e:	43db      	mvns	r3, r3
 8002580:	693a      	ldr	r2, [r7, #16]
 8002582:	4013      	ands	r3, r2
 8002584:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800258c:	d025      	beq.n	80025da <HAL_GPIO_Init+0x242>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	4a4f      	ldr	r2, [pc, #316]	@ (80026d0 <HAL_GPIO_Init+0x338>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d01f      	beq.n	80025d6 <HAL_GPIO_Init+0x23e>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	4a4e      	ldr	r2, [pc, #312]	@ (80026d4 <HAL_GPIO_Init+0x33c>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d019      	beq.n	80025d2 <HAL_GPIO_Init+0x23a>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	4a4d      	ldr	r2, [pc, #308]	@ (80026d8 <HAL_GPIO_Init+0x340>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	d013      	beq.n	80025ce <HAL_GPIO_Init+0x236>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	4a4c      	ldr	r2, [pc, #304]	@ (80026dc <HAL_GPIO_Init+0x344>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d00d      	beq.n	80025ca <HAL_GPIO_Init+0x232>
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a4b      	ldr	r2, [pc, #300]	@ (80026e0 <HAL_GPIO_Init+0x348>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d007      	beq.n	80025c6 <HAL_GPIO_Init+0x22e>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a4a      	ldr	r2, [pc, #296]	@ (80026e4 <HAL_GPIO_Init+0x34c>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d101      	bne.n	80025c2 <HAL_GPIO_Init+0x22a>
 80025be:	2306      	movs	r3, #6
 80025c0:	e00c      	b.n	80025dc <HAL_GPIO_Init+0x244>
 80025c2:	2307      	movs	r3, #7
 80025c4:	e00a      	b.n	80025dc <HAL_GPIO_Init+0x244>
 80025c6:	2305      	movs	r3, #5
 80025c8:	e008      	b.n	80025dc <HAL_GPIO_Init+0x244>
 80025ca:	2304      	movs	r3, #4
 80025cc:	e006      	b.n	80025dc <HAL_GPIO_Init+0x244>
 80025ce:	2303      	movs	r3, #3
 80025d0:	e004      	b.n	80025dc <HAL_GPIO_Init+0x244>
 80025d2:	2302      	movs	r3, #2
 80025d4:	e002      	b.n	80025dc <HAL_GPIO_Init+0x244>
 80025d6:	2301      	movs	r3, #1
 80025d8:	e000      	b.n	80025dc <HAL_GPIO_Init+0x244>
 80025da:	2300      	movs	r3, #0
 80025dc:	697a      	ldr	r2, [r7, #20]
 80025de:	f002 0203 	and.w	r2, r2, #3
 80025e2:	0092      	lsls	r2, r2, #2
 80025e4:	4093      	lsls	r3, r2
 80025e6:	693a      	ldr	r2, [r7, #16]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80025ec:	4937      	ldr	r1, [pc, #220]	@ (80026cc <HAL_GPIO_Init+0x334>)
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	089b      	lsrs	r3, r3, #2
 80025f2:	3302      	adds	r3, #2
 80025f4:	693a      	ldr	r2, [r7, #16]
 80025f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80025fa:	4b3b      	ldr	r3, [pc, #236]	@ (80026e8 <HAL_GPIO_Init+0x350>)
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	43db      	mvns	r3, r3
 8002604:	693a      	ldr	r2, [r7, #16]
 8002606:	4013      	ands	r3, r2
 8002608:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d003      	beq.n	800261e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002616:	693a      	ldr	r2, [r7, #16]
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	4313      	orrs	r3, r2
 800261c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800261e:	4a32      	ldr	r2, [pc, #200]	@ (80026e8 <HAL_GPIO_Init+0x350>)
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002624:	4b30      	ldr	r3, [pc, #192]	@ (80026e8 <HAL_GPIO_Init+0x350>)
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	43db      	mvns	r3, r3
 800262e:	693a      	ldr	r2, [r7, #16]
 8002630:	4013      	ands	r3, r2
 8002632:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800263c:	2b00      	cmp	r3, #0
 800263e:	d003      	beq.n	8002648 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002640:	693a      	ldr	r2, [r7, #16]
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	4313      	orrs	r3, r2
 8002646:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002648:	4a27      	ldr	r2, [pc, #156]	@ (80026e8 <HAL_GPIO_Init+0x350>)
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800264e:	4b26      	ldr	r3, [pc, #152]	@ (80026e8 <HAL_GPIO_Init+0x350>)
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	43db      	mvns	r3, r3
 8002658:	693a      	ldr	r2, [r7, #16]
 800265a:	4013      	ands	r3, r2
 800265c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002666:	2b00      	cmp	r3, #0
 8002668:	d003      	beq.n	8002672 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800266a:	693a      	ldr	r2, [r7, #16]
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	4313      	orrs	r3, r2
 8002670:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002672:	4a1d      	ldr	r2, [pc, #116]	@ (80026e8 <HAL_GPIO_Init+0x350>)
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002678:	4b1b      	ldr	r3, [pc, #108]	@ (80026e8 <HAL_GPIO_Init+0x350>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	43db      	mvns	r3, r3
 8002682:	693a      	ldr	r2, [r7, #16]
 8002684:	4013      	ands	r3, r2
 8002686:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002690:	2b00      	cmp	r3, #0
 8002692:	d003      	beq.n	800269c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002694:	693a      	ldr	r2, [r7, #16]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	4313      	orrs	r3, r2
 800269a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800269c:	4a12      	ldr	r2, [pc, #72]	@ (80026e8 <HAL_GPIO_Init+0x350>)
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	3301      	adds	r3, #1
 80026a6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	681a      	ldr	r2, [r3, #0]
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	fa22 f303 	lsr.w	r3, r2, r3
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	f47f ae78 	bne.w	80023a8 <HAL_GPIO_Init+0x10>
  }
}
 80026b8:	bf00      	nop
 80026ba:	bf00      	nop
 80026bc:	371c      	adds	r7, #28
 80026be:	46bd      	mov	sp, r7
 80026c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c4:	4770      	bx	lr
 80026c6:	bf00      	nop
 80026c8:	40021000 	.word	0x40021000
 80026cc:	40010000 	.word	0x40010000
 80026d0:	48000400 	.word	0x48000400
 80026d4:	48000800 	.word	0x48000800
 80026d8:	48000c00 	.word	0x48000c00
 80026dc:	48001000 	.word	0x48001000
 80026e0:	48001400 	.word	0x48001400
 80026e4:	48001800 	.word	0x48001800
 80026e8:	40010400 	.word	0x40010400

080026ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	460b      	mov	r3, r1
 80026f6:	807b      	strh	r3, [r7, #2]
 80026f8:	4613      	mov	r3, r2
 80026fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026fc:	787b      	ldrb	r3, [r7, #1]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d003      	beq.n	800270a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002702:	887a      	ldrh	r2, [r7, #2]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002708:	e002      	b.n	8002710 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800270a:	887a      	ldrh	r2, [r7, #2]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr

0800271c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800271c:	b480      	push	{r7}
 800271e:	b085      	sub	sp, #20
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
 8002724:	460b      	mov	r3, r1
 8002726:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	695b      	ldr	r3, [r3, #20]
 800272c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800272e:	887a      	ldrh	r2, [r7, #2]
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	4013      	ands	r3, r2
 8002734:	041a      	lsls	r2, r3, #16
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	43d9      	mvns	r1, r3
 800273a:	887b      	ldrh	r3, [r7, #2]
 800273c:	400b      	ands	r3, r1
 800273e:	431a      	orrs	r2, r3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	619a      	str	r2, [r3, #24]
}
 8002744:	bf00      	nop
 8002746:	3714      	adds	r7, #20
 8002748:	46bd      	mov	sp, r7
 800274a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274e:	4770      	bx	lr

08002750 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002754:	4b04      	ldr	r3, [pc, #16]	@ (8002768 <HAL_PWREx_GetVoltageRange+0x18>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800275c:	4618      	mov	r0, r3
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	40007000 	.word	0x40007000

0800276c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800276c:	b480      	push	{r7}
 800276e:	b085      	sub	sp, #20
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800277a:	d130      	bne.n	80027de <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800277c:	4b23      	ldr	r3, [pc, #140]	@ (800280c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002784:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002788:	d038      	beq.n	80027fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800278a:	4b20      	ldr	r3, [pc, #128]	@ (800280c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002792:	4a1e      	ldr	r2, [pc, #120]	@ (800280c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002794:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002798:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800279a:	4b1d      	ldr	r3, [pc, #116]	@ (8002810 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	2232      	movs	r2, #50	@ 0x32
 80027a0:	fb02 f303 	mul.w	r3, r2, r3
 80027a4:	4a1b      	ldr	r2, [pc, #108]	@ (8002814 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80027a6:	fba2 2303 	umull	r2, r3, r2, r3
 80027aa:	0c9b      	lsrs	r3, r3, #18
 80027ac:	3301      	adds	r3, #1
 80027ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027b0:	e002      	b.n	80027b8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	3b01      	subs	r3, #1
 80027b6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80027b8:	4b14      	ldr	r3, [pc, #80]	@ (800280c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027ba:	695b      	ldr	r3, [r3, #20]
 80027bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027c4:	d102      	bne.n	80027cc <HAL_PWREx_ControlVoltageScaling+0x60>
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d1f2      	bne.n	80027b2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80027cc:	4b0f      	ldr	r3, [pc, #60]	@ (800280c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027ce:	695b      	ldr	r3, [r3, #20]
 80027d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027d8:	d110      	bne.n	80027fc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80027da:	2303      	movs	r3, #3
 80027dc:	e00f      	b.n	80027fe <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80027de:	4b0b      	ldr	r3, [pc, #44]	@ (800280c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80027e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027ea:	d007      	beq.n	80027fc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80027ec:	4b07      	ldr	r3, [pc, #28]	@ (800280c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80027f4:	4a05      	ldr	r2, [pc, #20]	@ (800280c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80027f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80027fa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80027fc:	2300      	movs	r3, #0
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3714      	adds	r7, #20
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr
 800280a:	bf00      	nop
 800280c:	40007000 	.word	0x40007000
 8002810:	20000008 	.word	0x20000008
 8002814:	431bde83 	.word	0x431bde83

08002818 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b088      	sub	sp, #32
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d101      	bne.n	800282a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002826:	2301      	movs	r3, #1
 8002828:	e3ca      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800282a:	4b97      	ldr	r3, [pc, #604]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	f003 030c 	and.w	r3, r3, #12
 8002832:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002834:	4b94      	ldr	r3, [pc, #592]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 8002836:	68db      	ldr	r3, [r3, #12]
 8002838:	f003 0303 	and.w	r3, r3, #3
 800283c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 0310 	and.w	r3, r3, #16
 8002846:	2b00      	cmp	r3, #0
 8002848:	f000 80e4 	beq.w	8002a14 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d007      	beq.n	8002862 <HAL_RCC_OscConfig+0x4a>
 8002852:	69bb      	ldr	r3, [r7, #24]
 8002854:	2b0c      	cmp	r3, #12
 8002856:	f040 808b 	bne.w	8002970 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	2b01      	cmp	r3, #1
 800285e:	f040 8087 	bne.w	8002970 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002862:	4b89      	ldr	r3, [pc, #548]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0302 	and.w	r3, r3, #2
 800286a:	2b00      	cmp	r3, #0
 800286c:	d005      	beq.n	800287a <HAL_RCC_OscConfig+0x62>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	699b      	ldr	r3, [r3, #24]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d101      	bne.n	800287a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e3a2      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6a1a      	ldr	r2, [r3, #32]
 800287e:	4b82      	ldr	r3, [pc, #520]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0308 	and.w	r3, r3, #8
 8002886:	2b00      	cmp	r3, #0
 8002888:	d004      	beq.n	8002894 <HAL_RCC_OscConfig+0x7c>
 800288a:	4b7f      	ldr	r3, [pc, #508]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002892:	e005      	b.n	80028a0 <HAL_RCC_OscConfig+0x88>
 8002894:	4b7c      	ldr	r3, [pc, #496]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 8002896:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800289a:	091b      	lsrs	r3, r3, #4
 800289c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d223      	bcs.n	80028ec <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6a1b      	ldr	r3, [r3, #32]
 80028a8:	4618      	mov	r0, r3
 80028aa:	f000 fd87 	bl	80033bc <RCC_SetFlashLatencyFromMSIRange>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d001      	beq.n	80028b8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e383      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028b8:	4b73      	ldr	r3, [pc, #460]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a72      	ldr	r2, [pc, #456]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 80028be:	f043 0308 	orr.w	r3, r3, #8
 80028c2:	6013      	str	r3, [r2, #0]
 80028c4:	4b70      	ldr	r3, [pc, #448]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6a1b      	ldr	r3, [r3, #32]
 80028d0:	496d      	ldr	r1, [pc, #436]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 80028d2:	4313      	orrs	r3, r2
 80028d4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028d6:	4b6c      	ldr	r3, [pc, #432]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	69db      	ldr	r3, [r3, #28]
 80028e2:	021b      	lsls	r3, r3, #8
 80028e4:	4968      	ldr	r1, [pc, #416]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 80028e6:	4313      	orrs	r3, r2
 80028e8:	604b      	str	r3, [r1, #4]
 80028ea:	e025      	b.n	8002938 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028ec:	4b66      	ldr	r3, [pc, #408]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a65      	ldr	r2, [pc, #404]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 80028f2:	f043 0308 	orr.w	r3, r3, #8
 80028f6:	6013      	str	r3, [r2, #0]
 80028f8:	4b63      	ldr	r3, [pc, #396]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a1b      	ldr	r3, [r3, #32]
 8002904:	4960      	ldr	r1, [pc, #384]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 8002906:	4313      	orrs	r3, r2
 8002908:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800290a:	4b5f      	ldr	r3, [pc, #380]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	69db      	ldr	r3, [r3, #28]
 8002916:	021b      	lsls	r3, r3, #8
 8002918:	495b      	ldr	r1, [pc, #364]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 800291a:	4313      	orrs	r3, r2
 800291c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800291e:	69bb      	ldr	r3, [r7, #24]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d109      	bne.n	8002938 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6a1b      	ldr	r3, [r3, #32]
 8002928:	4618      	mov	r0, r3
 800292a:	f000 fd47 	bl	80033bc <RCC_SetFlashLatencyFromMSIRange>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d001      	beq.n	8002938 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e343      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002938:	f000 fc4a 	bl	80031d0 <HAL_RCC_GetSysClockFreq>
 800293c:	4602      	mov	r2, r0
 800293e:	4b52      	ldr	r3, [pc, #328]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	091b      	lsrs	r3, r3, #4
 8002944:	f003 030f 	and.w	r3, r3, #15
 8002948:	4950      	ldr	r1, [pc, #320]	@ (8002a8c <HAL_RCC_OscConfig+0x274>)
 800294a:	5ccb      	ldrb	r3, [r1, r3]
 800294c:	f003 031f 	and.w	r3, r3, #31
 8002950:	fa22 f303 	lsr.w	r3, r2, r3
 8002954:	4a4e      	ldr	r2, [pc, #312]	@ (8002a90 <HAL_RCC_OscConfig+0x278>)
 8002956:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002958:	4b4e      	ldr	r3, [pc, #312]	@ (8002a94 <HAL_RCC_OscConfig+0x27c>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4618      	mov	r0, r3
 800295e:	f7fe fa63 	bl	8000e28 <HAL_InitTick>
 8002962:	4603      	mov	r3, r0
 8002964:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002966:	7bfb      	ldrb	r3, [r7, #15]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d052      	beq.n	8002a12 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800296c:	7bfb      	ldrb	r3, [r7, #15]
 800296e:	e327      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	699b      	ldr	r3, [r3, #24]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d032      	beq.n	80029de <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002978:	4b43      	ldr	r3, [pc, #268]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a42      	ldr	r2, [pc, #264]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 800297e:	f043 0301 	orr.w	r3, r3, #1
 8002982:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002984:	f7fe fc52 	bl	800122c <HAL_GetTick>
 8002988:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800298c:	f7fe fc4e 	bl	800122c <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b02      	cmp	r3, #2
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e310      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800299e:	4b3a      	ldr	r3, [pc, #232]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f003 0302 	and.w	r3, r3, #2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d0f0      	beq.n	800298c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80029aa:	4b37      	ldr	r3, [pc, #220]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a36      	ldr	r2, [pc, #216]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 80029b0:	f043 0308 	orr.w	r3, r3, #8
 80029b4:	6013      	str	r3, [r2, #0]
 80029b6:	4b34      	ldr	r3, [pc, #208]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6a1b      	ldr	r3, [r3, #32]
 80029c2:	4931      	ldr	r1, [pc, #196]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 80029c4:	4313      	orrs	r3, r2
 80029c6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029c8:	4b2f      	ldr	r3, [pc, #188]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	69db      	ldr	r3, [r3, #28]
 80029d4:	021b      	lsls	r3, r3, #8
 80029d6:	492c      	ldr	r1, [pc, #176]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 80029d8:	4313      	orrs	r3, r2
 80029da:	604b      	str	r3, [r1, #4]
 80029dc:	e01a      	b.n	8002a14 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80029de:	4b2a      	ldr	r3, [pc, #168]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a29      	ldr	r2, [pc, #164]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 80029e4:	f023 0301 	bic.w	r3, r3, #1
 80029e8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80029ea:	f7fe fc1f 	bl	800122c <HAL_GetTick>
 80029ee:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80029f0:	e008      	b.n	8002a04 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80029f2:	f7fe fc1b 	bl	800122c <HAL_GetTick>
 80029f6:	4602      	mov	r2, r0
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	d901      	bls.n	8002a04 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002a00:	2303      	movs	r3, #3
 8002a02:	e2dd      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002a04:	4b20      	ldr	r3, [pc, #128]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 0302 	and.w	r3, r3, #2
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d1f0      	bne.n	80029f2 <HAL_RCC_OscConfig+0x1da>
 8002a10:	e000      	b.n	8002a14 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002a12:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0301 	and.w	r3, r3, #1
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d074      	beq.n	8002b0a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002a20:	69bb      	ldr	r3, [r7, #24]
 8002a22:	2b08      	cmp	r3, #8
 8002a24:	d005      	beq.n	8002a32 <HAL_RCC_OscConfig+0x21a>
 8002a26:	69bb      	ldr	r3, [r7, #24]
 8002a28:	2b0c      	cmp	r3, #12
 8002a2a:	d10e      	bne.n	8002a4a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	2b03      	cmp	r3, #3
 8002a30:	d10b      	bne.n	8002a4a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a32:	4b15      	ldr	r3, [pc, #84]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d064      	beq.n	8002b08 <HAL_RCC_OscConfig+0x2f0>
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d160      	bne.n	8002b08 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e2ba      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a52:	d106      	bne.n	8002a62 <HAL_RCC_OscConfig+0x24a>
 8002a54:	4b0c      	ldr	r3, [pc, #48]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a0b      	ldr	r2, [pc, #44]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 8002a5a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a5e:	6013      	str	r3, [r2, #0]
 8002a60:	e026      	b.n	8002ab0 <HAL_RCC_OscConfig+0x298>
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a6a:	d115      	bne.n	8002a98 <HAL_RCC_OscConfig+0x280>
 8002a6c:	4b06      	ldr	r3, [pc, #24]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4a05      	ldr	r2, [pc, #20]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 8002a72:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a76:	6013      	str	r3, [r2, #0]
 8002a78:	4b03      	ldr	r3, [pc, #12]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a02      	ldr	r2, [pc, #8]	@ (8002a88 <HAL_RCC_OscConfig+0x270>)
 8002a7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a82:	6013      	str	r3, [r2, #0]
 8002a84:	e014      	b.n	8002ab0 <HAL_RCC_OscConfig+0x298>
 8002a86:	bf00      	nop
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	08008838 	.word	0x08008838
 8002a90:	20000008 	.word	0x20000008
 8002a94:	2000000c 	.word	0x2000000c
 8002a98:	4ba0      	ldr	r3, [pc, #640]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a9f      	ldr	r2, [pc, #636]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002a9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002aa2:	6013      	str	r3, [r2, #0]
 8002aa4:	4b9d      	ldr	r3, [pc, #628]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a9c      	ldr	r2, [pc, #624]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002aaa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002aae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d013      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab8:	f7fe fbb8 	bl	800122c <HAL_GetTick>
 8002abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002abe:	e008      	b.n	8002ad2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ac0:	f7fe fbb4 	bl	800122c <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	2b64      	cmp	r3, #100	@ 0x64
 8002acc:	d901      	bls.n	8002ad2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e276      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ad2:	4b92      	ldr	r3, [pc, #584]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d0f0      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x2a8>
 8002ade:	e014      	b.n	8002b0a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ae0:	f7fe fba4 	bl	800122c <HAL_GetTick>
 8002ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ae6:	e008      	b.n	8002afa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ae8:	f7fe fba0 	bl	800122c <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	2b64      	cmp	r3, #100	@ 0x64
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e262      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002afa:	4b88      	ldr	r3, [pc, #544]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d1f0      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x2d0>
 8002b06:	e000      	b.n	8002b0a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0302 	and.w	r3, r3, #2
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d060      	beq.n	8002bd8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002b16:	69bb      	ldr	r3, [r7, #24]
 8002b18:	2b04      	cmp	r3, #4
 8002b1a:	d005      	beq.n	8002b28 <HAL_RCC_OscConfig+0x310>
 8002b1c:	69bb      	ldr	r3, [r7, #24]
 8002b1e:	2b0c      	cmp	r3, #12
 8002b20:	d119      	bne.n	8002b56 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d116      	bne.n	8002b56 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b28:	4b7c      	ldr	r3, [pc, #496]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d005      	beq.n	8002b40 <HAL_RCC_OscConfig+0x328>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d101      	bne.n	8002b40 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e23f      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b40:	4b76      	ldr	r3, [pc, #472]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	691b      	ldr	r3, [r3, #16]
 8002b4c:	061b      	lsls	r3, r3, #24
 8002b4e:	4973      	ldr	r1, [pc, #460]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002b50:	4313      	orrs	r3, r2
 8002b52:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b54:	e040      	b.n	8002bd8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d023      	beq.n	8002ba6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b5e:	4b6f      	ldr	r3, [pc, #444]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a6e      	ldr	r2, [pc, #440]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002b64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b6a:	f7fe fb5f 	bl	800122c <HAL_GetTick>
 8002b6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b70:	e008      	b.n	8002b84 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b72:	f7fe fb5b 	bl	800122c <HAL_GetTick>
 8002b76:	4602      	mov	r2, r0
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	1ad3      	subs	r3, r2, r3
 8002b7c:	2b02      	cmp	r3, #2
 8002b7e:	d901      	bls.n	8002b84 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002b80:	2303      	movs	r3, #3
 8002b82:	e21d      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b84:	4b65      	ldr	r3, [pc, #404]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d0f0      	beq.n	8002b72 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b90:	4b62      	ldr	r3, [pc, #392]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	691b      	ldr	r3, [r3, #16]
 8002b9c:	061b      	lsls	r3, r3, #24
 8002b9e:	495f      	ldr	r1, [pc, #380]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	604b      	str	r3, [r1, #4]
 8002ba4:	e018      	b.n	8002bd8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ba6:	4b5d      	ldr	r3, [pc, #372]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4a5c      	ldr	r2, [pc, #368]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002bac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002bb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb2:	f7fe fb3b 	bl	800122c <HAL_GetTick>
 8002bb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bb8:	e008      	b.n	8002bcc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bba:	f7fe fb37 	bl	800122c <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d901      	bls.n	8002bcc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002bc8:	2303      	movs	r3, #3
 8002bca:	e1f9      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002bcc:	4b53      	ldr	r3, [pc, #332]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d1f0      	bne.n	8002bba <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 0308 	and.w	r3, r3, #8
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d03c      	beq.n	8002c5e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	695b      	ldr	r3, [r3, #20]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d01c      	beq.n	8002c26 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bec:	4b4b      	ldr	r3, [pc, #300]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002bee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bf2:	4a4a      	ldr	r2, [pc, #296]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002bf4:	f043 0301 	orr.w	r3, r3, #1
 8002bf8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bfc:	f7fe fb16 	bl	800122c <HAL_GetTick>
 8002c00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c02:	e008      	b.n	8002c16 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c04:	f7fe fb12 	bl	800122c <HAL_GetTick>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	693b      	ldr	r3, [r7, #16]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	2b02      	cmp	r3, #2
 8002c10:	d901      	bls.n	8002c16 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002c12:	2303      	movs	r3, #3
 8002c14:	e1d4      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002c16:	4b41      	ldr	r3, [pc, #260]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002c18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c1c:	f003 0302 	and.w	r3, r3, #2
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d0ef      	beq.n	8002c04 <HAL_RCC_OscConfig+0x3ec>
 8002c24:	e01b      	b.n	8002c5e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c26:	4b3d      	ldr	r3, [pc, #244]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002c28:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c2c:	4a3b      	ldr	r2, [pc, #236]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002c2e:	f023 0301 	bic.w	r3, r3, #1
 8002c32:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c36:	f7fe faf9 	bl	800122c <HAL_GetTick>
 8002c3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c3c:	e008      	b.n	8002c50 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c3e:	f7fe faf5 	bl	800122c <HAL_GetTick>
 8002c42:	4602      	mov	r2, r0
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	2b02      	cmp	r3, #2
 8002c4a:	d901      	bls.n	8002c50 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	e1b7      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002c50:	4b32      	ldr	r3, [pc, #200]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002c52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c56:	f003 0302 	and.w	r3, r3, #2
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1ef      	bne.n	8002c3e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0304 	and.w	r3, r3, #4
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	f000 80a6 	beq.w	8002db8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002c70:	4b2a      	ldr	r3, [pc, #168]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002c72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d10d      	bne.n	8002c98 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c7c:	4b27      	ldr	r3, [pc, #156]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c80:	4a26      	ldr	r2, [pc, #152]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002c82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c86:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c88:	4b24      	ldr	r3, [pc, #144]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c90:	60bb      	str	r3, [r7, #8]
 8002c92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c94:	2301      	movs	r3, #1
 8002c96:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c98:	4b21      	ldr	r3, [pc, #132]	@ (8002d20 <HAL_RCC_OscConfig+0x508>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d118      	bne.n	8002cd6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002ca4:	4b1e      	ldr	r3, [pc, #120]	@ (8002d20 <HAL_RCC_OscConfig+0x508>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a1d      	ldr	r2, [pc, #116]	@ (8002d20 <HAL_RCC_OscConfig+0x508>)
 8002caa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cb0:	f7fe fabc 	bl	800122c <HAL_GetTick>
 8002cb4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cb6:	e008      	b.n	8002cca <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cb8:	f7fe fab8 	bl	800122c <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	2b02      	cmp	r3, #2
 8002cc4:	d901      	bls.n	8002cca <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	e17a      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002cca:	4b15      	ldr	r3, [pc, #84]	@ (8002d20 <HAL_RCC_OscConfig+0x508>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d0f0      	beq.n	8002cb8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d108      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x4d8>
 8002cde:	4b0f      	ldr	r3, [pc, #60]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002ce0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ce4:	4a0d      	ldr	r2, [pc, #52]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002ce6:	f043 0301 	orr.w	r3, r3, #1
 8002cea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cee:	e029      	b.n	8002d44 <HAL_RCC_OscConfig+0x52c>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	689b      	ldr	r3, [r3, #8]
 8002cf4:	2b05      	cmp	r3, #5
 8002cf6:	d115      	bne.n	8002d24 <HAL_RCC_OscConfig+0x50c>
 8002cf8:	4b08      	ldr	r3, [pc, #32]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cfe:	4a07      	ldr	r2, [pc, #28]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002d00:	f043 0304 	orr.w	r3, r3, #4
 8002d04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d08:	4b04      	ldr	r3, [pc, #16]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d0e:	4a03      	ldr	r2, [pc, #12]	@ (8002d1c <HAL_RCC_OscConfig+0x504>)
 8002d10:	f043 0301 	orr.w	r3, r3, #1
 8002d14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d18:	e014      	b.n	8002d44 <HAL_RCC_OscConfig+0x52c>
 8002d1a:	bf00      	nop
 8002d1c:	40021000 	.word	0x40021000
 8002d20:	40007000 	.word	0x40007000
 8002d24:	4b9c      	ldr	r3, [pc, #624]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002d26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d2a:	4a9b      	ldr	r2, [pc, #620]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002d2c:	f023 0301 	bic.w	r3, r3, #1
 8002d30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002d34:	4b98      	ldr	r3, [pc, #608]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d3a:	4a97      	ldr	r2, [pc, #604]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002d3c:	f023 0304 	bic.w	r3, r3, #4
 8002d40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d016      	beq.n	8002d7a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d4c:	f7fe fa6e 	bl	800122c <HAL_GetTick>
 8002d50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d52:	e00a      	b.n	8002d6a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d54:	f7fe fa6a 	bl	800122c <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d901      	bls.n	8002d6a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002d66:	2303      	movs	r3, #3
 8002d68:	e12a      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d6a:	4b8b      	ldr	r3, [pc, #556]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002d6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d70:	f003 0302 	and.w	r3, r3, #2
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d0ed      	beq.n	8002d54 <HAL_RCC_OscConfig+0x53c>
 8002d78:	e015      	b.n	8002da6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d7a:	f7fe fa57 	bl	800122c <HAL_GetTick>
 8002d7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d80:	e00a      	b.n	8002d98 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d82:	f7fe fa53 	bl	800122c <HAL_GetTick>
 8002d86:	4602      	mov	r2, r0
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	1ad3      	subs	r3, r2, r3
 8002d8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d901      	bls.n	8002d98 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e113      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d98:	4b7f      	ldr	r3, [pc, #508]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d9e:	f003 0302 	and.w	r3, r3, #2
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d1ed      	bne.n	8002d82 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002da6:	7ffb      	ldrb	r3, [r7, #31]
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d105      	bne.n	8002db8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dac:	4b7a      	ldr	r3, [pc, #488]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002dae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002db0:	4a79      	ldr	r2, [pc, #484]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002db2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002db6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	f000 80fe 	beq.w	8002fbe <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	f040 80d0 	bne.w	8002f6c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002dcc:	4b72      	ldr	r3, [pc, #456]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dd2:	697b      	ldr	r3, [r7, #20]
 8002dd4:	f003 0203 	and.w	r2, r3, #3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d130      	bne.n	8002e42 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dea:	3b01      	subs	r3, #1
 8002dec:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d127      	bne.n	8002e42 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dfc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d11f      	bne.n	8002e42 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002e0c:	2a07      	cmp	r2, #7
 8002e0e:	bf14      	ite	ne
 8002e10:	2201      	movne	r2, #1
 8002e12:	2200      	moveq	r2, #0
 8002e14:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d113      	bne.n	8002e42 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e24:	085b      	lsrs	r3, r3, #1
 8002e26:	3b01      	subs	r3, #1
 8002e28:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d109      	bne.n	8002e42 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e38:	085b      	lsrs	r3, r3, #1
 8002e3a:	3b01      	subs	r3, #1
 8002e3c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d06e      	beq.n	8002f20 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002e42:	69bb      	ldr	r3, [r7, #24]
 8002e44:	2b0c      	cmp	r3, #12
 8002e46:	d069      	beq.n	8002f1c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002e48:	4b53      	ldr	r3, [pc, #332]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d105      	bne.n	8002e60 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002e54:	4b50      	ldr	r3, [pc, #320]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d001      	beq.n	8002e64 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e0ad      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002e64:	4b4c      	ldr	r3, [pc, #304]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a4b      	ldr	r2, [pc, #300]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002e6a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e6e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002e70:	f7fe f9dc 	bl	800122c <HAL_GetTick>
 8002e74:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e76:	e008      	b.n	8002e8a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e78:	f7fe f9d8 	bl	800122c <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d901      	bls.n	8002e8a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e09a      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e8a:	4b43      	ldr	r3, [pc, #268]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d1f0      	bne.n	8002e78 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e96:	4b40      	ldr	r3, [pc, #256]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002e98:	68da      	ldr	r2, [r3, #12]
 8002e9a:	4b40      	ldr	r3, [pc, #256]	@ (8002f9c <HAL_RCC_OscConfig+0x784>)
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002ea2:	687a      	ldr	r2, [r7, #4]
 8002ea4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002ea6:	3a01      	subs	r2, #1
 8002ea8:	0112      	lsls	r2, r2, #4
 8002eaa:	4311      	orrs	r1, r2
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002eb0:	0212      	lsls	r2, r2, #8
 8002eb2:	4311      	orrs	r1, r2
 8002eb4:	687a      	ldr	r2, [r7, #4]
 8002eb6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002eb8:	0852      	lsrs	r2, r2, #1
 8002eba:	3a01      	subs	r2, #1
 8002ebc:	0552      	lsls	r2, r2, #21
 8002ebe:	4311      	orrs	r1, r2
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002ec4:	0852      	lsrs	r2, r2, #1
 8002ec6:	3a01      	subs	r2, #1
 8002ec8:	0652      	lsls	r2, r2, #25
 8002eca:	4311      	orrs	r1, r2
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002ed0:	0912      	lsrs	r2, r2, #4
 8002ed2:	0452      	lsls	r2, r2, #17
 8002ed4:	430a      	orrs	r2, r1
 8002ed6:	4930      	ldr	r1, [pc, #192]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002edc:	4b2e      	ldr	r3, [pc, #184]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a2d      	ldr	r2, [pc, #180]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002ee2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ee6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ee8:	4b2b      	ldr	r3, [pc, #172]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	4a2a      	ldr	r2, [pc, #168]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002eee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ef2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ef4:	f7fe f99a 	bl	800122c <HAL_GetTick>
 8002ef8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002efa:	e008      	b.n	8002f0e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002efc:	f7fe f996 	bl	800122c <HAL_GetTick>
 8002f00:	4602      	mov	r2, r0
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	1ad3      	subs	r3, r2, r3
 8002f06:	2b02      	cmp	r3, #2
 8002f08:	d901      	bls.n	8002f0e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	e058      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f0e:	4b22      	ldr	r3, [pc, #136]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d0f0      	beq.n	8002efc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f1a:	e050      	b.n	8002fbe <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e04f      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f20:	4b1d      	ldr	r3, [pc, #116]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d148      	bne.n	8002fbe <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002f2c:	4b1a      	ldr	r3, [pc, #104]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a19      	ldr	r2, [pc, #100]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002f32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f36:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002f38:	4b17      	ldr	r3, [pc, #92]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	4a16      	ldr	r2, [pc, #88]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002f3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f42:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002f44:	f7fe f972 	bl	800122c <HAL_GetTick>
 8002f48:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f4a:	e008      	b.n	8002f5e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f4c:	f7fe f96e 	bl	800122c <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	2b02      	cmp	r3, #2
 8002f58:	d901      	bls.n	8002f5e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e030      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d0f0      	beq.n	8002f4c <HAL_RCC_OscConfig+0x734>
 8002f6a:	e028      	b.n	8002fbe <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002f6c:	69bb      	ldr	r3, [r7, #24]
 8002f6e:	2b0c      	cmp	r3, #12
 8002f70:	d023      	beq.n	8002fba <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f72:	4b09      	ldr	r3, [pc, #36]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a08      	ldr	r2, [pc, #32]	@ (8002f98 <HAL_RCC_OscConfig+0x780>)
 8002f78:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f7e:	f7fe f955 	bl	800122c <HAL_GetTick>
 8002f82:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f84:	e00c      	b.n	8002fa0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f86:	f7fe f951 	bl	800122c <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d905      	bls.n	8002fa0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e013      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
 8002f98:	40021000 	.word	0x40021000
 8002f9c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fa0:	4b09      	ldr	r3, [pc, #36]	@ (8002fc8 <HAL_RCC_OscConfig+0x7b0>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d1ec      	bne.n	8002f86 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002fac:	4b06      	ldr	r3, [pc, #24]	@ (8002fc8 <HAL_RCC_OscConfig+0x7b0>)
 8002fae:	68da      	ldr	r2, [r3, #12]
 8002fb0:	4905      	ldr	r1, [pc, #20]	@ (8002fc8 <HAL_RCC_OscConfig+0x7b0>)
 8002fb2:	4b06      	ldr	r3, [pc, #24]	@ (8002fcc <HAL_RCC_OscConfig+0x7b4>)
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	60cb      	str	r3, [r1, #12]
 8002fb8:	e001      	b.n	8002fbe <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e000      	b.n	8002fc0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002fbe:	2300      	movs	r3, #0
}
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	3720      	adds	r7, #32
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	bd80      	pop	{r7, pc}
 8002fc8:	40021000 	.word	0x40021000
 8002fcc:	feeefffc 	.word	0xfeeefffc

08002fd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b084      	sub	sp, #16
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d101      	bne.n	8002fe4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e0e7      	b.n	80031b4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fe4:	4b75      	ldr	r3, [pc, #468]	@ (80031bc <HAL_RCC_ClockConfig+0x1ec>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0307 	and.w	r3, r3, #7
 8002fec:	683a      	ldr	r2, [r7, #0]
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d910      	bls.n	8003014 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ff2:	4b72      	ldr	r3, [pc, #456]	@ (80031bc <HAL_RCC_ClockConfig+0x1ec>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f023 0207 	bic.w	r2, r3, #7
 8002ffa:	4970      	ldr	r1, [pc, #448]	@ (80031bc <HAL_RCC_ClockConfig+0x1ec>)
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003002:	4b6e      	ldr	r3, [pc, #440]	@ (80031bc <HAL_RCC_ClockConfig+0x1ec>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0307 	and.w	r3, r3, #7
 800300a:	683a      	ldr	r2, [r7, #0]
 800300c:	429a      	cmp	r2, r3
 800300e:	d001      	beq.n	8003014 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e0cf      	b.n	80031b4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f003 0302 	and.w	r3, r3, #2
 800301c:	2b00      	cmp	r3, #0
 800301e:	d010      	beq.n	8003042 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689a      	ldr	r2, [r3, #8]
 8003024:	4b66      	ldr	r3, [pc, #408]	@ (80031c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800302c:	429a      	cmp	r2, r3
 800302e:	d908      	bls.n	8003042 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003030:	4b63      	ldr	r3, [pc, #396]	@ (80031c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	4960      	ldr	r1, [pc, #384]	@ (80031c0 <HAL_RCC_ClockConfig+0x1f0>)
 800303e:	4313      	orrs	r3, r2
 8003040:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0301 	and.w	r3, r3, #1
 800304a:	2b00      	cmp	r3, #0
 800304c:	d04c      	beq.n	80030e8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	2b03      	cmp	r3, #3
 8003054:	d107      	bne.n	8003066 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003056:	4b5a      	ldr	r3, [pc, #360]	@ (80031c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d121      	bne.n	80030a6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e0a6      	b.n	80031b4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	2b02      	cmp	r3, #2
 800306c:	d107      	bne.n	800307e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800306e:	4b54      	ldr	r3, [pc, #336]	@ (80031c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d115      	bne.n	80030a6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e09a      	b.n	80031b4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d107      	bne.n	8003096 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003086:	4b4e      	ldr	r3, [pc, #312]	@ (80031c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d109      	bne.n	80030a6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e08e      	b.n	80031b4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003096:	4b4a      	ldr	r3, [pc, #296]	@ (80031c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d101      	bne.n	80030a6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e086      	b.n	80031b4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80030a6:	4b46      	ldr	r3, [pc, #280]	@ (80031c0 <HAL_RCC_ClockConfig+0x1f0>)
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f023 0203 	bic.w	r2, r3, #3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	4943      	ldr	r1, [pc, #268]	@ (80031c0 <HAL_RCC_ClockConfig+0x1f0>)
 80030b4:	4313      	orrs	r3, r2
 80030b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030b8:	f7fe f8b8 	bl	800122c <HAL_GetTick>
 80030bc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030be:	e00a      	b.n	80030d6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030c0:	f7fe f8b4 	bl	800122c <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d901      	bls.n	80030d6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e06e      	b.n	80031b4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030d6:	4b3a      	ldr	r3, [pc, #232]	@ (80031c0 <HAL_RCC_ClockConfig+0x1f0>)
 80030d8:	689b      	ldr	r3, [r3, #8]
 80030da:	f003 020c 	and.w	r2, r3, #12
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	009b      	lsls	r3, r3, #2
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d1eb      	bne.n	80030c0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 0302 	and.w	r3, r3, #2
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d010      	beq.n	8003116 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	689a      	ldr	r2, [r3, #8]
 80030f8:	4b31      	ldr	r3, [pc, #196]	@ (80031c0 <HAL_RCC_ClockConfig+0x1f0>)
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003100:	429a      	cmp	r2, r3
 8003102:	d208      	bcs.n	8003116 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003104:	4b2e      	ldr	r3, [pc, #184]	@ (80031c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	492b      	ldr	r1, [pc, #172]	@ (80031c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003112:	4313      	orrs	r3, r2
 8003114:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003116:	4b29      	ldr	r3, [pc, #164]	@ (80031bc <HAL_RCC_ClockConfig+0x1ec>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0307 	and.w	r3, r3, #7
 800311e:	683a      	ldr	r2, [r7, #0]
 8003120:	429a      	cmp	r2, r3
 8003122:	d210      	bcs.n	8003146 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003124:	4b25      	ldr	r3, [pc, #148]	@ (80031bc <HAL_RCC_ClockConfig+0x1ec>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f023 0207 	bic.w	r2, r3, #7
 800312c:	4923      	ldr	r1, [pc, #140]	@ (80031bc <HAL_RCC_ClockConfig+0x1ec>)
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	4313      	orrs	r3, r2
 8003132:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003134:	4b21      	ldr	r3, [pc, #132]	@ (80031bc <HAL_RCC_ClockConfig+0x1ec>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0307 	and.w	r3, r3, #7
 800313c:	683a      	ldr	r2, [r7, #0]
 800313e:	429a      	cmp	r2, r3
 8003140:	d001      	beq.n	8003146 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e036      	b.n	80031b4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0304 	and.w	r3, r3, #4
 800314e:	2b00      	cmp	r3, #0
 8003150:	d008      	beq.n	8003164 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003152:	4b1b      	ldr	r3, [pc, #108]	@ (80031c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	68db      	ldr	r3, [r3, #12]
 800315e:	4918      	ldr	r1, [pc, #96]	@ (80031c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003160:	4313      	orrs	r3, r2
 8003162:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0308 	and.w	r3, r3, #8
 800316c:	2b00      	cmp	r3, #0
 800316e:	d009      	beq.n	8003184 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003170:	4b13      	ldr	r3, [pc, #76]	@ (80031c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	00db      	lsls	r3, r3, #3
 800317e:	4910      	ldr	r1, [pc, #64]	@ (80031c0 <HAL_RCC_ClockConfig+0x1f0>)
 8003180:	4313      	orrs	r3, r2
 8003182:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003184:	f000 f824 	bl	80031d0 <HAL_RCC_GetSysClockFreq>
 8003188:	4602      	mov	r2, r0
 800318a:	4b0d      	ldr	r3, [pc, #52]	@ (80031c0 <HAL_RCC_ClockConfig+0x1f0>)
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	091b      	lsrs	r3, r3, #4
 8003190:	f003 030f 	and.w	r3, r3, #15
 8003194:	490b      	ldr	r1, [pc, #44]	@ (80031c4 <HAL_RCC_ClockConfig+0x1f4>)
 8003196:	5ccb      	ldrb	r3, [r1, r3]
 8003198:	f003 031f 	and.w	r3, r3, #31
 800319c:	fa22 f303 	lsr.w	r3, r2, r3
 80031a0:	4a09      	ldr	r2, [pc, #36]	@ (80031c8 <HAL_RCC_ClockConfig+0x1f8>)
 80031a2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80031a4:	4b09      	ldr	r3, [pc, #36]	@ (80031cc <HAL_RCC_ClockConfig+0x1fc>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7fd fe3d 	bl	8000e28 <HAL_InitTick>
 80031ae:	4603      	mov	r3, r0
 80031b0:	72fb      	strb	r3, [r7, #11]

  return status;
 80031b2:	7afb      	ldrb	r3, [r7, #11]
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	3710      	adds	r7, #16
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	40022000 	.word	0x40022000
 80031c0:	40021000 	.word	0x40021000
 80031c4:	08008838 	.word	0x08008838
 80031c8:	20000008 	.word	0x20000008
 80031cc:	2000000c 	.word	0x2000000c

080031d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b089      	sub	sp, #36	@ 0x24
 80031d4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80031d6:	2300      	movs	r3, #0
 80031d8:	61fb      	str	r3, [r7, #28]
 80031da:	2300      	movs	r3, #0
 80031dc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80031de:	4b3e      	ldr	r3, [pc, #248]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	f003 030c 	and.w	r3, r3, #12
 80031e6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80031e8:	4b3b      	ldr	r3, [pc, #236]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80031ea:	68db      	ldr	r3, [r3, #12]
 80031ec:	f003 0303 	and.w	r3, r3, #3
 80031f0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d005      	beq.n	8003204 <HAL_RCC_GetSysClockFreq+0x34>
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	2b0c      	cmp	r3, #12
 80031fc:	d121      	bne.n	8003242 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2b01      	cmp	r3, #1
 8003202:	d11e      	bne.n	8003242 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003204:	4b34      	ldr	r3, [pc, #208]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0308 	and.w	r3, r3, #8
 800320c:	2b00      	cmp	r3, #0
 800320e:	d107      	bne.n	8003220 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003210:	4b31      	ldr	r3, [pc, #196]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003212:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003216:	0a1b      	lsrs	r3, r3, #8
 8003218:	f003 030f 	and.w	r3, r3, #15
 800321c:	61fb      	str	r3, [r7, #28]
 800321e:	e005      	b.n	800322c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003220:	4b2d      	ldr	r3, [pc, #180]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	091b      	lsrs	r3, r3, #4
 8003226:	f003 030f 	and.w	r3, r3, #15
 800322a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800322c:	4a2b      	ldr	r2, [pc, #172]	@ (80032dc <HAL_RCC_GetSysClockFreq+0x10c>)
 800322e:	69fb      	ldr	r3, [r7, #28]
 8003230:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003234:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d10d      	bne.n	8003258 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003240:	e00a      	b.n	8003258 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003242:	693b      	ldr	r3, [r7, #16]
 8003244:	2b04      	cmp	r3, #4
 8003246:	d102      	bne.n	800324e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003248:	4b25      	ldr	r3, [pc, #148]	@ (80032e0 <HAL_RCC_GetSysClockFreq+0x110>)
 800324a:	61bb      	str	r3, [r7, #24]
 800324c:	e004      	b.n	8003258 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	2b08      	cmp	r3, #8
 8003252:	d101      	bne.n	8003258 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003254:	4b23      	ldr	r3, [pc, #140]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x114>)
 8003256:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	2b0c      	cmp	r3, #12
 800325c:	d134      	bne.n	80032c8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800325e:	4b1e      	ldr	r3, [pc, #120]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	f003 0303 	and.w	r3, r3, #3
 8003266:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	2b02      	cmp	r3, #2
 800326c:	d003      	beq.n	8003276 <HAL_RCC_GetSysClockFreq+0xa6>
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	2b03      	cmp	r3, #3
 8003272:	d003      	beq.n	800327c <HAL_RCC_GetSysClockFreq+0xac>
 8003274:	e005      	b.n	8003282 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003276:	4b1a      	ldr	r3, [pc, #104]	@ (80032e0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003278:	617b      	str	r3, [r7, #20]
      break;
 800327a:	e005      	b.n	8003288 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800327c:	4b19      	ldr	r3, [pc, #100]	@ (80032e4 <HAL_RCC_GetSysClockFreq+0x114>)
 800327e:	617b      	str	r3, [r7, #20]
      break;
 8003280:	e002      	b.n	8003288 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	617b      	str	r3, [r7, #20]
      break;
 8003286:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003288:	4b13      	ldr	r3, [pc, #76]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x108>)
 800328a:	68db      	ldr	r3, [r3, #12]
 800328c:	091b      	lsrs	r3, r3, #4
 800328e:	f003 0307 	and.w	r3, r3, #7
 8003292:	3301      	adds	r3, #1
 8003294:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003296:	4b10      	ldr	r3, [pc, #64]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x108>)
 8003298:	68db      	ldr	r3, [r3, #12]
 800329a:	0a1b      	lsrs	r3, r3, #8
 800329c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80032a0:	697a      	ldr	r2, [r7, #20]
 80032a2:	fb03 f202 	mul.w	r2, r3, r2
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032ac:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80032ae:	4b0a      	ldr	r3, [pc, #40]	@ (80032d8 <HAL_RCC_GetSysClockFreq+0x108>)
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	0e5b      	lsrs	r3, r3, #25
 80032b4:	f003 0303 	and.w	r3, r3, #3
 80032b8:	3301      	adds	r3, #1
 80032ba:	005b      	lsls	r3, r3, #1
 80032bc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80032be:	697a      	ldr	r2, [r7, #20]
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032c6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80032c8:	69bb      	ldr	r3, [r7, #24]
}
 80032ca:	4618      	mov	r0, r3
 80032cc:	3724      	adds	r7, #36	@ 0x24
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	40021000 	.word	0x40021000
 80032dc:	08008850 	.word	0x08008850
 80032e0:	00f42400 	.word	0x00f42400
 80032e4:	007a1200 	.word	0x007a1200

080032e8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032e8:	b480      	push	{r7}
 80032ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032ec:	4b03      	ldr	r3, [pc, #12]	@ (80032fc <HAL_RCC_GetHCLKFreq+0x14>)
 80032ee:	681b      	ldr	r3, [r3, #0]
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop
 80032fc:	20000008 	.word	0x20000008

08003300 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003304:	f7ff fff0 	bl	80032e8 <HAL_RCC_GetHCLKFreq>
 8003308:	4602      	mov	r2, r0
 800330a:	4b06      	ldr	r3, [pc, #24]	@ (8003324 <HAL_RCC_GetPCLK1Freq+0x24>)
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	0a1b      	lsrs	r3, r3, #8
 8003310:	f003 0307 	and.w	r3, r3, #7
 8003314:	4904      	ldr	r1, [pc, #16]	@ (8003328 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003316:	5ccb      	ldrb	r3, [r1, r3]
 8003318:	f003 031f 	and.w	r3, r3, #31
 800331c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003320:	4618      	mov	r0, r3
 8003322:	bd80      	pop	{r7, pc}
 8003324:	40021000 	.word	0x40021000
 8003328:	08008848 	.word	0x08008848

0800332c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003330:	f7ff ffda 	bl	80032e8 <HAL_RCC_GetHCLKFreq>
 8003334:	4602      	mov	r2, r0
 8003336:	4b06      	ldr	r3, [pc, #24]	@ (8003350 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	0adb      	lsrs	r3, r3, #11
 800333c:	f003 0307 	and.w	r3, r3, #7
 8003340:	4904      	ldr	r1, [pc, #16]	@ (8003354 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003342:	5ccb      	ldrb	r3, [r1, r3]
 8003344:	f003 031f 	and.w	r3, r3, #31
 8003348:	fa22 f303 	lsr.w	r3, r2, r3
}
 800334c:	4618      	mov	r0, r3
 800334e:	bd80      	pop	{r7, pc}
 8003350:	40021000 	.word	0x40021000
 8003354:	08008848 	.word	0x08008848

08003358 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003358:	b480      	push	{r7}
 800335a:	b083      	sub	sp, #12
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
 8003360:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	220f      	movs	r2, #15
 8003366:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003368:	4b12      	ldr	r3, [pc, #72]	@ (80033b4 <HAL_RCC_GetClockConfig+0x5c>)
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	f003 0203 	and.w	r2, r3, #3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003374:	4b0f      	ldr	r3, [pc, #60]	@ (80033b4 <HAL_RCC_GetClockConfig+0x5c>)
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003380:	4b0c      	ldr	r3, [pc, #48]	@ (80033b4 <HAL_RCC_GetClockConfig+0x5c>)
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800338c:	4b09      	ldr	r3, [pc, #36]	@ (80033b4 <HAL_RCC_GetClockConfig+0x5c>)
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	08db      	lsrs	r3, r3, #3
 8003392:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800339a:	4b07      	ldr	r3, [pc, #28]	@ (80033b8 <HAL_RCC_GetClockConfig+0x60>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0207 	and.w	r2, r3, #7
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	601a      	str	r2, [r3, #0]
}
 80033a6:	bf00      	nop
 80033a8:	370c      	adds	r7, #12
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr
 80033b2:	bf00      	nop
 80033b4:	40021000 	.word	0x40021000
 80033b8:	40022000 	.word	0x40022000

080033bc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b086      	sub	sp, #24
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80033c4:	2300      	movs	r3, #0
 80033c6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80033c8:	4b2a      	ldr	r3, [pc, #168]	@ (8003474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d003      	beq.n	80033dc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80033d4:	f7ff f9bc 	bl	8002750 <HAL_PWREx_GetVoltageRange>
 80033d8:	6178      	str	r0, [r7, #20]
 80033da:	e014      	b.n	8003406 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80033dc:	4b25      	ldr	r3, [pc, #148]	@ (8003474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033e0:	4a24      	ldr	r2, [pc, #144]	@ (8003474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80033e8:	4b22      	ldr	r3, [pc, #136]	@ (8003474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033f0:	60fb      	str	r3, [r7, #12]
 80033f2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80033f4:	f7ff f9ac 	bl	8002750 <HAL_PWREx_GetVoltageRange>
 80033f8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80033fa:	4b1e      	ldr	r3, [pc, #120]	@ (8003474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80033fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033fe:	4a1d      	ldr	r2, [pc, #116]	@ (8003474 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003400:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003404:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800340c:	d10b      	bne.n	8003426 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2b80      	cmp	r3, #128	@ 0x80
 8003412:	d919      	bls.n	8003448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2ba0      	cmp	r3, #160	@ 0xa0
 8003418:	d902      	bls.n	8003420 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800341a:	2302      	movs	r3, #2
 800341c:	613b      	str	r3, [r7, #16]
 800341e:	e013      	b.n	8003448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003420:	2301      	movs	r3, #1
 8003422:	613b      	str	r3, [r7, #16]
 8003424:	e010      	b.n	8003448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2b80      	cmp	r3, #128	@ 0x80
 800342a:	d902      	bls.n	8003432 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800342c:	2303      	movs	r3, #3
 800342e:	613b      	str	r3, [r7, #16]
 8003430:	e00a      	b.n	8003448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2b80      	cmp	r3, #128	@ 0x80
 8003436:	d102      	bne.n	800343e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003438:	2302      	movs	r3, #2
 800343a:	613b      	str	r3, [r7, #16]
 800343c:	e004      	b.n	8003448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2b70      	cmp	r3, #112	@ 0x70
 8003442:	d101      	bne.n	8003448 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003444:	2301      	movs	r3, #1
 8003446:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003448:	4b0b      	ldr	r3, [pc, #44]	@ (8003478 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f023 0207 	bic.w	r2, r3, #7
 8003450:	4909      	ldr	r1, [pc, #36]	@ (8003478 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	4313      	orrs	r3, r2
 8003456:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003458:	4b07      	ldr	r3, [pc, #28]	@ (8003478 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f003 0307 	and.w	r3, r3, #7
 8003460:	693a      	ldr	r2, [r7, #16]
 8003462:	429a      	cmp	r2, r3
 8003464:	d001      	beq.n	800346a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e000      	b.n	800346c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800346a:	2300      	movs	r3, #0
}
 800346c:	4618      	mov	r0, r3
 800346e:	3718      	adds	r7, #24
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}
 8003474:	40021000 	.word	0x40021000
 8003478:	40022000 	.word	0x40022000

0800347c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b086      	sub	sp, #24
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003484:	2300      	movs	r3, #0
 8003486:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003488:	2300      	movs	r3, #0
 800348a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003494:	2b00      	cmp	r3, #0
 8003496:	d041      	beq.n	800351c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800349c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80034a0:	d02a      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80034a2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80034a6:	d824      	bhi.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80034a8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80034ac:	d008      	beq.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80034ae:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80034b2:	d81e      	bhi.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d00a      	beq.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x52>
 80034b8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80034bc:	d010      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80034be:	e018      	b.n	80034f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80034c0:	4b86      	ldr	r3, [pc, #536]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	4a85      	ldr	r2, [pc, #532]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034ca:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80034cc:	e015      	b.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	3304      	adds	r3, #4
 80034d2:	2100      	movs	r1, #0
 80034d4:	4618      	mov	r0, r3
 80034d6:	f000 fabb 	bl	8003a50 <RCCEx_PLLSAI1_Config>
 80034da:	4603      	mov	r3, r0
 80034dc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80034de:	e00c      	b.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	3320      	adds	r3, #32
 80034e4:	2100      	movs	r1, #0
 80034e6:	4618      	mov	r0, r3
 80034e8:	f000 fba6 	bl	8003c38 <RCCEx_PLLSAI2_Config>
 80034ec:	4603      	mov	r3, r0
 80034ee:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80034f0:	e003      	b.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80034f2:	2301      	movs	r3, #1
 80034f4:	74fb      	strb	r3, [r7, #19]
      break;
 80034f6:	e000      	b.n	80034fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80034f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034fa:	7cfb      	ldrb	r3, [r7, #19]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d10b      	bne.n	8003518 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003500:	4b76      	ldr	r3, [pc, #472]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003506:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800350e:	4973      	ldr	r1, [pc, #460]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003510:	4313      	orrs	r3, r2
 8003512:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003516:	e001      	b.n	800351c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003518:	7cfb      	ldrb	r3, [r7, #19]
 800351a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d041      	beq.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800352c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003530:	d02a      	beq.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003532:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003536:	d824      	bhi.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003538:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800353c:	d008      	beq.n	8003550 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800353e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003542:	d81e      	bhi.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003544:	2b00      	cmp	r3, #0
 8003546:	d00a      	beq.n	800355e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003548:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800354c:	d010      	beq.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800354e:	e018      	b.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003550:	4b62      	ldr	r3, [pc, #392]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	4a61      	ldr	r2, [pc, #388]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003556:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800355a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800355c:	e015      	b.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	3304      	adds	r3, #4
 8003562:	2100      	movs	r1, #0
 8003564:	4618      	mov	r0, r3
 8003566:	f000 fa73 	bl	8003a50 <RCCEx_PLLSAI1_Config>
 800356a:	4603      	mov	r3, r0
 800356c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800356e:	e00c      	b.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	3320      	adds	r3, #32
 8003574:	2100      	movs	r1, #0
 8003576:	4618      	mov	r0, r3
 8003578:	f000 fb5e 	bl	8003c38 <RCCEx_PLLSAI2_Config>
 800357c:	4603      	mov	r3, r0
 800357e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003580:	e003      	b.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	74fb      	strb	r3, [r7, #19]
      break;
 8003586:	e000      	b.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003588:	bf00      	nop
    }

    if(ret == HAL_OK)
 800358a:	7cfb      	ldrb	r3, [r7, #19]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d10b      	bne.n	80035a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003590:	4b52      	ldr	r3, [pc, #328]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003592:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003596:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800359e:	494f      	ldr	r1, [pc, #316]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80035a6:	e001      	b.n	80035ac <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035a8:	7cfb      	ldrb	r3, [r7, #19]
 80035aa:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	f000 80a0 	beq.w	80036fa <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035ba:	2300      	movs	r3, #0
 80035bc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80035be:	4b47      	ldr	r3, [pc, #284]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d101      	bne.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x152>
 80035ca:	2301      	movs	r3, #1
 80035cc:	e000      	b.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80035ce:	2300      	movs	r3, #0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d00d      	beq.n	80035f0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035d4:	4b41      	ldr	r3, [pc, #260]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035d8:	4a40      	ldr	r2, [pc, #256]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035de:	6593      	str	r3, [r2, #88]	@ 0x58
 80035e0:	4b3e      	ldr	r3, [pc, #248]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80035e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035e8:	60bb      	str	r3, [r7, #8]
 80035ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035ec:	2301      	movs	r3, #1
 80035ee:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80035f0:	4b3b      	ldr	r3, [pc, #236]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a3a      	ldr	r2, [pc, #232]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80035f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035fa:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80035fc:	f7fd fe16 	bl	800122c <HAL_GetTick>
 8003600:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003602:	e009      	b.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003604:	f7fd fe12 	bl	800122c <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b02      	cmp	r3, #2
 8003610:	d902      	bls.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	74fb      	strb	r3, [r7, #19]
        break;
 8003616:	e005      	b.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003618:	4b31      	ldr	r3, [pc, #196]	@ (80036e0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003620:	2b00      	cmp	r3, #0
 8003622:	d0ef      	beq.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003624:	7cfb      	ldrb	r3, [r7, #19]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d15c      	bne.n	80036e4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800362a:	4b2c      	ldr	r3, [pc, #176]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800362c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003630:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003634:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d01f      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003642:	697a      	ldr	r2, [r7, #20]
 8003644:	429a      	cmp	r2, r3
 8003646:	d019      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003648:	4b24      	ldr	r3, [pc, #144]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800364a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800364e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003652:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003654:	4b21      	ldr	r3, [pc, #132]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003656:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800365a:	4a20      	ldr	r2, [pc, #128]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800365c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003660:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003664:	4b1d      	ldr	r3, [pc, #116]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003666:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800366a:	4a1c      	ldr	r2, [pc, #112]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800366c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003670:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003674:	4a19      	ldr	r2, [pc, #100]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	f003 0301 	and.w	r3, r3, #1
 8003682:	2b00      	cmp	r3, #0
 8003684:	d016      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003686:	f7fd fdd1 	bl	800122c <HAL_GetTick>
 800368a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800368c:	e00b      	b.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800368e:	f7fd fdcd 	bl	800122c <HAL_GetTick>
 8003692:	4602      	mov	r2, r0
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	1ad3      	subs	r3, r2, r3
 8003698:	f241 3288 	movw	r2, #5000	@ 0x1388
 800369c:	4293      	cmp	r3, r2
 800369e:	d902      	bls.n	80036a6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80036a0:	2303      	movs	r3, #3
 80036a2:	74fb      	strb	r3, [r7, #19]
            break;
 80036a4:	e006      	b.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036a6:	4b0d      	ldr	r3, [pc, #52]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d0ec      	beq.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80036b4:	7cfb      	ldrb	r3, [r7, #19]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d10c      	bne.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80036ba:	4b08      	ldr	r3, [pc, #32]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80036ca:	4904      	ldr	r1, [pc, #16]	@ (80036dc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036cc:	4313      	orrs	r3, r2
 80036ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80036d2:	e009      	b.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80036d4:	7cfb      	ldrb	r3, [r7, #19]
 80036d6:	74bb      	strb	r3, [r7, #18]
 80036d8:	e006      	b.n	80036e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80036da:	bf00      	nop
 80036dc:	40021000 	.word	0x40021000
 80036e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036e4:	7cfb      	ldrb	r3, [r7, #19]
 80036e6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80036e8:	7c7b      	ldrb	r3, [r7, #17]
 80036ea:	2b01      	cmp	r3, #1
 80036ec:	d105      	bne.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036ee:	4b9e      	ldr	r3, [pc, #632]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036f2:	4a9d      	ldr	r2, [pc, #628]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036f8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0301 	and.w	r3, r3, #1
 8003702:	2b00      	cmp	r3, #0
 8003704:	d00a      	beq.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003706:	4b98      	ldr	r3, [pc, #608]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003708:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800370c:	f023 0203 	bic.w	r2, r3, #3
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003714:	4994      	ldr	r1, [pc, #592]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003716:	4313      	orrs	r3, r2
 8003718:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0302 	and.w	r3, r3, #2
 8003724:	2b00      	cmp	r3, #0
 8003726:	d00a      	beq.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003728:	4b8f      	ldr	r3, [pc, #572]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800372a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800372e:	f023 020c 	bic.w	r2, r3, #12
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003736:	498c      	ldr	r1, [pc, #560]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003738:	4313      	orrs	r3, r2
 800373a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f003 0304 	and.w	r3, r3, #4
 8003746:	2b00      	cmp	r3, #0
 8003748:	d00a      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800374a:	4b87      	ldr	r3, [pc, #540]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800374c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003750:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003758:	4983      	ldr	r1, [pc, #524]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800375a:	4313      	orrs	r3, r2
 800375c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0308 	and.w	r3, r3, #8
 8003768:	2b00      	cmp	r3, #0
 800376a:	d00a      	beq.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800376c:	4b7e      	ldr	r3, [pc, #504]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800376e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003772:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800377a:	497b      	ldr	r1, [pc, #492]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800377c:	4313      	orrs	r3, r2
 800377e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f003 0310 	and.w	r3, r3, #16
 800378a:	2b00      	cmp	r3, #0
 800378c:	d00a      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800378e:	4b76      	ldr	r3, [pc, #472]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003790:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003794:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800379c:	4972      	ldr	r1, [pc, #456]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800379e:	4313      	orrs	r3, r2
 80037a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 0320 	and.w	r3, r3, #32
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d00a      	beq.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80037b0:	4b6d      	ldr	r3, [pc, #436]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037b6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037be:	496a      	ldr	r1, [pc, #424]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037c0:	4313      	orrs	r3, r2
 80037c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d00a      	beq.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80037d2:	4b65      	ldr	r3, [pc, #404]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037d8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037e0:	4961      	ldr	r1, [pc, #388]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037e2:	4313      	orrs	r3, r2
 80037e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d00a      	beq.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80037f4:	4b5c      	ldr	r3, [pc, #368]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80037f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003802:	4959      	ldr	r1, [pc, #356]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003804:	4313      	orrs	r3, r2
 8003806:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00a      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003816:	4b54      	ldr	r3, [pc, #336]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003818:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800381c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003824:	4950      	ldr	r1, [pc, #320]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003826:	4313      	orrs	r3, r2
 8003828:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003834:	2b00      	cmp	r3, #0
 8003836:	d00a      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003838:	4b4b      	ldr	r3, [pc, #300]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800383a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800383e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003846:	4948      	ldr	r1, [pc, #288]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003848:	4313      	orrs	r3, r2
 800384a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003856:	2b00      	cmp	r3, #0
 8003858:	d00a      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800385a:	4b43      	ldr	r3, [pc, #268]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800385c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003860:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003868:	493f      	ldr	r1, [pc, #252]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800386a:	4313      	orrs	r3, r2
 800386c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003878:	2b00      	cmp	r3, #0
 800387a:	d028      	beq.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800387c:	4b3a      	ldr	r3, [pc, #232]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800387e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003882:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800388a:	4937      	ldr	r1, [pc, #220]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800388c:	4313      	orrs	r3, r2
 800388e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003896:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800389a:	d106      	bne.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800389c:	4b32      	ldr	r3, [pc, #200]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800389e:	68db      	ldr	r3, [r3, #12]
 80038a0:	4a31      	ldr	r2, [pc, #196]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038a2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80038a6:	60d3      	str	r3, [r2, #12]
 80038a8:	e011      	b.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038ae:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80038b2:	d10c      	bne.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	3304      	adds	r3, #4
 80038b8:	2101      	movs	r1, #1
 80038ba:	4618      	mov	r0, r3
 80038bc:	f000 f8c8 	bl	8003a50 <RCCEx_PLLSAI1_Config>
 80038c0:	4603      	mov	r3, r0
 80038c2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80038c4:	7cfb      	ldrb	r3, [r7, #19]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d001      	beq.n	80038ce <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80038ca:	7cfb      	ldrb	r3, [r7, #19]
 80038cc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d028      	beq.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80038da:	4b23      	ldr	r3, [pc, #140]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038e0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038e8:	491f      	ldr	r1, [pc, #124]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038ea:	4313      	orrs	r3, r2
 80038ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80038f8:	d106      	bne.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038fa:	4b1b      	ldr	r3, [pc, #108]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	4a1a      	ldr	r2, [pc, #104]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003900:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003904:	60d3      	str	r3, [r2, #12]
 8003906:	e011      	b.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800390c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003910:	d10c      	bne.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	3304      	adds	r3, #4
 8003916:	2101      	movs	r1, #1
 8003918:	4618      	mov	r0, r3
 800391a:	f000 f899 	bl	8003a50 <RCCEx_PLLSAI1_Config>
 800391e:	4603      	mov	r3, r0
 8003920:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003922:	7cfb      	ldrb	r3, [r7, #19]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d001      	beq.n	800392c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003928:	7cfb      	ldrb	r3, [r7, #19]
 800392a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d02b      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003938:	4b0b      	ldr	r3, [pc, #44]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800393a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800393e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003946:	4908      	ldr	r1, [pc, #32]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003948:	4313      	orrs	r3, r2
 800394a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003952:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003956:	d109      	bne.n	800396c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003958:	4b03      	ldr	r3, [pc, #12]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800395a:	68db      	ldr	r3, [r3, #12]
 800395c:	4a02      	ldr	r2, [pc, #8]	@ (8003968 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800395e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003962:	60d3      	str	r3, [r2, #12]
 8003964:	e014      	b.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003966:	bf00      	nop
 8003968:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003970:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003974:	d10c      	bne.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	3304      	adds	r3, #4
 800397a:	2101      	movs	r1, #1
 800397c:	4618      	mov	r0, r3
 800397e:	f000 f867 	bl	8003a50 <RCCEx_PLLSAI1_Config>
 8003982:	4603      	mov	r3, r0
 8003984:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003986:	7cfb      	ldrb	r3, [r7, #19]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d001      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800398c:	7cfb      	ldrb	r3, [r7, #19]
 800398e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003998:	2b00      	cmp	r3, #0
 800399a:	d02f      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800399c:	4b2b      	ldr	r3, [pc, #172]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800399e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039a2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80039aa:	4928      	ldr	r1, [pc, #160]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80039ac:	4313      	orrs	r3, r2
 80039ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80039b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80039ba:	d10d      	bne.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	3304      	adds	r3, #4
 80039c0:	2102      	movs	r1, #2
 80039c2:	4618      	mov	r0, r3
 80039c4:	f000 f844 	bl	8003a50 <RCCEx_PLLSAI1_Config>
 80039c8:	4603      	mov	r3, r0
 80039ca:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039cc:	7cfb      	ldrb	r3, [r7, #19]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d014      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80039d2:	7cfb      	ldrb	r3, [r7, #19]
 80039d4:	74bb      	strb	r3, [r7, #18]
 80039d6:	e011      	b.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80039dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80039e0:	d10c      	bne.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	3320      	adds	r3, #32
 80039e6:	2102      	movs	r1, #2
 80039e8:	4618      	mov	r0, r3
 80039ea:	f000 f925 	bl	8003c38 <RCCEx_PLLSAI2_Config>
 80039ee:	4603      	mov	r3, r0
 80039f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80039f2:	7cfb      	ldrb	r3, [r7, #19]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d001      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80039f8:	7cfb      	ldrb	r3, [r7, #19]
 80039fa:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d00a      	beq.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003a08:	4b10      	ldr	r3, [pc, #64]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a0e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003a16:	490d      	ldr	r1, [pc, #52]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d00b      	beq.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003a2a:	4b08      	ldr	r3, [pc, #32]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a30:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a3a:	4904      	ldr	r1, [pc, #16]	@ (8003a4c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003a42:	7cbb      	ldrb	r3, [r7, #18]
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	3718      	adds	r7, #24
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	40021000 	.word	0x40021000

08003a50 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b084      	sub	sp, #16
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003a5e:	4b75      	ldr	r3, [pc, #468]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	f003 0303 	and.w	r3, r3, #3
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d018      	beq.n	8003a9c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003a6a:	4b72      	ldr	r3, [pc, #456]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a6c:	68db      	ldr	r3, [r3, #12]
 8003a6e:	f003 0203 	and.w	r2, r3, #3
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	429a      	cmp	r2, r3
 8003a78:	d10d      	bne.n	8003a96 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
       ||
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d009      	beq.n	8003a96 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003a82:	4b6c      	ldr	r3, [pc, #432]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	091b      	lsrs	r3, r3, #4
 8003a88:	f003 0307 	and.w	r3, r3, #7
 8003a8c:	1c5a      	adds	r2, r3, #1
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
       ||
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d047      	beq.n	8003b26 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	73fb      	strb	r3, [r7, #15]
 8003a9a:	e044      	b.n	8003b26 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2b03      	cmp	r3, #3
 8003aa2:	d018      	beq.n	8003ad6 <RCCEx_PLLSAI1_Config+0x86>
 8003aa4:	2b03      	cmp	r3, #3
 8003aa6:	d825      	bhi.n	8003af4 <RCCEx_PLLSAI1_Config+0xa4>
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d002      	beq.n	8003ab2 <RCCEx_PLLSAI1_Config+0x62>
 8003aac:	2b02      	cmp	r3, #2
 8003aae:	d009      	beq.n	8003ac4 <RCCEx_PLLSAI1_Config+0x74>
 8003ab0:	e020      	b.n	8003af4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003ab2:	4b60      	ldr	r3, [pc, #384]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 0302 	and.w	r3, r3, #2
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d11d      	bne.n	8003afa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ac2:	e01a      	b.n	8003afa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ac4:	4b5b      	ldr	r3, [pc, #364]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d116      	bne.n	8003afe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ad4:	e013      	b.n	8003afe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003ad6:	4b57      	ldr	r3, [pc, #348]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d10f      	bne.n	8003b02 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003ae2:	4b54      	ldr	r3, [pc, #336]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d109      	bne.n	8003b02 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003af2:	e006      	b.n	8003b02 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	73fb      	strb	r3, [r7, #15]
      break;
 8003af8:	e004      	b.n	8003b04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003afa:	bf00      	nop
 8003afc:	e002      	b.n	8003b04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003afe:	bf00      	nop
 8003b00:	e000      	b.n	8003b04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003b02:	bf00      	nop
    }

    if(status == HAL_OK)
 8003b04:	7bfb      	ldrb	r3, [r7, #15]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d10d      	bne.n	8003b26 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003b0a:	4b4a      	ldr	r3, [pc, #296]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6819      	ldr	r1, [r3, #0]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	3b01      	subs	r3, #1
 8003b1c:	011b      	lsls	r3, r3, #4
 8003b1e:	430b      	orrs	r3, r1
 8003b20:	4944      	ldr	r1, [pc, #272]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b22:	4313      	orrs	r3, r2
 8003b24:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003b26:	7bfb      	ldrb	r3, [r7, #15]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d17d      	bne.n	8003c28 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003b2c:	4b41      	ldr	r3, [pc, #260]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a40      	ldr	r2, [pc, #256]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b32:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003b36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b38:	f7fd fb78 	bl	800122c <HAL_GetTick>
 8003b3c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003b3e:	e009      	b.n	8003b54 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003b40:	f7fd fb74 	bl	800122c <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d902      	bls.n	8003b54 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003b4e:	2303      	movs	r3, #3
 8003b50:	73fb      	strb	r3, [r7, #15]
        break;
 8003b52:	e005      	b.n	8003b60 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003b54:	4b37      	ldr	r3, [pc, #220]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d1ef      	bne.n	8003b40 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003b60:	7bfb      	ldrb	r3, [r7, #15]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d160      	bne.n	8003c28 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d111      	bne.n	8003b90 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b6c:	4b31      	ldr	r3, [pc, #196]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b6e:	691b      	ldr	r3, [r3, #16]
 8003b70:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003b74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	6892      	ldr	r2, [r2, #8]
 8003b7c:	0211      	lsls	r1, r2, #8
 8003b7e:	687a      	ldr	r2, [r7, #4]
 8003b80:	68d2      	ldr	r2, [r2, #12]
 8003b82:	0912      	lsrs	r2, r2, #4
 8003b84:	0452      	lsls	r2, r2, #17
 8003b86:	430a      	orrs	r2, r1
 8003b88:	492a      	ldr	r1, [pc, #168]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	610b      	str	r3, [r1, #16]
 8003b8e:	e027      	b.n	8003be0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	2b01      	cmp	r3, #1
 8003b94:	d112      	bne.n	8003bbc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003b96:	4b27      	ldr	r3, [pc, #156]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003b98:	691b      	ldr	r3, [r3, #16]
 8003b9a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003b9e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	6892      	ldr	r2, [r2, #8]
 8003ba6:	0211      	lsls	r1, r2, #8
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	6912      	ldr	r2, [r2, #16]
 8003bac:	0852      	lsrs	r2, r2, #1
 8003bae:	3a01      	subs	r2, #1
 8003bb0:	0552      	lsls	r2, r2, #21
 8003bb2:	430a      	orrs	r2, r1
 8003bb4:	491f      	ldr	r1, [pc, #124]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	610b      	str	r3, [r1, #16]
 8003bba:	e011      	b.n	8003be0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003bbc:	4b1d      	ldr	r3, [pc, #116]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bbe:	691b      	ldr	r3, [r3, #16]
 8003bc0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003bc4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003bc8:	687a      	ldr	r2, [r7, #4]
 8003bca:	6892      	ldr	r2, [r2, #8]
 8003bcc:	0211      	lsls	r1, r2, #8
 8003bce:	687a      	ldr	r2, [r7, #4]
 8003bd0:	6952      	ldr	r2, [r2, #20]
 8003bd2:	0852      	lsrs	r2, r2, #1
 8003bd4:	3a01      	subs	r2, #1
 8003bd6:	0652      	lsls	r2, r2, #25
 8003bd8:	430a      	orrs	r2, r1
 8003bda:	4916      	ldr	r1, [pc, #88]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003be0:	4b14      	ldr	r3, [pc, #80]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4a13      	ldr	r2, [pc, #76]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003be6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003bea:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bec:	f7fd fb1e 	bl	800122c <HAL_GetTick>
 8003bf0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003bf2:	e009      	b.n	8003c08 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003bf4:	f7fd fb1a 	bl	800122c <HAL_GetTick>
 8003bf8:	4602      	mov	r2, r0
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	1ad3      	subs	r3, r2, r3
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d902      	bls.n	8003c08 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003c02:	2303      	movs	r3, #3
 8003c04:	73fb      	strb	r3, [r7, #15]
          break;
 8003c06:	e005      	b.n	8003c14 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003c08:	4b0a      	ldr	r3, [pc, #40]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d0ef      	beq.n	8003bf4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003c14:	7bfb      	ldrb	r3, [r7, #15]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d106      	bne.n	8003c28 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003c1a:	4b06      	ldr	r3, [pc, #24]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c1c:	691a      	ldr	r2, [r3, #16]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	699b      	ldr	r3, [r3, #24]
 8003c22:	4904      	ldr	r1, [pc, #16]	@ (8003c34 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c24:	4313      	orrs	r3, r2
 8003c26:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003c28:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3710      	adds	r7, #16
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	40021000 	.word	0x40021000

08003c38 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b084      	sub	sp, #16
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003c42:	2300      	movs	r3, #0
 8003c44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003c46:	4b6a      	ldr	r3, [pc, #424]	@ (8003df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	f003 0303 	and.w	r3, r3, #3
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d018      	beq.n	8003c84 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003c52:	4b67      	ldr	r3, [pc, #412]	@ (8003df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c54:	68db      	ldr	r3, [r3, #12]
 8003c56:	f003 0203 	and.w	r2, r3, #3
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	429a      	cmp	r2, r3
 8003c60:	d10d      	bne.n	8003c7e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
       ||
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d009      	beq.n	8003c7e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003c6a:	4b61      	ldr	r3, [pc, #388]	@ (8003df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c6c:	68db      	ldr	r3, [r3, #12]
 8003c6e:	091b      	lsrs	r3, r3, #4
 8003c70:	f003 0307 	and.w	r3, r3, #7
 8003c74:	1c5a      	adds	r2, r3, #1
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	685b      	ldr	r3, [r3, #4]
       ||
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d047      	beq.n	8003d0e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	73fb      	strb	r3, [r7, #15]
 8003c82:	e044      	b.n	8003d0e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	2b03      	cmp	r3, #3
 8003c8a:	d018      	beq.n	8003cbe <RCCEx_PLLSAI2_Config+0x86>
 8003c8c:	2b03      	cmp	r3, #3
 8003c8e:	d825      	bhi.n	8003cdc <RCCEx_PLLSAI2_Config+0xa4>
 8003c90:	2b01      	cmp	r3, #1
 8003c92:	d002      	beq.n	8003c9a <RCCEx_PLLSAI2_Config+0x62>
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	d009      	beq.n	8003cac <RCCEx_PLLSAI2_Config+0x74>
 8003c98:	e020      	b.n	8003cdc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003c9a:	4b55      	ldr	r3, [pc, #340]	@ (8003df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 0302 	and.w	r3, r3, #2
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d11d      	bne.n	8003ce2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003caa:	e01a      	b.n	8003ce2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003cac:	4b50      	ldr	r3, [pc, #320]	@ (8003df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d116      	bne.n	8003ce6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cbc:	e013      	b.n	8003ce6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003cbe:	4b4c      	ldr	r3, [pc, #304]	@ (8003df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d10f      	bne.n	8003cea <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003cca:	4b49      	ldr	r3, [pc, #292]	@ (8003df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d109      	bne.n	8003cea <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003cda:	e006      	b.n	8003cea <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	73fb      	strb	r3, [r7, #15]
      break;
 8003ce0:	e004      	b.n	8003cec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ce2:	bf00      	nop
 8003ce4:	e002      	b.n	8003cec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ce6:	bf00      	nop
 8003ce8:	e000      	b.n	8003cec <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003cea:	bf00      	nop
    }

    if(status == HAL_OK)
 8003cec:	7bfb      	ldrb	r3, [r7, #15]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d10d      	bne.n	8003d0e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003cf2:	4b3f      	ldr	r3, [pc, #252]	@ (8003df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003cf4:	68db      	ldr	r3, [r3, #12]
 8003cf6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6819      	ldr	r1, [r3, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	685b      	ldr	r3, [r3, #4]
 8003d02:	3b01      	subs	r3, #1
 8003d04:	011b      	lsls	r3, r3, #4
 8003d06:	430b      	orrs	r3, r1
 8003d08:	4939      	ldr	r1, [pc, #228]	@ (8003df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003d0e:	7bfb      	ldrb	r3, [r7, #15]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d167      	bne.n	8003de4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003d14:	4b36      	ldr	r3, [pc, #216]	@ (8003df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a35      	ldr	r2, [pc, #212]	@ (8003df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d1a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d1e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d20:	f7fd fa84 	bl	800122c <HAL_GetTick>
 8003d24:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003d26:	e009      	b.n	8003d3c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003d28:	f7fd fa80 	bl	800122c <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d902      	bls.n	8003d3c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003d36:	2303      	movs	r3, #3
 8003d38:	73fb      	strb	r3, [r7, #15]
        break;
 8003d3a:	e005      	b.n	8003d48 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003d3c:	4b2c      	ldr	r3, [pc, #176]	@ (8003df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d1ef      	bne.n	8003d28 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003d48:	7bfb      	ldrb	r3, [r7, #15]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d14a      	bne.n	8003de4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d111      	bne.n	8003d78 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003d54:	4b26      	ldr	r3, [pc, #152]	@ (8003df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d56:	695b      	ldr	r3, [r3, #20]
 8003d58:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003d5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	6892      	ldr	r2, [r2, #8]
 8003d64:	0211      	lsls	r1, r2, #8
 8003d66:	687a      	ldr	r2, [r7, #4]
 8003d68:	68d2      	ldr	r2, [r2, #12]
 8003d6a:	0912      	lsrs	r2, r2, #4
 8003d6c:	0452      	lsls	r2, r2, #17
 8003d6e:	430a      	orrs	r2, r1
 8003d70:	491f      	ldr	r1, [pc, #124]	@ (8003df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	614b      	str	r3, [r1, #20]
 8003d76:	e011      	b.n	8003d9c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003d78:	4b1d      	ldr	r3, [pc, #116]	@ (8003df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d7a:	695b      	ldr	r3, [r3, #20]
 8003d7c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003d80:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003d84:	687a      	ldr	r2, [r7, #4]
 8003d86:	6892      	ldr	r2, [r2, #8]
 8003d88:	0211      	lsls	r1, r2, #8
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	6912      	ldr	r2, [r2, #16]
 8003d8e:	0852      	lsrs	r2, r2, #1
 8003d90:	3a01      	subs	r2, #1
 8003d92:	0652      	lsls	r2, r2, #25
 8003d94:	430a      	orrs	r2, r1
 8003d96:	4916      	ldr	r1, [pc, #88]	@ (8003df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003d9c:	4b14      	ldr	r3, [pc, #80]	@ (8003df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a13      	ldr	r2, [pc, #76]	@ (8003df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003da2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003da6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003da8:	f7fd fa40 	bl	800122c <HAL_GetTick>
 8003dac:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003dae:	e009      	b.n	8003dc4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003db0:	f7fd fa3c 	bl	800122c <HAL_GetTick>
 8003db4:	4602      	mov	r2, r0
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	1ad3      	subs	r3, r2, r3
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d902      	bls.n	8003dc4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	73fb      	strb	r3, [r7, #15]
          break;
 8003dc2:	e005      	b.n	8003dd0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003dc4:	4b0a      	ldr	r3, [pc, #40]	@ (8003df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d0ef      	beq.n	8003db0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003dd0:	7bfb      	ldrb	r3, [r7, #15]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d106      	bne.n	8003de4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003dd6:	4b06      	ldr	r3, [pc, #24]	@ (8003df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003dd8:	695a      	ldr	r2, [r3, #20]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	695b      	ldr	r3, [r3, #20]
 8003dde:	4904      	ldr	r1, [pc, #16]	@ (8003df0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003de0:	4313      	orrs	r3, r2
 8003de2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3710      	adds	r7, #16
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	40021000 	.word	0x40021000

08003df4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d101      	bne.n	8003e06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e095      	b.n	8003f32 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d108      	bne.n	8003e20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e16:	d009      	beq.n	8003e2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	61da      	str	r2, [r3, #28]
 8003e1e:	e005      	b.n	8003e2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2200      	movs	r2, #0
 8003e24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2200      	movs	r2, #0
 8003e2a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003e38:	b2db      	uxtb	r3, r3
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d106      	bne.n	8003e4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f7fc ff16 	bl	8000c78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2202      	movs	r2, #2
 8003e50:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e62:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003e6c:	d902      	bls.n	8003e74 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	60fb      	str	r3, [r7, #12]
 8003e72:	e002      	b.n	8003e7a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003e74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003e78:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003e82:	d007      	beq.n	8003e94 <HAL_SPI_Init+0xa0>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003e8c:	d002      	beq.n	8003e94 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2200      	movs	r2, #0
 8003e92:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003ea4:	431a      	orrs	r2, r3
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	691b      	ldr	r3, [r3, #16]
 8003eaa:	f003 0302 	and.w	r3, r3, #2
 8003eae:	431a      	orrs	r2, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	695b      	ldr	r3, [r3, #20]
 8003eb4:	f003 0301 	and.w	r3, r3, #1
 8003eb8:	431a      	orrs	r2, r3
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	699b      	ldr	r3, [r3, #24]
 8003ebe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ec2:	431a      	orrs	r2, r3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	69db      	ldr	r3, [r3, #28]
 8003ec8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ecc:	431a      	orrs	r2, r3
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6a1b      	ldr	r3, [r3, #32]
 8003ed2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ed6:	ea42 0103 	orr.w	r1, r2, r3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ede:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	430a      	orrs	r2, r1
 8003ee8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	699b      	ldr	r3, [r3, #24]
 8003eee:	0c1b      	lsrs	r3, r3, #16
 8003ef0:	f003 0204 	and.w	r2, r3, #4
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ef8:	f003 0310 	and.w	r3, r3, #16
 8003efc:	431a      	orrs	r2, r3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f02:	f003 0308 	and.w	r3, r3, #8
 8003f06:	431a      	orrs	r2, r3
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003f10:	ea42 0103 	orr.w	r1, r2, r3
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	430a      	orrs	r2, r1
 8003f20:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003f30:	2300      	movs	r3, #0
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3710      	adds	r7, #16
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f3a:	b580      	push	{r7, lr}
 8003f3c:	b088      	sub	sp, #32
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	60f8      	str	r0, [r7, #12]
 8003f42:	60b9      	str	r1, [r7, #8]
 8003f44:	603b      	str	r3, [r7, #0]
 8003f46:	4613      	mov	r3, r2
 8003f48:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003f4a:	f7fd f96f 	bl	800122c <HAL_GetTick>
 8003f4e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003f50:	88fb      	ldrh	r3, [r7, #6]
 8003f52:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d001      	beq.n	8003f64 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003f60:	2302      	movs	r3, #2
 8003f62:	e15c      	b.n	800421e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d002      	beq.n	8003f70 <HAL_SPI_Transmit+0x36>
 8003f6a:	88fb      	ldrh	r3, [r7, #6]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d101      	bne.n	8003f74 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e154      	b.n	800421e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d101      	bne.n	8003f82 <HAL_SPI_Transmit+0x48>
 8003f7e:	2302      	movs	r3, #2
 8003f80:	e14d      	b.n	800421e <HAL_SPI_Transmit+0x2e4>
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2201      	movs	r2, #1
 8003f86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2203      	movs	r2, #3
 8003f8e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2200      	movs	r2, #0
 8003f96:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	68ba      	ldr	r2, [r7, #8]
 8003f9c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	88fa      	ldrh	r2, [r7, #6]
 8003fa2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	88fa      	ldrh	r2, [r7, #6]
 8003fa8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2200      	movs	r2, #0
 8003fae:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fd4:	d10f      	bne.n	8003ff6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003fe4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ff4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004000:	2b40      	cmp	r3, #64	@ 0x40
 8004002:	d007      	beq.n	8004014 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004012:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800401c:	d952      	bls.n	80040c4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	685b      	ldr	r3, [r3, #4]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d002      	beq.n	800402c <HAL_SPI_Transmit+0xf2>
 8004026:	8b7b      	ldrh	r3, [r7, #26]
 8004028:	2b01      	cmp	r3, #1
 800402a:	d145      	bne.n	80040b8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004030:	881a      	ldrh	r2, [r3, #0]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800403c:	1c9a      	adds	r2, r3, #2
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004046:	b29b      	uxth	r3, r3
 8004048:	3b01      	subs	r3, #1
 800404a:	b29a      	uxth	r2, r3
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004050:	e032      	b.n	80040b8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	f003 0302 	and.w	r3, r3, #2
 800405c:	2b02      	cmp	r3, #2
 800405e:	d112      	bne.n	8004086 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004064:	881a      	ldrh	r2, [r3, #0]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004070:	1c9a      	adds	r2, r3, #2
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800407a:	b29b      	uxth	r3, r3
 800407c:	3b01      	subs	r3, #1
 800407e:	b29a      	uxth	r2, r3
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004084:	e018      	b.n	80040b8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004086:	f7fd f8d1 	bl	800122c <HAL_GetTick>
 800408a:	4602      	mov	r2, r0
 800408c:	69fb      	ldr	r3, [r7, #28]
 800408e:	1ad3      	subs	r3, r2, r3
 8004090:	683a      	ldr	r2, [r7, #0]
 8004092:	429a      	cmp	r2, r3
 8004094:	d803      	bhi.n	800409e <HAL_SPI_Transmit+0x164>
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800409c:	d102      	bne.n	80040a4 <HAL_SPI_Transmit+0x16a>
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d109      	bne.n	80040b8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2200      	movs	r2, #0
 80040b0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80040b4:	2303      	movs	r3, #3
 80040b6:	e0b2      	b.n	800421e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040bc:	b29b      	uxth	r3, r3
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d1c7      	bne.n	8004052 <HAL_SPI_Transmit+0x118>
 80040c2:	e083      	b.n	80041cc <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d002      	beq.n	80040d2 <HAL_SPI_Transmit+0x198>
 80040cc:	8b7b      	ldrh	r3, [r7, #26]
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d177      	bne.n	80041c2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040d6:	b29b      	uxth	r3, r3
 80040d8:	2b01      	cmp	r3, #1
 80040da:	d912      	bls.n	8004102 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040e0:	881a      	ldrh	r2, [r3, #0]
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ec:	1c9a      	adds	r2, r3, #2
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	3b02      	subs	r3, #2
 80040fa:	b29a      	uxth	r2, r3
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004100:	e05f      	b.n	80041c2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	330c      	adds	r3, #12
 800410c:	7812      	ldrb	r2, [r2, #0]
 800410e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004114:	1c5a      	adds	r2, r3, #1
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800411e:	b29b      	uxth	r3, r3
 8004120:	3b01      	subs	r3, #1
 8004122:	b29a      	uxth	r2, r3
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004128:	e04b      	b.n	80041c2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f003 0302 	and.w	r3, r3, #2
 8004134:	2b02      	cmp	r3, #2
 8004136:	d12b      	bne.n	8004190 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800413c:	b29b      	uxth	r3, r3
 800413e:	2b01      	cmp	r3, #1
 8004140:	d912      	bls.n	8004168 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004146:	881a      	ldrh	r2, [r3, #0]
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004152:	1c9a      	adds	r2, r3, #2
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800415c:	b29b      	uxth	r3, r3
 800415e:	3b02      	subs	r3, #2
 8004160:	b29a      	uxth	r2, r3
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004166:	e02c      	b.n	80041c2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	330c      	adds	r3, #12
 8004172:	7812      	ldrb	r2, [r2, #0]
 8004174:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800417a:	1c5a      	adds	r2, r3, #1
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004184:	b29b      	uxth	r3, r3
 8004186:	3b01      	subs	r3, #1
 8004188:	b29a      	uxth	r2, r3
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800418e:	e018      	b.n	80041c2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004190:	f7fd f84c 	bl	800122c <HAL_GetTick>
 8004194:	4602      	mov	r2, r0
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	1ad3      	subs	r3, r2, r3
 800419a:	683a      	ldr	r2, [r7, #0]
 800419c:	429a      	cmp	r2, r3
 800419e:	d803      	bhi.n	80041a8 <HAL_SPI_Transmit+0x26e>
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a6:	d102      	bne.n	80041ae <HAL_SPI_Transmit+0x274>
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d109      	bne.n	80041c2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2201      	movs	r2, #1
 80041b2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80041be:	2303      	movs	r3, #3
 80041c0:	e02d      	b.n	800421e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d1ae      	bne.n	800412a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80041cc:	69fa      	ldr	r2, [r7, #28]
 80041ce:	6839      	ldr	r1, [r7, #0]
 80041d0:	68f8      	ldr	r0, [r7, #12]
 80041d2:	f000 f947 	bl	8004464 <SPI_EndRxTxTransaction>
 80041d6:	4603      	mov	r3, r0
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d002      	beq.n	80041e2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2220      	movs	r2, #32
 80041e0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d10a      	bne.n	8004200 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80041ea:	2300      	movs	r3, #0
 80041ec:	617b      	str	r3, [r7, #20]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	617b      	str	r3, [r7, #20]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	617b      	str	r3, [r7, #20]
 80041fe:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2200      	movs	r2, #0
 800420c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004214:	2b00      	cmp	r3, #0
 8004216:	d001      	beq.n	800421c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e000      	b.n	800421e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800421c:	2300      	movs	r3, #0
  }
}
 800421e:	4618      	mov	r0, r3
 8004220:	3720      	adds	r7, #32
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
	...

08004228 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b088      	sub	sp, #32
 800422c:	af00      	add	r7, sp, #0
 800422e:	60f8      	str	r0, [r7, #12]
 8004230:	60b9      	str	r1, [r7, #8]
 8004232:	603b      	str	r3, [r7, #0]
 8004234:	4613      	mov	r3, r2
 8004236:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004238:	f7fc fff8 	bl	800122c <HAL_GetTick>
 800423c:	4602      	mov	r2, r0
 800423e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004240:	1a9b      	subs	r3, r3, r2
 8004242:	683a      	ldr	r2, [r7, #0]
 8004244:	4413      	add	r3, r2
 8004246:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004248:	f7fc fff0 	bl	800122c <HAL_GetTick>
 800424c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800424e:	4b39      	ldr	r3, [pc, #228]	@ (8004334 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	015b      	lsls	r3, r3, #5
 8004254:	0d1b      	lsrs	r3, r3, #20
 8004256:	69fa      	ldr	r2, [r7, #28]
 8004258:	fb02 f303 	mul.w	r3, r2, r3
 800425c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800425e:	e054      	b.n	800430a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004266:	d050      	beq.n	800430a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004268:	f7fc ffe0 	bl	800122c <HAL_GetTick>
 800426c:	4602      	mov	r2, r0
 800426e:	69bb      	ldr	r3, [r7, #24]
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	69fa      	ldr	r2, [r7, #28]
 8004274:	429a      	cmp	r2, r3
 8004276:	d902      	bls.n	800427e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d13d      	bne.n	80042fa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	685a      	ldr	r2, [r3, #4]
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800428c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004296:	d111      	bne.n	80042bc <SPI_WaitFlagStateUntilTimeout+0x94>
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042a0:	d004      	beq.n	80042ac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042aa:	d107      	bne.n	80042bc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042c4:	d10f      	bne.n	80042e6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80042d4:	601a      	str	r2, [r3, #0]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80042e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2201      	movs	r2, #1
 80042ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e017      	b.n	800432a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d101      	bne.n	8004304 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004300:	2300      	movs	r3, #0
 8004302:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004304:	697b      	ldr	r3, [r7, #20]
 8004306:	3b01      	subs	r3, #1
 8004308:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	689a      	ldr	r2, [r3, #8]
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	4013      	ands	r3, r2
 8004314:	68ba      	ldr	r2, [r7, #8]
 8004316:	429a      	cmp	r2, r3
 8004318:	bf0c      	ite	eq
 800431a:	2301      	moveq	r3, #1
 800431c:	2300      	movne	r3, #0
 800431e:	b2db      	uxtb	r3, r3
 8004320:	461a      	mov	r2, r3
 8004322:	79fb      	ldrb	r3, [r7, #7]
 8004324:	429a      	cmp	r2, r3
 8004326:	d19b      	bne.n	8004260 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004328:	2300      	movs	r3, #0
}
 800432a:	4618      	mov	r0, r3
 800432c:	3720      	adds	r7, #32
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	20000008 	.word	0x20000008

08004338 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004338:	b580      	push	{r7, lr}
 800433a:	b08a      	sub	sp, #40	@ 0x28
 800433c:	af00      	add	r7, sp, #0
 800433e:	60f8      	str	r0, [r7, #12]
 8004340:	60b9      	str	r1, [r7, #8]
 8004342:	607a      	str	r2, [r7, #4]
 8004344:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004346:	2300      	movs	r3, #0
 8004348:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800434a:	f7fc ff6f 	bl	800122c <HAL_GetTick>
 800434e:	4602      	mov	r2, r0
 8004350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004352:	1a9b      	subs	r3, r3, r2
 8004354:	683a      	ldr	r2, [r7, #0]
 8004356:	4413      	add	r3, r2
 8004358:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800435a:	f7fc ff67 	bl	800122c <HAL_GetTick>
 800435e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	330c      	adds	r3, #12
 8004366:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004368:	4b3d      	ldr	r3, [pc, #244]	@ (8004460 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	4613      	mov	r3, r2
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	4413      	add	r3, r2
 8004372:	00da      	lsls	r2, r3, #3
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	0d1b      	lsrs	r3, r3, #20
 8004378:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800437a:	fb02 f303 	mul.w	r3, r2, r3
 800437e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004380:	e060      	b.n	8004444 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004388:	d107      	bne.n	800439a <SPI_WaitFifoStateUntilTimeout+0x62>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d104      	bne.n	800439a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004390:	69fb      	ldr	r3, [r7, #28]
 8004392:	781b      	ldrb	r3, [r3, #0]
 8004394:	b2db      	uxtb	r3, r3
 8004396:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004398:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043a0:	d050      	beq.n	8004444 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80043a2:	f7fc ff43 	bl	800122c <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	6a3b      	ldr	r3, [r7, #32]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d902      	bls.n	80043b8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80043b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d13d      	bne.n	8004434 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	685a      	ldr	r2, [r3, #4]
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80043c6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043d0:	d111      	bne.n	80043f6 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043da:	d004      	beq.n	80043e6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043e4:	d107      	bne.n	80043f6 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043f4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043fe:	d10f      	bne.n	8004420 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800440e:	601a      	str	r2, [r3, #0]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800441e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2201      	movs	r2, #1
 8004424:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	2200      	movs	r2, #0
 800442c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004430:	2303      	movs	r3, #3
 8004432:	e010      	b.n	8004456 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004434:	69bb      	ldr	r3, [r7, #24]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d101      	bne.n	800443e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800443a:	2300      	movs	r3, #0
 800443c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800443e:	69bb      	ldr	r3, [r7, #24]
 8004440:	3b01      	subs	r3, #1
 8004442:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	689a      	ldr	r2, [r3, #8]
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	4013      	ands	r3, r2
 800444e:	687a      	ldr	r2, [r7, #4]
 8004450:	429a      	cmp	r2, r3
 8004452:	d196      	bne.n	8004382 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004454:	2300      	movs	r3, #0
}
 8004456:	4618      	mov	r0, r3
 8004458:	3728      	adds	r7, #40	@ 0x28
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	20000008 	.word	0x20000008

08004464 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b086      	sub	sp, #24
 8004468:	af02      	add	r7, sp, #8
 800446a:	60f8      	str	r0, [r7, #12]
 800446c:	60b9      	str	r1, [r7, #8]
 800446e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	9300      	str	r3, [sp, #0]
 8004474:	68bb      	ldr	r3, [r7, #8]
 8004476:	2200      	movs	r2, #0
 8004478:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800447c:	68f8      	ldr	r0, [r7, #12]
 800447e:	f7ff ff5b 	bl	8004338 <SPI_WaitFifoStateUntilTimeout>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d007      	beq.n	8004498 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800448c:	f043 0220 	orr.w	r2, r3, #32
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004494:	2303      	movs	r3, #3
 8004496:	e027      	b.n	80044e8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	9300      	str	r3, [sp, #0]
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	2200      	movs	r2, #0
 80044a0:	2180      	movs	r1, #128	@ 0x80
 80044a2:	68f8      	ldr	r0, [r7, #12]
 80044a4:	f7ff fec0 	bl	8004228 <SPI_WaitFlagStateUntilTimeout>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d007      	beq.n	80044be <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044b2:	f043 0220 	orr.w	r2, r3, #32
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e014      	b.n	80044e8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	9300      	str	r3, [sp, #0]
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80044ca:	68f8      	ldr	r0, [r7, #12]
 80044cc:	f7ff ff34 	bl	8004338 <SPI_WaitFifoStateUntilTimeout>
 80044d0:	4603      	mov	r3, r0
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d007      	beq.n	80044e6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044da:	f043 0220 	orr.w	r2, r3, #32
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80044e2:	2303      	movs	r3, #3
 80044e4:	e000      	b.n	80044e8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80044e6:	2300      	movs	r3, #0
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3710      	adds	r7, #16
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b082      	sub	sp, #8
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d101      	bne.n	8004502 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e049      	b.n	8004596 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004508:	b2db      	uxtb	r3, r3
 800450a:	2b00      	cmp	r3, #0
 800450c:	d106      	bne.n	800451c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004516:	6878      	ldr	r0, [r7, #4]
 8004518:	f7fc fd7e 	bl	8001018 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2202      	movs	r2, #2
 8004520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	3304      	adds	r3, #4
 800452c:	4619      	mov	r1, r3
 800452e:	4610      	mov	r0, r2
 8004530:	f000 fa9e 	bl	8004a70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2201      	movs	r2, #1
 8004580:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004594:	2300      	movs	r3, #0
}
 8004596:	4618      	mov	r0, r3
 8004598:	3708      	adds	r7, #8
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
	...

080045a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b085      	sub	sp, #20
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d001      	beq.n	80045b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	e04f      	b.n	8004658 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2202      	movs	r2, #2
 80045bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	68da      	ldr	r2, [r3, #12]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f042 0201 	orr.w	r2, r2, #1
 80045ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a23      	ldr	r2, [pc, #140]	@ (8004664 <HAL_TIM_Base_Start_IT+0xc4>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d01d      	beq.n	8004616 <HAL_TIM_Base_Start_IT+0x76>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045e2:	d018      	beq.n	8004616 <HAL_TIM_Base_Start_IT+0x76>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a1f      	ldr	r2, [pc, #124]	@ (8004668 <HAL_TIM_Base_Start_IT+0xc8>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d013      	beq.n	8004616 <HAL_TIM_Base_Start_IT+0x76>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a1e      	ldr	r2, [pc, #120]	@ (800466c <HAL_TIM_Base_Start_IT+0xcc>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d00e      	beq.n	8004616 <HAL_TIM_Base_Start_IT+0x76>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a1c      	ldr	r2, [pc, #112]	@ (8004670 <HAL_TIM_Base_Start_IT+0xd0>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d009      	beq.n	8004616 <HAL_TIM_Base_Start_IT+0x76>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a1b      	ldr	r2, [pc, #108]	@ (8004674 <HAL_TIM_Base_Start_IT+0xd4>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d004      	beq.n	8004616 <HAL_TIM_Base_Start_IT+0x76>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a19      	ldr	r2, [pc, #100]	@ (8004678 <HAL_TIM_Base_Start_IT+0xd8>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d115      	bne.n	8004642 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	689a      	ldr	r2, [r3, #8]
 800461c:	4b17      	ldr	r3, [pc, #92]	@ (800467c <HAL_TIM_Base_Start_IT+0xdc>)
 800461e:	4013      	ands	r3, r2
 8004620:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2b06      	cmp	r3, #6
 8004626:	d015      	beq.n	8004654 <HAL_TIM_Base_Start_IT+0xb4>
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800462e:	d011      	beq.n	8004654 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681a      	ldr	r2, [r3, #0]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f042 0201 	orr.w	r2, r2, #1
 800463e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004640:	e008      	b.n	8004654 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f042 0201 	orr.w	r2, r2, #1
 8004650:	601a      	str	r2, [r3, #0]
 8004652:	e000      	b.n	8004656 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004654:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004656:	2300      	movs	r3, #0
}
 8004658:	4618      	mov	r0, r3
 800465a:	3714      	adds	r7, #20
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr
 8004664:	40012c00 	.word	0x40012c00
 8004668:	40000400 	.word	0x40000400
 800466c:	40000800 	.word	0x40000800
 8004670:	40000c00 	.word	0x40000c00
 8004674:	40013400 	.word	0x40013400
 8004678:	40014000 	.word	0x40014000
 800467c:	00010007 	.word	0x00010007

08004680 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b084      	sub	sp, #16
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	68db      	ldr	r3, [r3, #12]
 800468e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	f003 0302 	and.w	r3, r3, #2
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d020      	beq.n	80046e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	f003 0302 	and.w	r3, r3, #2
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d01b      	beq.n	80046e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f06f 0202 	mvn.w	r2, #2
 80046b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	2201      	movs	r2, #1
 80046ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	699b      	ldr	r3, [r3, #24]
 80046c2:	f003 0303 	and.w	r3, r3, #3
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d003      	beq.n	80046d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f000 f9b2 	bl	8004a34 <HAL_TIM_IC_CaptureCallback>
 80046d0:	e005      	b.n	80046de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f000 f9a4 	bl	8004a20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	f000 f9b5 	bl	8004a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2200      	movs	r2, #0
 80046e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	f003 0304 	and.w	r3, r3, #4
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d020      	beq.n	8004730 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	f003 0304 	and.w	r3, r3, #4
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d01b      	beq.n	8004730 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f06f 0204 	mvn.w	r2, #4
 8004700:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2202      	movs	r2, #2
 8004706:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	699b      	ldr	r3, [r3, #24]
 800470e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004712:	2b00      	cmp	r3, #0
 8004714:	d003      	beq.n	800471e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004716:	6878      	ldr	r0, [r7, #4]
 8004718:	f000 f98c 	bl	8004a34 <HAL_TIM_IC_CaptureCallback>
 800471c:	e005      	b.n	800472a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f000 f97e 	bl	8004a20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f000 f98f 	bl	8004a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2200      	movs	r2, #0
 800472e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	f003 0308 	and.w	r3, r3, #8
 8004736:	2b00      	cmp	r3, #0
 8004738:	d020      	beq.n	800477c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f003 0308 	and.w	r3, r3, #8
 8004740:	2b00      	cmp	r3, #0
 8004742:	d01b      	beq.n	800477c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f06f 0208 	mvn.w	r2, #8
 800474c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2204      	movs	r2, #4
 8004752:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	69db      	ldr	r3, [r3, #28]
 800475a:	f003 0303 	and.w	r3, r3, #3
 800475e:	2b00      	cmp	r3, #0
 8004760:	d003      	beq.n	800476a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f000 f966 	bl	8004a34 <HAL_TIM_IC_CaptureCallback>
 8004768:	e005      	b.n	8004776 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f000 f958 	bl	8004a20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	f000 f969 	bl	8004a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2200      	movs	r2, #0
 800477a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	f003 0310 	and.w	r3, r3, #16
 8004782:	2b00      	cmp	r3, #0
 8004784:	d020      	beq.n	80047c8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f003 0310 	and.w	r3, r3, #16
 800478c:	2b00      	cmp	r3, #0
 800478e:	d01b      	beq.n	80047c8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f06f 0210 	mvn.w	r2, #16
 8004798:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	2208      	movs	r2, #8
 800479e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	69db      	ldr	r3, [r3, #28]
 80047a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d003      	beq.n	80047b6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f000 f940 	bl	8004a34 <HAL_TIM_IC_CaptureCallback>
 80047b4:	e005      	b.n	80047c2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f000 f932 	bl	8004a20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047bc:	6878      	ldr	r0, [r7, #4]
 80047be:	f000 f943 	bl	8004a48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	f003 0301 	and.w	r3, r3, #1
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d00c      	beq.n	80047ec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	f003 0301 	and.w	r3, r3, #1
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d007      	beq.n	80047ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f06f 0201 	mvn.w	r2, #1
 80047e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	f7fc f9b2 	bl	8000b50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d104      	bne.n	8004800 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d00c      	beq.n	800481a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004806:	2b00      	cmp	r3, #0
 8004808:	d007      	beq.n	800481a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004812:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	f000 fafd 	bl	8004e14 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004820:	2b00      	cmp	r3, #0
 8004822:	d00c      	beq.n	800483e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800482a:	2b00      	cmp	r3, #0
 800482c:	d007      	beq.n	800483e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004836:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004838:	6878      	ldr	r0, [r7, #4]
 800483a:	f000 faf5 	bl	8004e28 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004844:	2b00      	cmp	r3, #0
 8004846:	d00c      	beq.n	8004862 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800484e:	2b00      	cmp	r3, #0
 8004850:	d007      	beq.n	8004862 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800485a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800485c:	6878      	ldr	r0, [r7, #4]
 800485e:	f000 f8fd 	bl	8004a5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	f003 0320 	and.w	r3, r3, #32
 8004868:	2b00      	cmp	r3, #0
 800486a:	d00c      	beq.n	8004886 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f003 0320 	and.w	r3, r3, #32
 8004872:	2b00      	cmp	r3, #0
 8004874:	d007      	beq.n	8004886 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f06f 0220 	mvn.w	r2, #32
 800487e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004880:	6878      	ldr	r0, [r7, #4]
 8004882:	f000 fabd 	bl	8004e00 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004886:	bf00      	nop
 8004888:	3710      	adds	r7, #16
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}

0800488e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800488e:	b580      	push	{r7, lr}
 8004890:	b084      	sub	sp, #16
 8004892:	af00      	add	r7, sp, #0
 8004894:	6078      	str	r0, [r7, #4]
 8004896:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004898:	2300      	movs	r3, #0
 800489a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048a2:	2b01      	cmp	r3, #1
 80048a4:	d101      	bne.n	80048aa <HAL_TIM_ConfigClockSource+0x1c>
 80048a6:	2302      	movs	r3, #2
 80048a8:	e0b6      	b.n	8004a18 <HAL_TIM_ConfigClockSource+0x18a>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2201      	movs	r2, #1
 80048ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2202      	movs	r2, #2
 80048b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	689b      	ldr	r3, [r3, #8]
 80048c0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048c8:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80048cc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80048d4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	68ba      	ldr	r2, [r7, #8]
 80048dc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048e6:	d03e      	beq.n	8004966 <HAL_TIM_ConfigClockSource+0xd8>
 80048e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048ec:	f200 8087 	bhi.w	80049fe <HAL_TIM_ConfigClockSource+0x170>
 80048f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048f4:	f000 8086 	beq.w	8004a04 <HAL_TIM_ConfigClockSource+0x176>
 80048f8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048fc:	d87f      	bhi.n	80049fe <HAL_TIM_ConfigClockSource+0x170>
 80048fe:	2b70      	cmp	r3, #112	@ 0x70
 8004900:	d01a      	beq.n	8004938 <HAL_TIM_ConfigClockSource+0xaa>
 8004902:	2b70      	cmp	r3, #112	@ 0x70
 8004904:	d87b      	bhi.n	80049fe <HAL_TIM_ConfigClockSource+0x170>
 8004906:	2b60      	cmp	r3, #96	@ 0x60
 8004908:	d050      	beq.n	80049ac <HAL_TIM_ConfigClockSource+0x11e>
 800490a:	2b60      	cmp	r3, #96	@ 0x60
 800490c:	d877      	bhi.n	80049fe <HAL_TIM_ConfigClockSource+0x170>
 800490e:	2b50      	cmp	r3, #80	@ 0x50
 8004910:	d03c      	beq.n	800498c <HAL_TIM_ConfigClockSource+0xfe>
 8004912:	2b50      	cmp	r3, #80	@ 0x50
 8004914:	d873      	bhi.n	80049fe <HAL_TIM_ConfigClockSource+0x170>
 8004916:	2b40      	cmp	r3, #64	@ 0x40
 8004918:	d058      	beq.n	80049cc <HAL_TIM_ConfigClockSource+0x13e>
 800491a:	2b40      	cmp	r3, #64	@ 0x40
 800491c:	d86f      	bhi.n	80049fe <HAL_TIM_ConfigClockSource+0x170>
 800491e:	2b30      	cmp	r3, #48	@ 0x30
 8004920:	d064      	beq.n	80049ec <HAL_TIM_ConfigClockSource+0x15e>
 8004922:	2b30      	cmp	r3, #48	@ 0x30
 8004924:	d86b      	bhi.n	80049fe <HAL_TIM_ConfigClockSource+0x170>
 8004926:	2b20      	cmp	r3, #32
 8004928:	d060      	beq.n	80049ec <HAL_TIM_ConfigClockSource+0x15e>
 800492a:	2b20      	cmp	r3, #32
 800492c:	d867      	bhi.n	80049fe <HAL_TIM_ConfigClockSource+0x170>
 800492e:	2b00      	cmp	r3, #0
 8004930:	d05c      	beq.n	80049ec <HAL_TIM_ConfigClockSource+0x15e>
 8004932:	2b10      	cmp	r3, #16
 8004934:	d05a      	beq.n	80049ec <HAL_TIM_ConfigClockSource+0x15e>
 8004936:	e062      	b.n	80049fe <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004948:	f000 f9b2 	bl	8004cb0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800495a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	68ba      	ldr	r2, [r7, #8]
 8004962:	609a      	str	r2, [r3, #8]
      break;
 8004964:	e04f      	b.n	8004a06 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004976:	f000 f99b 	bl	8004cb0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	689a      	ldr	r2, [r3, #8]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004988:	609a      	str	r2, [r3, #8]
      break;
 800498a:	e03c      	b.n	8004a06 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004998:	461a      	mov	r2, r3
 800499a:	f000 f90f 	bl	8004bbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2150      	movs	r1, #80	@ 0x50
 80049a4:	4618      	mov	r0, r3
 80049a6:	f000 f968 	bl	8004c7a <TIM_ITRx_SetConfig>
      break;
 80049aa:	e02c      	b.n	8004a06 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80049b8:	461a      	mov	r2, r3
 80049ba:	f000 f92e 	bl	8004c1a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	2160      	movs	r1, #96	@ 0x60
 80049c4:	4618      	mov	r0, r3
 80049c6:	f000 f958 	bl	8004c7a <TIM_ITRx_SetConfig>
      break;
 80049ca:	e01c      	b.n	8004a06 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049d8:	461a      	mov	r2, r3
 80049da:	f000 f8ef 	bl	8004bbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	2140      	movs	r1, #64	@ 0x40
 80049e4:	4618      	mov	r0, r3
 80049e6:	f000 f948 	bl	8004c7a <TIM_ITRx_SetConfig>
      break;
 80049ea:	e00c      	b.n	8004a06 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681a      	ldr	r2, [r3, #0]
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4619      	mov	r1, r3
 80049f6:	4610      	mov	r0, r2
 80049f8:	f000 f93f 	bl	8004c7a <TIM_ITRx_SetConfig>
      break;
 80049fc:	e003      	b.n	8004a06 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	73fb      	strb	r3, [r7, #15]
      break;
 8004a02:	e000      	b.n	8004a06 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004a04:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2201      	movs	r2, #1
 8004a0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a16:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3710      	adds	r7, #16
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}

08004a20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b083      	sub	sp, #12
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004a28:	bf00      	nop
 8004a2a:	370c      	adds	r7, #12
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a32:	4770      	bx	lr

08004a34 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b083      	sub	sp, #12
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004a3c:	bf00      	nop
 8004a3e:	370c      	adds	r7, #12
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr

08004a48 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b083      	sub	sp, #12
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004a50:	bf00      	nop
 8004a52:	370c      	adds	r7, #12
 8004a54:	46bd      	mov	sp, r7
 8004a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5a:	4770      	bx	lr

08004a5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004a64:	bf00      	nop
 8004a66:	370c      	adds	r7, #12
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr

08004a70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b085      	sub	sp, #20
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a46      	ldr	r2, [pc, #280]	@ (8004b9c <TIM_Base_SetConfig+0x12c>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d013      	beq.n	8004ab0 <TIM_Base_SetConfig+0x40>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a8e:	d00f      	beq.n	8004ab0 <TIM_Base_SetConfig+0x40>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a43      	ldr	r2, [pc, #268]	@ (8004ba0 <TIM_Base_SetConfig+0x130>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d00b      	beq.n	8004ab0 <TIM_Base_SetConfig+0x40>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a42      	ldr	r2, [pc, #264]	@ (8004ba4 <TIM_Base_SetConfig+0x134>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d007      	beq.n	8004ab0 <TIM_Base_SetConfig+0x40>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	4a41      	ldr	r2, [pc, #260]	@ (8004ba8 <TIM_Base_SetConfig+0x138>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d003      	beq.n	8004ab0 <TIM_Base_SetConfig+0x40>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	4a40      	ldr	r2, [pc, #256]	@ (8004bac <TIM_Base_SetConfig+0x13c>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d108      	bne.n	8004ac2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ab6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	68fa      	ldr	r2, [r7, #12]
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a35      	ldr	r2, [pc, #212]	@ (8004b9c <TIM_Base_SetConfig+0x12c>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d01f      	beq.n	8004b0a <TIM_Base_SetConfig+0x9a>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ad0:	d01b      	beq.n	8004b0a <TIM_Base_SetConfig+0x9a>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a32      	ldr	r2, [pc, #200]	@ (8004ba0 <TIM_Base_SetConfig+0x130>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d017      	beq.n	8004b0a <TIM_Base_SetConfig+0x9a>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a31      	ldr	r2, [pc, #196]	@ (8004ba4 <TIM_Base_SetConfig+0x134>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d013      	beq.n	8004b0a <TIM_Base_SetConfig+0x9a>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a30      	ldr	r2, [pc, #192]	@ (8004ba8 <TIM_Base_SetConfig+0x138>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d00f      	beq.n	8004b0a <TIM_Base_SetConfig+0x9a>
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	4a2f      	ldr	r2, [pc, #188]	@ (8004bac <TIM_Base_SetConfig+0x13c>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d00b      	beq.n	8004b0a <TIM_Base_SetConfig+0x9a>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a2e      	ldr	r2, [pc, #184]	@ (8004bb0 <TIM_Base_SetConfig+0x140>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d007      	beq.n	8004b0a <TIM_Base_SetConfig+0x9a>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	4a2d      	ldr	r2, [pc, #180]	@ (8004bb4 <TIM_Base_SetConfig+0x144>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d003      	beq.n	8004b0a <TIM_Base_SetConfig+0x9a>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a2c      	ldr	r2, [pc, #176]	@ (8004bb8 <TIM_Base_SetConfig+0x148>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d108      	bne.n	8004b1c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	68db      	ldr	r3, [r3, #12]
 8004b16:	68fa      	ldr	r2, [r7, #12]
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	695b      	ldr	r3, [r3, #20]
 8004b26:	4313      	orrs	r3, r2
 8004b28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	68fa      	ldr	r2, [r7, #12]
 8004b2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	689a      	ldr	r2, [r3, #8]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	4a16      	ldr	r2, [pc, #88]	@ (8004b9c <TIM_Base_SetConfig+0x12c>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d00f      	beq.n	8004b68 <TIM_Base_SetConfig+0xf8>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	4a18      	ldr	r2, [pc, #96]	@ (8004bac <TIM_Base_SetConfig+0x13c>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d00b      	beq.n	8004b68 <TIM_Base_SetConfig+0xf8>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	4a17      	ldr	r2, [pc, #92]	@ (8004bb0 <TIM_Base_SetConfig+0x140>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d007      	beq.n	8004b68 <TIM_Base_SetConfig+0xf8>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	4a16      	ldr	r2, [pc, #88]	@ (8004bb4 <TIM_Base_SetConfig+0x144>)
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d003      	beq.n	8004b68 <TIM_Base_SetConfig+0xf8>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	4a15      	ldr	r2, [pc, #84]	@ (8004bb8 <TIM_Base_SetConfig+0x148>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d103      	bne.n	8004b70 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	691a      	ldr	r2, [r3, #16]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2201      	movs	r2, #1
 8004b74:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	691b      	ldr	r3, [r3, #16]
 8004b7a:	f003 0301 	and.w	r3, r3, #1
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d105      	bne.n	8004b8e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	691b      	ldr	r3, [r3, #16]
 8004b86:	f023 0201 	bic.w	r2, r3, #1
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	611a      	str	r2, [r3, #16]
  }
}
 8004b8e:	bf00      	nop
 8004b90:	3714      	adds	r7, #20
 8004b92:	46bd      	mov	sp, r7
 8004b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b98:	4770      	bx	lr
 8004b9a:	bf00      	nop
 8004b9c:	40012c00 	.word	0x40012c00
 8004ba0:	40000400 	.word	0x40000400
 8004ba4:	40000800 	.word	0x40000800
 8004ba8:	40000c00 	.word	0x40000c00
 8004bac:	40013400 	.word	0x40013400
 8004bb0:	40014000 	.word	0x40014000
 8004bb4:	40014400 	.word	0x40014400
 8004bb8:	40014800 	.word	0x40014800

08004bbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b087      	sub	sp, #28
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	60f8      	str	r0, [r7, #12]
 8004bc4:	60b9      	str	r1, [r7, #8]
 8004bc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	6a1b      	ldr	r3, [r3, #32]
 8004bcc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	6a1b      	ldr	r3, [r3, #32]
 8004bd2:	f023 0201 	bic.w	r2, r3, #1
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	699b      	ldr	r3, [r3, #24]
 8004bde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004be0:	693b      	ldr	r3, [r7, #16]
 8004be2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004be6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	011b      	lsls	r3, r3, #4
 8004bec:	693a      	ldr	r2, [r7, #16]
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	f023 030a 	bic.w	r3, r3, #10
 8004bf8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004bfa:	697a      	ldr	r2, [r7, #20]
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	693a      	ldr	r2, [r7, #16]
 8004c06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	697a      	ldr	r2, [r7, #20]
 8004c0c:	621a      	str	r2, [r3, #32]
}
 8004c0e:	bf00      	nop
 8004c10:	371c      	adds	r7, #28
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr

08004c1a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c1a:	b480      	push	{r7}
 8004c1c:	b087      	sub	sp, #28
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	60f8      	str	r0, [r7, #12]
 8004c22:	60b9      	str	r1, [r7, #8]
 8004c24:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6a1b      	ldr	r3, [r3, #32]
 8004c2a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6a1b      	ldr	r3, [r3, #32]
 8004c30:	f023 0210 	bic.w	r2, r3, #16
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	699b      	ldr	r3, [r3, #24]
 8004c3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004c44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	031b      	lsls	r3, r3, #12
 8004c4a:	693a      	ldr	r2, [r7, #16]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004c56:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	011b      	lsls	r3, r3, #4
 8004c5c:	697a      	ldr	r2, [r7, #20]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	693a      	ldr	r2, [r7, #16]
 8004c66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	697a      	ldr	r2, [r7, #20]
 8004c6c:	621a      	str	r2, [r3, #32]
}
 8004c6e:	bf00      	nop
 8004c70:	371c      	adds	r7, #28
 8004c72:	46bd      	mov	sp, r7
 8004c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c78:	4770      	bx	lr

08004c7a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c7a:	b480      	push	{r7}
 8004c7c:	b085      	sub	sp, #20
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
 8004c82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c92:	683a      	ldr	r2, [r7, #0]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	f043 0307 	orr.w	r3, r3, #7
 8004c9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	68fa      	ldr	r2, [r7, #12]
 8004ca2:	609a      	str	r2, [r3, #8]
}
 8004ca4:	bf00      	nop
 8004ca6:	3714      	adds	r7, #20
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cae:	4770      	bx	lr

08004cb0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b087      	sub	sp, #28
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	60f8      	str	r0, [r7, #12]
 8004cb8:	60b9      	str	r1, [r7, #8]
 8004cba:	607a      	str	r2, [r7, #4]
 8004cbc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	689b      	ldr	r3, [r3, #8]
 8004cc2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004cca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	021a      	lsls	r2, r3, #8
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	431a      	orrs	r2, r3
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	697a      	ldr	r2, [r7, #20]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	697a      	ldr	r2, [r7, #20]
 8004ce2:	609a      	str	r2, [r3, #8]
}
 8004ce4:	bf00      	nop
 8004ce6:	371c      	adds	r7, #28
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr

08004cf0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b085      	sub	sp, #20
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
 8004cf8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d101      	bne.n	8004d08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d04:	2302      	movs	r3, #2
 8004d06:	e068      	b.n	8004dda <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2202      	movs	r2, #2
 8004d14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a2e      	ldr	r2, [pc, #184]	@ (8004de8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d004      	beq.n	8004d3c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a2d      	ldr	r2, [pc, #180]	@ (8004dec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d108      	bne.n	8004d4e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004d42:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	68fa      	ldr	r2, [r7, #12]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d54:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	68fa      	ldr	r2, [r7, #12]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	68fa      	ldr	r2, [r7, #12]
 8004d66:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a1e      	ldr	r2, [pc, #120]	@ (8004de8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d01d      	beq.n	8004dae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d7a:	d018      	beq.n	8004dae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a1b      	ldr	r2, [pc, #108]	@ (8004df0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d013      	beq.n	8004dae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a1a      	ldr	r2, [pc, #104]	@ (8004df4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004d8c:	4293      	cmp	r3, r2
 8004d8e:	d00e      	beq.n	8004dae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	4a18      	ldr	r2, [pc, #96]	@ (8004df8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d009      	beq.n	8004dae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	4a13      	ldr	r2, [pc, #76]	@ (8004dec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d004      	beq.n	8004dae <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a14      	ldr	r2, [pc, #80]	@ (8004dfc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d10c      	bne.n	8004dc8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004db4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	68ba      	ldr	r2, [r7, #8]
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	68ba      	ldr	r2, [r7, #8]
 8004dc6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	2201      	movs	r2, #1
 8004dcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004dd8:	2300      	movs	r3, #0
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3714      	adds	r7, #20
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr
 8004de6:	bf00      	nop
 8004de8:	40012c00 	.word	0x40012c00
 8004dec:	40013400 	.word	0x40013400
 8004df0:	40000400 	.word	0x40000400
 8004df4:	40000800 	.word	0x40000800
 8004df8:	40000c00 	.word	0x40000c00
 8004dfc:	40014000 	.word	0x40014000

08004e00 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e08:	bf00      	nop
 8004e0a:	370c      	adds	r7, #12
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr

08004e14 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b083      	sub	sp, #12
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e1c:	bf00      	nop
 8004e1e:	370c      	adds	r7, #12
 8004e20:	46bd      	mov	sp, r7
 8004e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e26:	4770      	bx	lr

08004e28 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004e30:	bf00      	nop
 8004e32:	370c      	adds	r7, #12
 8004e34:	46bd      	mov	sp, r7
 8004e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3a:	4770      	bx	lr

08004e3c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b082      	sub	sp, #8
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d101      	bne.n	8004e4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e040      	b.n	8004ed0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d106      	bne.n	8004e64 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f7fc f92a 	bl	80010b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2224      	movs	r2, #36	@ 0x24
 8004e68:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f022 0201 	bic.w	r2, r2, #1
 8004e78:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d002      	beq.n	8004e88 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f000 fae0 	bl	8005448 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f000 f825 	bl	8004ed8 <UART_SetConfig>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	2b01      	cmp	r3, #1
 8004e92:	d101      	bne.n	8004e98 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e01b      	b.n	8004ed0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	685a      	ldr	r2, [r3, #4]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ea6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	689a      	ldr	r2, [r3, #8]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004eb6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	681a      	ldr	r2, [r3, #0]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f042 0201 	orr.w	r2, r2, #1
 8004ec6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ec8:	6878      	ldr	r0, [r7, #4]
 8004eca:	f000 fb5f 	bl	800558c <UART_CheckIdleState>
 8004ece:	4603      	mov	r3, r0
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	3708      	adds	r7, #8
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}

08004ed8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ed8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004edc:	b08a      	sub	sp, #40	@ 0x28
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	689a      	ldr	r2, [r3, #8]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	691b      	ldr	r3, [r3, #16]
 8004ef0:	431a      	orrs	r2, r3
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	695b      	ldr	r3, [r3, #20]
 8004ef6:	431a      	orrs	r2, r3
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	69db      	ldr	r3, [r3, #28]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	681a      	ldr	r2, [r3, #0]
 8004f06:	4ba4      	ldr	r3, [pc, #656]	@ (8005198 <UART_SetConfig+0x2c0>)
 8004f08:	4013      	ands	r3, r2
 8004f0a:	68fa      	ldr	r2, [r7, #12]
 8004f0c:	6812      	ldr	r2, [r2, #0]
 8004f0e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004f10:	430b      	orrs	r3, r1
 8004f12:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	68da      	ldr	r2, [r3, #12]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	430a      	orrs	r2, r1
 8004f28:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	699b      	ldr	r3, [r3, #24]
 8004f2e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	4a99      	ldr	r2, [pc, #612]	@ (800519c <UART_SetConfig+0x2c4>)
 8004f36:	4293      	cmp	r3, r2
 8004f38:	d004      	beq.n	8004f44 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	6a1b      	ldr	r3, [r3, #32]
 8004f3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f40:	4313      	orrs	r3, r2
 8004f42:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f54:	430a      	orrs	r2, r1
 8004f56:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a90      	ldr	r2, [pc, #576]	@ (80051a0 <UART_SetConfig+0x2c8>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d126      	bne.n	8004fb0 <UART_SetConfig+0xd8>
 8004f62:	4b90      	ldr	r3, [pc, #576]	@ (80051a4 <UART_SetConfig+0x2cc>)
 8004f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f68:	f003 0303 	and.w	r3, r3, #3
 8004f6c:	2b03      	cmp	r3, #3
 8004f6e:	d81b      	bhi.n	8004fa8 <UART_SetConfig+0xd0>
 8004f70:	a201      	add	r2, pc, #4	@ (adr r2, 8004f78 <UART_SetConfig+0xa0>)
 8004f72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f76:	bf00      	nop
 8004f78:	08004f89 	.word	0x08004f89
 8004f7c:	08004f99 	.word	0x08004f99
 8004f80:	08004f91 	.word	0x08004f91
 8004f84:	08004fa1 	.word	0x08004fa1
 8004f88:	2301      	movs	r3, #1
 8004f8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f8e:	e116      	b.n	80051be <UART_SetConfig+0x2e6>
 8004f90:	2302      	movs	r3, #2
 8004f92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f96:	e112      	b.n	80051be <UART_SetConfig+0x2e6>
 8004f98:	2304      	movs	r3, #4
 8004f9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f9e:	e10e      	b.n	80051be <UART_SetConfig+0x2e6>
 8004fa0:	2308      	movs	r3, #8
 8004fa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fa6:	e10a      	b.n	80051be <UART_SetConfig+0x2e6>
 8004fa8:	2310      	movs	r3, #16
 8004faa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fae:	e106      	b.n	80051be <UART_SetConfig+0x2e6>
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a7c      	ldr	r2, [pc, #496]	@ (80051a8 <UART_SetConfig+0x2d0>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d138      	bne.n	800502c <UART_SetConfig+0x154>
 8004fba:	4b7a      	ldr	r3, [pc, #488]	@ (80051a4 <UART_SetConfig+0x2cc>)
 8004fbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fc0:	f003 030c 	and.w	r3, r3, #12
 8004fc4:	2b0c      	cmp	r3, #12
 8004fc6:	d82d      	bhi.n	8005024 <UART_SetConfig+0x14c>
 8004fc8:	a201      	add	r2, pc, #4	@ (adr r2, 8004fd0 <UART_SetConfig+0xf8>)
 8004fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fce:	bf00      	nop
 8004fd0:	08005005 	.word	0x08005005
 8004fd4:	08005025 	.word	0x08005025
 8004fd8:	08005025 	.word	0x08005025
 8004fdc:	08005025 	.word	0x08005025
 8004fe0:	08005015 	.word	0x08005015
 8004fe4:	08005025 	.word	0x08005025
 8004fe8:	08005025 	.word	0x08005025
 8004fec:	08005025 	.word	0x08005025
 8004ff0:	0800500d 	.word	0x0800500d
 8004ff4:	08005025 	.word	0x08005025
 8004ff8:	08005025 	.word	0x08005025
 8004ffc:	08005025 	.word	0x08005025
 8005000:	0800501d 	.word	0x0800501d
 8005004:	2300      	movs	r3, #0
 8005006:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800500a:	e0d8      	b.n	80051be <UART_SetConfig+0x2e6>
 800500c:	2302      	movs	r3, #2
 800500e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005012:	e0d4      	b.n	80051be <UART_SetConfig+0x2e6>
 8005014:	2304      	movs	r3, #4
 8005016:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800501a:	e0d0      	b.n	80051be <UART_SetConfig+0x2e6>
 800501c:	2308      	movs	r3, #8
 800501e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005022:	e0cc      	b.n	80051be <UART_SetConfig+0x2e6>
 8005024:	2310      	movs	r3, #16
 8005026:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800502a:	e0c8      	b.n	80051be <UART_SetConfig+0x2e6>
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a5e      	ldr	r2, [pc, #376]	@ (80051ac <UART_SetConfig+0x2d4>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d125      	bne.n	8005082 <UART_SetConfig+0x1aa>
 8005036:	4b5b      	ldr	r3, [pc, #364]	@ (80051a4 <UART_SetConfig+0x2cc>)
 8005038:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800503c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005040:	2b30      	cmp	r3, #48	@ 0x30
 8005042:	d016      	beq.n	8005072 <UART_SetConfig+0x19a>
 8005044:	2b30      	cmp	r3, #48	@ 0x30
 8005046:	d818      	bhi.n	800507a <UART_SetConfig+0x1a2>
 8005048:	2b20      	cmp	r3, #32
 800504a:	d00a      	beq.n	8005062 <UART_SetConfig+0x18a>
 800504c:	2b20      	cmp	r3, #32
 800504e:	d814      	bhi.n	800507a <UART_SetConfig+0x1a2>
 8005050:	2b00      	cmp	r3, #0
 8005052:	d002      	beq.n	800505a <UART_SetConfig+0x182>
 8005054:	2b10      	cmp	r3, #16
 8005056:	d008      	beq.n	800506a <UART_SetConfig+0x192>
 8005058:	e00f      	b.n	800507a <UART_SetConfig+0x1a2>
 800505a:	2300      	movs	r3, #0
 800505c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005060:	e0ad      	b.n	80051be <UART_SetConfig+0x2e6>
 8005062:	2302      	movs	r3, #2
 8005064:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005068:	e0a9      	b.n	80051be <UART_SetConfig+0x2e6>
 800506a:	2304      	movs	r3, #4
 800506c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005070:	e0a5      	b.n	80051be <UART_SetConfig+0x2e6>
 8005072:	2308      	movs	r3, #8
 8005074:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005078:	e0a1      	b.n	80051be <UART_SetConfig+0x2e6>
 800507a:	2310      	movs	r3, #16
 800507c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005080:	e09d      	b.n	80051be <UART_SetConfig+0x2e6>
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a4a      	ldr	r2, [pc, #296]	@ (80051b0 <UART_SetConfig+0x2d8>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d125      	bne.n	80050d8 <UART_SetConfig+0x200>
 800508c:	4b45      	ldr	r3, [pc, #276]	@ (80051a4 <UART_SetConfig+0x2cc>)
 800508e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005092:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005096:	2bc0      	cmp	r3, #192	@ 0xc0
 8005098:	d016      	beq.n	80050c8 <UART_SetConfig+0x1f0>
 800509a:	2bc0      	cmp	r3, #192	@ 0xc0
 800509c:	d818      	bhi.n	80050d0 <UART_SetConfig+0x1f8>
 800509e:	2b80      	cmp	r3, #128	@ 0x80
 80050a0:	d00a      	beq.n	80050b8 <UART_SetConfig+0x1e0>
 80050a2:	2b80      	cmp	r3, #128	@ 0x80
 80050a4:	d814      	bhi.n	80050d0 <UART_SetConfig+0x1f8>
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d002      	beq.n	80050b0 <UART_SetConfig+0x1d8>
 80050aa:	2b40      	cmp	r3, #64	@ 0x40
 80050ac:	d008      	beq.n	80050c0 <UART_SetConfig+0x1e8>
 80050ae:	e00f      	b.n	80050d0 <UART_SetConfig+0x1f8>
 80050b0:	2300      	movs	r3, #0
 80050b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050b6:	e082      	b.n	80051be <UART_SetConfig+0x2e6>
 80050b8:	2302      	movs	r3, #2
 80050ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050be:	e07e      	b.n	80051be <UART_SetConfig+0x2e6>
 80050c0:	2304      	movs	r3, #4
 80050c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050c6:	e07a      	b.n	80051be <UART_SetConfig+0x2e6>
 80050c8:	2308      	movs	r3, #8
 80050ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050ce:	e076      	b.n	80051be <UART_SetConfig+0x2e6>
 80050d0:	2310      	movs	r3, #16
 80050d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80050d6:	e072      	b.n	80051be <UART_SetConfig+0x2e6>
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a35      	ldr	r2, [pc, #212]	@ (80051b4 <UART_SetConfig+0x2dc>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d12a      	bne.n	8005138 <UART_SetConfig+0x260>
 80050e2:	4b30      	ldr	r3, [pc, #192]	@ (80051a4 <UART_SetConfig+0x2cc>)
 80050e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050f0:	d01a      	beq.n	8005128 <UART_SetConfig+0x250>
 80050f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050f6:	d81b      	bhi.n	8005130 <UART_SetConfig+0x258>
 80050f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050fc:	d00c      	beq.n	8005118 <UART_SetConfig+0x240>
 80050fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005102:	d815      	bhi.n	8005130 <UART_SetConfig+0x258>
 8005104:	2b00      	cmp	r3, #0
 8005106:	d003      	beq.n	8005110 <UART_SetConfig+0x238>
 8005108:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800510c:	d008      	beq.n	8005120 <UART_SetConfig+0x248>
 800510e:	e00f      	b.n	8005130 <UART_SetConfig+0x258>
 8005110:	2300      	movs	r3, #0
 8005112:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005116:	e052      	b.n	80051be <UART_SetConfig+0x2e6>
 8005118:	2302      	movs	r3, #2
 800511a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800511e:	e04e      	b.n	80051be <UART_SetConfig+0x2e6>
 8005120:	2304      	movs	r3, #4
 8005122:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005126:	e04a      	b.n	80051be <UART_SetConfig+0x2e6>
 8005128:	2308      	movs	r3, #8
 800512a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800512e:	e046      	b.n	80051be <UART_SetConfig+0x2e6>
 8005130:	2310      	movs	r3, #16
 8005132:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005136:	e042      	b.n	80051be <UART_SetConfig+0x2e6>
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a17      	ldr	r2, [pc, #92]	@ (800519c <UART_SetConfig+0x2c4>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d13a      	bne.n	80051b8 <UART_SetConfig+0x2e0>
 8005142:	4b18      	ldr	r3, [pc, #96]	@ (80051a4 <UART_SetConfig+0x2cc>)
 8005144:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005148:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800514c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005150:	d01a      	beq.n	8005188 <UART_SetConfig+0x2b0>
 8005152:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005156:	d81b      	bhi.n	8005190 <UART_SetConfig+0x2b8>
 8005158:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800515c:	d00c      	beq.n	8005178 <UART_SetConfig+0x2a0>
 800515e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005162:	d815      	bhi.n	8005190 <UART_SetConfig+0x2b8>
 8005164:	2b00      	cmp	r3, #0
 8005166:	d003      	beq.n	8005170 <UART_SetConfig+0x298>
 8005168:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800516c:	d008      	beq.n	8005180 <UART_SetConfig+0x2a8>
 800516e:	e00f      	b.n	8005190 <UART_SetConfig+0x2b8>
 8005170:	2300      	movs	r3, #0
 8005172:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005176:	e022      	b.n	80051be <UART_SetConfig+0x2e6>
 8005178:	2302      	movs	r3, #2
 800517a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800517e:	e01e      	b.n	80051be <UART_SetConfig+0x2e6>
 8005180:	2304      	movs	r3, #4
 8005182:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005186:	e01a      	b.n	80051be <UART_SetConfig+0x2e6>
 8005188:	2308      	movs	r3, #8
 800518a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800518e:	e016      	b.n	80051be <UART_SetConfig+0x2e6>
 8005190:	2310      	movs	r3, #16
 8005192:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005196:	e012      	b.n	80051be <UART_SetConfig+0x2e6>
 8005198:	efff69f3 	.word	0xefff69f3
 800519c:	40008000 	.word	0x40008000
 80051a0:	40013800 	.word	0x40013800
 80051a4:	40021000 	.word	0x40021000
 80051a8:	40004400 	.word	0x40004400
 80051ac:	40004800 	.word	0x40004800
 80051b0:	40004c00 	.word	0x40004c00
 80051b4:	40005000 	.word	0x40005000
 80051b8:	2310      	movs	r3, #16
 80051ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a9f      	ldr	r2, [pc, #636]	@ (8005440 <UART_SetConfig+0x568>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d17a      	bne.n	80052be <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80051c8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80051cc:	2b08      	cmp	r3, #8
 80051ce:	d824      	bhi.n	800521a <UART_SetConfig+0x342>
 80051d0:	a201      	add	r2, pc, #4	@ (adr r2, 80051d8 <UART_SetConfig+0x300>)
 80051d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051d6:	bf00      	nop
 80051d8:	080051fd 	.word	0x080051fd
 80051dc:	0800521b 	.word	0x0800521b
 80051e0:	08005205 	.word	0x08005205
 80051e4:	0800521b 	.word	0x0800521b
 80051e8:	0800520b 	.word	0x0800520b
 80051ec:	0800521b 	.word	0x0800521b
 80051f0:	0800521b 	.word	0x0800521b
 80051f4:	0800521b 	.word	0x0800521b
 80051f8:	08005213 	.word	0x08005213
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051fc:	f7fe f880 	bl	8003300 <HAL_RCC_GetPCLK1Freq>
 8005200:	61f8      	str	r0, [r7, #28]
        break;
 8005202:	e010      	b.n	8005226 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005204:	4b8f      	ldr	r3, [pc, #572]	@ (8005444 <UART_SetConfig+0x56c>)
 8005206:	61fb      	str	r3, [r7, #28]
        break;
 8005208:	e00d      	b.n	8005226 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800520a:	f7fd ffe1 	bl	80031d0 <HAL_RCC_GetSysClockFreq>
 800520e:	61f8      	str	r0, [r7, #28]
        break;
 8005210:	e009      	b.n	8005226 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005212:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005216:	61fb      	str	r3, [r7, #28]
        break;
 8005218:	e005      	b.n	8005226 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800521a:	2300      	movs	r3, #0
 800521c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005224:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	2b00      	cmp	r3, #0
 800522a:	f000 80fb 	beq.w	8005424 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	685a      	ldr	r2, [r3, #4]
 8005232:	4613      	mov	r3, r2
 8005234:	005b      	lsls	r3, r3, #1
 8005236:	4413      	add	r3, r2
 8005238:	69fa      	ldr	r2, [r7, #28]
 800523a:	429a      	cmp	r2, r3
 800523c:	d305      	bcc.n	800524a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005244:	69fa      	ldr	r2, [r7, #28]
 8005246:	429a      	cmp	r2, r3
 8005248:	d903      	bls.n	8005252 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005250:	e0e8      	b.n	8005424 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	2200      	movs	r2, #0
 8005256:	461c      	mov	r4, r3
 8005258:	4615      	mov	r5, r2
 800525a:	f04f 0200 	mov.w	r2, #0
 800525e:	f04f 0300 	mov.w	r3, #0
 8005262:	022b      	lsls	r3, r5, #8
 8005264:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005268:	0222      	lsls	r2, r4, #8
 800526a:	68f9      	ldr	r1, [r7, #12]
 800526c:	6849      	ldr	r1, [r1, #4]
 800526e:	0849      	lsrs	r1, r1, #1
 8005270:	2000      	movs	r0, #0
 8005272:	4688      	mov	r8, r1
 8005274:	4681      	mov	r9, r0
 8005276:	eb12 0a08 	adds.w	sl, r2, r8
 800527a:	eb43 0b09 	adc.w	fp, r3, r9
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	603b      	str	r3, [r7, #0]
 8005286:	607a      	str	r2, [r7, #4]
 8005288:	e9d7 2300 	ldrd	r2, r3, [r7]
 800528c:	4650      	mov	r0, sl
 800528e:	4659      	mov	r1, fp
 8005290:	f7fa ff9e 	bl	80001d0 <__aeabi_uldivmod>
 8005294:	4602      	mov	r2, r0
 8005296:	460b      	mov	r3, r1
 8005298:	4613      	mov	r3, r2
 800529a:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800529c:	69bb      	ldr	r3, [r7, #24]
 800529e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052a2:	d308      	bcc.n	80052b6 <UART_SetConfig+0x3de>
 80052a4:	69bb      	ldr	r3, [r7, #24]
 80052a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052aa:	d204      	bcs.n	80052b6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	69ba      	ldr	r2, [r7, #24]
 80052b2:	60da      	str	r2, [r3, #12]
 80052b4:	e0b6      	b.n	8005424 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80052bc:	e0b2      	b.n	8005424 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	69db      	ldr	r3, [r3, #28]
 80052c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052c6:	d15e      	bne.n	8005386 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80052c8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80052cc:	2b08      	cmp	r3, #8
 80052ce:	d828      	bhi.n	8005322 <UART_SetConfig+0x44a>
 80052d0:	a201      	add	r2, pc, #4	@ (adr r2, 80052d8 <UART_SetConfig+0x400>)
 80052d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052d6:	bf00      	nop
 80052d8:	080052fd 	.word	0x080052fd
 80052dc:	08005305 	.word	0x08005305
 80052e0:	0800530d 	.word	0x0800530d
 80052e4:	08005323 	.word	0x08005323
 80052e8:	08005313 	.word	0x08005313
 80052ec:	08005323 	.word	0x08005323
 80052f0:	08005323 	.word	0x08005323
 80052f4:	08005323 	.word	0x08005323
 80052f8:	0800531b 	.word	0x0800531b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80052fc:	f7fe f800 	bl	8003300 <HAL_RCC_GetPCLK1Freq>
 8005300:	61f8      	str	r0, [r7, #28]
        break;
 8005302:	e014      	b.n	800532e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005304:	f7fe f812 	bl	800332c <HAL_RCC_GetPCLK2Freq>
 8005308:	61f8      	str	r0, [r7, #28]
        break;
 800530a:	e010      	b.n	800532e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800530c:	4b4d      	ldr	r3, [pc, #308]	@ (8005444 <UART_SetConfig+0x56c>)
 800530e:	61fb      	str	r3, [r7, #28]
        break;
 8005310:	e00d      	b.n	800532e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005312:	f7fd ff5d 	bl	80031d0 <HAL_RCC_GetSysClockFreq>
 8005316:	61f8      	str	r0, [r7, #28]
        break;
 8005318:	e009      	b.n	800532e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800531a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800531e:	61fb      	str	r3, [r7, #28]
        break;
 8005320:	e005      	b.n	800532e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005322:	2300      	movs	r3, #0
 8005324:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005326:	2301      	movs	r3, #1
 8005328:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800532c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800532e:	69fb      	ldr	r3, [r7, #28]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d077      	beq.n	8005424 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005334:	69fb      	ldr	r3, [r7, #28]
 8005336:	005a      	lsls	r2, r3, #1
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	685b      	ldr	r3, [r3, #4]
 800533c:	085b      	lsrs	r3, r3, #1
 800533e:	441a      	add	r2, r3
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	fbb2 f3f3 	udiv	r3, r2, r3
 8005348:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800534a:	69bb      	ldr	r3, [r7, #24]
 800534c:	2b0f      	cmp	r3, #15
 800534e:	d916      	bls.n	800537e <UART_SetConfig+0x4a6>
 8005350:	69bb      	ldr	r3, [r7, #24]
 8005352:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005356:	d212      	bcs.n	800537e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005358:	69bb      	ldr	r3, [r7, #24]
 800535a:	b29b      	uxth	r3, r3
 800535c:	f023 030f 	bic.w	r3, r3, #15
 8005360:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005362:	69bb      	ldr	r3, [r7, #24]
 8005364:	085b      	lsrs	r3, r3, #1
 8005366:	b29b      	uxth	r3, r3
 8005368:	f003 0307 	and.w	r3, r3, #7
 800536c:	b29a      	uxth	r2, r3
 800536e:	8afb      	ldrh	r3, [r7, #22]
 8005370:	4313      	orrs	r3, r2
 8005372:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	8afa      	ldrh	r2, [r7, #22]
 800537a:	60da      	str	r2, [r3, #12]
 800537c:	e052      	b.n	8005424 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005384:	e04e      	b.n	8005424 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005386:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800538a:	2b08      	cmp	r3, #8
 800538c:	d827      	bhi.n	80053de <UART_SetConfig+0x506>
 800538e:	a201      	add	r2, pc, #4	@ (adr r2, 8005394 <UART_SetConfig+0x4bc>)
 8005390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005394:	080053b9 	.word	0x080053b9
 8005398:	080053c1 	.word	0x080053c1
 800539c:	080053c9 	.word	0x080053c9
 80053a0:	080053df 	.word	0x080053df
 80053a4:	080053cf 	.word	0x080053cf
 80053a8:	080053df 	.word	0x080053df
 80053ac:	080053df 	.word	0x080053df
 80053b0:	080053df 	.word	0x080053df
 80053b4:	080053d7 	.word	0x080053d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053b8:	f7fd ffa2 	bl	8003300 <HAL_RCC_GetPCLK1Freq>
 80053bc:	61f8      	str	r0, [r7, #28]
        break;
 80053be:	e014      	b.n	80053ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053c0:	f7fd ffb4 	bl	800332c <HAL_RCC_GetPCLK2Freq>
 80053c4:	61f8      	str	r0, [r7, #28]
        break;
 80053c6:	e010      	b.n	80053ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80053c8:	4b1e      	ldr	r3, [pc, #120]	@ (8005444 <UART_SetConfig+0x56c>)
 80053ca:	61fb      	str	r3, [r7, #28]
        break;
 80053cc:	e00d      	b.n	80053ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80053ce:	f7fd feff 	bl	80031d0 <HAL_RCC_GetSysClockFreq>
 80053d2:	61f8      	str	r0, [r7, #28]
        break;
 80053d4:	e009      	b.n	80053ea <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80053da:	61fb      	str	r3, [r7, #28]
        break;
 80053dc:	e005      	b.n	80053ea <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80053de:	2300      	movs	r3, #0
 80053e0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80053e2:	2301      	movs	r3, #1
 80053e4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80053e8:	bf00      	nop
    }

    if (pclk != 0U)
 80053ea:	69fb      	ldr	r3, [r7, #28]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d019      	beq.n	8005424 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	085a      	lsrs	r2, r3, #1
 80053f6:	69fb      	ldr	r3, [r7, #28]
 80053f8:	441a      	add	r2, r3
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005402:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005404:	69bb      	ldr	r3, [r7, #24]
 8005406:	2b0f      	cmp	r3, #15
 8005408:	d909      	bls.n	800541e <UART_SetConfig+0x546>
 800540a:	69bb      	ldr	r3, [r7, #24]
 800540c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005410:	d205      	bcs.n	800541e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005412:	69bb      	ldr	r3, [r7, #24]
 8005414:	b29a      	uxth	r2, r3
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	60da      	str	r2, [r3, #12]
 800541c:	e002      	b.n	8005424 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800541e:	2301      	movs	r3, #1
 8005420:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2200      	movs	r2, #0
 8005428:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2200      	movs	r2, #0
 800542e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005430:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005434:	4618      	mov	r0, r3
 8005436:	3728      	adds	r7, #40	@ 0x28
 8005438:	46bd      	mov	sp, r7
 800543a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800543e:	bf00      	nop
 8005440:	40008000 	.word	0x40008000
 8005444:	00f42400 	.word	0x00f42400

08005448 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005448:	b480      	push	{r7}
 800544a:	b083      	sub	sp, #12
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005454:	f003 0308 	and.w	r3, r3, #8
 8005458:	2b00      	cmp	r3, #0
 800545a:	d00a      	beq.n	8005472 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	430a      	orrs	r2, r1
 8005470:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005476:	f003 0301 	and.w	r3, r3, #1
 800547a:	2b00      	cmp	r3, #0
 800547c:	d00a      	beq.n	8005494 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	430a      	orrs	r2, r1
 8005492:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005498:	f003 0302 	and.w	r3, r3, #2
 800549c:	2b00      	cmp	r3, #0
 800549e:	d00a      	beq.n	80054b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	430a      	orrs	r2, r1
 80054b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054ba:	f003 0304 	and.w	r3, r3, #4
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d00a      	beq.n	80054d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	430a      	orrs	r2, r1
 80054d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054dc:	f003 0310 	and.w	r3, r3, #16
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d00a      	beq.n	80054fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	430a      	orrs	r2, r1
 80054f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054fe:	f003 0320 	and.w	r3, r3, #32
 8005502:	2b00      	cmp	r3, #0
 8005504:	d00a      	beq.n	800551c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	430a      	orrs	r2, r1
 800551a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005520:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005524:	2b00      	cmp	r3, #0
 8005526:	d01a      	beq.n	800555e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	430a      	orrs	r2, r1
 800553c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005542:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005546:	d10a      	bne.n	800555e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	430a      	orrs	r2, r1
 800555c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005562:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005566:	2b00      	cmp	r3, #0
 8005568:	d00a      	beq.n	8005580 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	430a      	orrs	r2, r1
 800557e:	605a      	str	r2, [r3, #4]
  }
}
 8005580:	bf00      	nop
 8005582:	370c      	adds	r7, #12
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr

0800558c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b098      	sub	sp, #96	@ 0x60
 8005590:	af02      	add	r7, sp, #8
 8005592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2200      	movs	r2, #0
 8005598:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800559c:	f7fb fe46 	bl	800122c <HAL_GetTick>
 80055a0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f003 0308 	and.w	r3, r3, #8
 80055ac:	2b08      	cmp	r3, #8
 80055ae:	d12e      	bne.n	800560e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80055b4:	9300      	str	r3, [sp, #0]
 80055b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055b8:	2200      	movs	r2, #0
 80055ba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f000 f88c 	bl	80056dc <UART_WaitOnFlagUntilTimeout>
 80055c4:	4603      	mov	r3, r0
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d021      	beq.n	800560e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055d2:	e853 3f00 	ldrex	r3, [r3]
 80055d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80055d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80055de:	653b      	str	r3, [r7, #80]	@ 0x50
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	461a      	mov	r2, r3
 80055e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80055ea:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80055ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80055f0:	e841 2300 	strex	r3, r2, [r1]
 80055f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80055f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d1e6      	bne.n	80055ca <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2220      	movs	r2, #32
 8005600:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2200      	movs	r2, #0
 8005606:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800560a:	2303      	movs	r3, #3
 800560c:	e062      	b.n	80056d4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f003 0304 	and.w	r3, r3, #4
 8005618:	2b04      	cmp	r3, #4
 800561a:	d149      	bne.n	80056b0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800561c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005620:	9300      	str	r3, [sp, #0]
 8005622:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005624:	2200      	movs	r2, #0
 8005626:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f000 f856 	bl	80056dc <UART_WaitOnFlagUntilTimeout>
 8005630:	4603      	mov	r3, r0
 8005632:	2b00      	cmp	r3, #0
 8005634:	d03c      	beq.n	80056b0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800563c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800563e:	e853 3f00 	ldrex	r3, [r3]
 8005642:	623b      	str	r3, [r7, #32]
   return(result);
 8005644:	6a3b      	ldr	r3, [r7, #32]
 8005646:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800564a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	461a      	mov	r2, r3
 8005652:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005654:	633b      	str	r3, [r7, #48]	@ 0x30
 8005656:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005658:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800565a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800565c:	e841 2300 	strex	r3, r2, [r1]
 8005660:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005664:	2b00      	cmp	r3, #0
 8005666:	d1e6      	bne.n	8005636 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	3308      	adds	r3, #8
 800566e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	e853 3f00 	ldrex	r3, [r3]
 8005676:	60fb      	str	r3, [r7, #12]
   return(result);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	f023 0301 	bic.w	r3, r3, #1
 800567e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	3308      	adds	r3, #8
 8005686:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005688:	61fa      	str	r2, [r7, #28]
 800568a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800568c:	69b9      	ldr	r1, [r7, #24]
 800568e:	69fa      	ldr	r2, [r7, #28]
 8005690:	e841 2300 	strex	r3, r2, [r1]
 8005694:	617b      	str	r3, [r7, #20]
   return(result);
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d1e5      	bne.n	8005668 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2220      	movs	r2, #32
 80056a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2200      	movs	r2, #0
 80056a8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80056ac:	2303      	movs	r3, #3
 80056ae:	e011      	b.n	80056d4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2220      	movs	r2, #32
 80056b4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2220      	movs	r2, #32
 80056ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2200      	movs	r2, #0
 80056c2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2200      	movs	r2, #0
 80056c8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2200      	movs	r2, #0
 80056ce:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80056d2:	2300      	movs	r3, #0
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3758      	adds	r7, #88	@ 0x58
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}

080056dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b084      	sub	sp, #16
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	60f8      	str	r0, [r7, #12]
 80056e4:	60b9      	str	r1, [r7, #8]
 80056e6:	603b      	str	r3, [r7, #0]
 80056e8:	4613      	mov	r3, r2
 80056ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056ec:	e04f      	b.n	800578e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056ee:	69bb      	ldr	r3, [r7, #24]
 80056f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056f4:	d04b      	beq.n	800578e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056f6:	f7fb fd99 	bl	800122c <HAL_GetTick>
 80056fa:	4602      	mov	r2, r0
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	1ad3      	subs	r3, r2, r3
 8005700:	69ba      	ldr	r2, [r7, #24]
 8005702:	429a      	cmp	r2, r3
 8005704:	d302      	bcc.n	800570c <UART_WaitOnFlagUntilTimeout+0x30>
 8005706:	69bb      	ldr	r3, [r7, #24]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d101      	bne.n	8005710 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800570c:	2303      	movs	r3, #3
 800570e:	e04e      	b.n	80057ae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f003 0304 	and.w	r3, r3, #4
 800571a:	2b00      	cmp	r3, #0
 800571c:	d037      	beq.n	800578e <UART_WaitOnFlagUntilTimeout+0xb2>
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	2b80      	cmp	r3, #128	@ 0x80
 8005722:	d034      	beq.n	800578e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	2b40      	cmp	r3, #64	@ 0x40
 8005728:	d031      	beq.n	800578e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	69db      	ldr	r3, [r3, #28]
 8005730:	f003 0308 	and.w	r3, r3, #8
 8005734:	2b08      	cmp	r3, #8
 8005736:	d110      	bne.n	800575a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	2208      	movs	r2, #8
 800573e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005740:	68f8      	ldr	r0, [r7, #12]
 8005742:	f000 f838 	bl	80057b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2208      	movs	r2, #8
 800574a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2200      	movs	r2, #0
 8005752:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e029      	b.n	80057ae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	69db      	ldr	r3, [r3, #28]
 8005760:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005764:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005768:	d111      	bne.n	800578e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005772:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005774:	68f8      	ldr	r0, [r7, #12]
 8005776:	f000 f81e 	bl	80057b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	2220      	movs	r2, #32
 800577e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2200      	movs	r2, #0
 8005786:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800578a:	2303      	movs	r3, #3
 800578c:	e00f      	b.n	80057ae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	69da      	ldr	r2, [r3, #28]
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	4013      	ands	r3, r2
 8005798:	68ba      	ldr	r2, [r7, #8]
 800579a:	429a      	cmp	r2, r3
 800579c:	bf0c      	ite	eq
 800579e:	2301      	moveq	r3, #1
 80057a0:	2300      	movne	r3, #0
 80057a2:	b2db      	uxtb	r3, r3
 80057a4:	461a      	mov	r2, r3
 80057a6:	79fb      	ldrb	r3, [r7, #7]
 80057a8:	429a      	cmp	r2, r3
 80057aa:	d0a0      	beq.n	80056ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80057ac:	2300      	movs	r3, #0
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3710      	adds	r7, #16
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd80      	pop	{r7, pc}

080057b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80057b6:	b480      	push	{r7}
 80057b8:	b095      	sub	sp, #84	@ 0x54
 80057ba:	af00      	add	r7, sp, #0
 80057bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057c6:	e853 3f00 	ldrex	r3, [r3]
 80057ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80057cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80057d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	461a      	mov	r2, r3
 80057da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80057de:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80057e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80057e4:	e841 2300 	strex	r3, r2, [r1]
 80057e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80057ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d1e6      	bne.n	80057be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	3308      	adds	r3, #8
 80057f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f8:	6a3b      	ldr	r3, [r7, #32]
 80057fa:	e853 3f00 	ldrex	r3, [r3]
 80057fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8005800:	69fb      	ldr	r3, [r7, #28]
 8005802:	f023 0301 	bic.w	r3, r3, #1
 8005806:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	3308      	adds	r3, #8
 800580e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005810:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005812:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005814:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005816:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005818:	e841 2300 	strex	r3, r2, [r1]
 800581c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800581e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005820:	2b00      	cmp	r3, #0
 8005822:	d1e5      	bne.n	80057f0 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005828:	2b01      	cmp	r3, #1
 800582a:	d118      	bne.n	800585e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	e853 3f00 	ldrex	r3, [r3]
 8005838:	60bb      	str	r3, [r7, #8]
   return(result);
 800583a:	68bb      	ldr	r3, [r7, #8]
 800583c:	f023 0310 	bic.w	r3, r3, #16
 8005840:	647b      	str	r3, [r7, #68]	@ 0x44
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	461a      	mov	r2, r3
 8005848:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800584a:	61bb      	str	r3, [r7, #24]
 800584c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800584e:	6979      	ldr	r1, [r7, #20]
 8005850:	69ba      	ldr	r2, [r7, #24]
 8005852:	e841 2300 	strex	r3, r2, [r1]
 8005856:	613b      	str	r3, [r7, #16]
   return(result);
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d1e6      	bne.n	800582c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2220      	movs	r2, #32
 8005862:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2200      	movs	r2, #0
 800586a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2200      	movs	r2, #0
 8005870:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005872:	bf00      	nop
 8005874:	3754      	adds	r7, #84	@ 0x54
 8005876:	46bd      	mov	sp, r7
 8005878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587c:	4770      	bx	lr
	...

08005880 <__NVIC_SetPriority>:
{
 8005880:	b480      	push	{r7}
 8005882:	b083      	sub	sp, #12
 8005884:	af00      	add	r7, sp, #0
 8005886:	4603      	mov	r3, r0
 8005888:	6039      	str	r1, [r7, #0]
 800588a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800588c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005890:	2b00      	cmp	r3, #0
 8005892:	db0a      	blt.n	80058aa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	b2da      	uxtb	r2, r3
 8005898:	490c      	ldr	r1, [pc, #48]	@ (80058cc <__NVIC_SetPriority+0x4c>)
 800589a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800589e:	0112      	lsls	r2, r2, #4
 80058a0:	b2d2      	uxtb	r2, r2
 80058a2:	440b      	add	r3, r1
 80058a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80058a8:	e00a      	b.n	80058c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	b2da      	uxtb	r2, r3
 80058ae:	4908      	ldr	r1, [pc, #32]	@ (80058d0 <__NVIC_SetPriority+0x50>)
 80058b0:	79fb      	ldrb	r3, [r7, #7]
 80058b2:	f003 030f 	and.w	r3, r3, #15
 80058b6:	3b04      	subs	r3, #4
 80058b8:	0112      	lsls	r2, r2, #4
 80058ba:	b2d2      	uxtb	r2, r2
 80058bc:	440b      	add	r3, r1
 80058be:	761a      	strb	r2, [r3, #24]
}
 80058c0:	bf00      	nop
 80058c2:	370c      	adds	r7, #12
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr
 80058cc:	e000e100 	.word	0xe000e100
 80058d0:	e000ed00 	.word	0xe000ed00

080058d4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80058d4:	b580      	push	{r7, lr}
 80058d6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80058d8:	4b05      	ldr	r3, [pc, #20]	@ (80058f0 <SysTick_Handler+0x1c>)
 80058da:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80058dc:	f001 fdc6 	bl	800746c <xTaskGetSchedulerState>
 80058e0:	4603      	mov	r3, r0
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	d001      	beq.n	80058ea <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80058e6:	f002 fbbf 	bl	8008068 <xPortSysTickHandler>
  }
}
 80058ea:	bf00      	nop
 80058ec:	bd80      	pop	{r7, pc}
 80058ee:	bf00      	nop
 80058f0:	e000e010 	.word	0xe000e010

080058f4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80058f4:	b580      	push	{r7, lr}
 80058f6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80058f8:	2100      	movs	r1, #0
 80058fa:	f06f 0004 	mvn.w	r0, #4
 80058fe:	f7ff ffbf 	bl	8005880 <__NVIC_SetPriority>
#endif
}
 8005902:	bf00      	nop
 8005904:	bd80      	pop	{r7, pc}
	...

08005908 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005908:	b480      	push	{r7}
 800590a:	b083      	sub	sp, #12
 800590c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800590e:	f3ef 8305 	mrs	r3, IPSR
 8005912:	603b      	str	r3, [r7, #0]
  return(result);
 8005914:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005916:	2b00      	cmp	r3, #0
 8005918:	d003      	beq.n	8005922 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800591a:	f06f 0305 	mvn.w	r3, #5
 800591e:	607b      	str	r3, [r7, #4]
 8005920:	e00c      	b.n	800593c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005922:	4b0a      	ldr	r3, [pc, #40]	@ (800594c <osKernelInitialize+0x44>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d105      	bne.n	8005936 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800592a:	4b08      	ldr	r3, [pc, #32]	@ (800594c <osKernelInitialize+0x44>)
 800592c:	2201      	movs	r2, #1
 800592e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005930:	2300      	movs	r3, #0
 8005932:	607b      	str	r3, [r7, #4]
 8005934:	e002      	b.n	800593c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005936:	f04f 33ff 	mov.w	r3, #4294967295
 800593a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800593c:	687b      	ldr	r3, [r7, #4]
}
 800593e:	4618      	mov	r0, r3
 8005940:	370c      	adds	r7, #12
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop
 800594c:	200002e8 	.word	0x200002e8

08005950 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005950:	b580      	push	{r7, lr}
 8005952:	b082      	sub	sp, #8
 8005954:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005956:	f3ef 8305 	mrs	r3, IPSR
 800595a:	603b      	str	r3, [r7, #0]
  return(result);
 800595c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800595e:	2b00      	cmp	r3, #0
 8005960:	d003      	beq.n	800596a <osKernelStart+0x1a>
    stat = osErrorISR;
 8005962:	f06f 0305 	mvn.w	r3, #5
 8005966:	607b      	str	r3, [r7, #4]
 8005968:	e010      	b.n	800598c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800596a:	4b0b      	ldr	r3, [pc, #44]	@ (8005998 <osKernelStart+0x48>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	2b01      	cmp	r3, #1
 8005970:	d109      	bne.n	8005986 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005972:	f7ff ffbf 	bl	80058f4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005976:	4b08      	ldr	r3, [pc, #32]	@ (8005998 <osKernelStart+0x48>)
 8005978:	2202      	movs	r2, #2
 800597a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800597c:	f001 f912 	bl	8006ba4 <vTaskStartScheduler>
      stat = osOK;
 8005980:	2300      	movs	r3, #0
 8005982:	607b      	str	r3, [r7, #4]
 8005984:	e002      	b.n	800598c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005986:	f04f 33ff 	mov.w	r3, #4294967295
 800598a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800598c:	687b      	ldr	r3, [r7, #4]
}
 800598e:	4618      	mov	r0, r3
 8005990:	3708      	adds	r7, #8
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
 8005996:	bf00      	nop
 8005998:	200002e8 	.word	0x200002e8

0800599c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800599c:	b580      	push	{r7, lr}
 800599e:	b08e      	sub	sp, #56	@ 0x38
 80059a0:	af04      	add	r7, sp, #16
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80059a8:	2300      	movs	r3, #0
 80059aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80059ac:	f3ef 8305 	mrs	r3, IPSR
 80059b0:	617b      	str	r3, [r7, #20]
  return(result);
 80059b2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d17e      	bne.n	8005ab6 <osThreadNew+0x11a>
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d07b      	beq.n	8005ab6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80059be:	2380      	movs	r3, #128	@ 0x80
 80059c0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80059c2:	2318      	movs	r3, #24
 80059c4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80059c6:	2300      	movs	r3, #0
 80059c8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80059ca:	f04f 33ff 	mov.w	r3, #4294967295
 80059ce:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d045      	beq.n	8005a62 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d002      	beq.n	80059e4 <osThreadNew+0x48>
        name = attr->name;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	699b      	ldr	r3, [r3, #24]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d002      	beq.n	80059f2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	699b      	ldr	r3, [r3, #24]
 80059f0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80059f2:	69fb      	ldr	r3, [r7, #28]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d008      	beq.n	8005a0a <osThreadNew+0x6e>
 80059f8:	69fb      	ldr	r3, [r7, #28]
 80059fa:	2b38      	cmp	r3, #56	@ 0x38
 80059fc:	d805      	bhi.n	8005a0a <osThreadNew+0x6e>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	685b      	ldr	r3, [r3, #4]
 8005a02:	f003 0301 	and.w	r3, r3, #1
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d001      	beq.n	8005a0e <osThreadNew+0x72>
        return (NULL);
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	e054      	b.n	8005ab8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	695b      	ldr	r3, [r3, #20]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d003      	beq.n	8005a1e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	695b      	ldr	r3, [r3, #20]
 8005a1a:	089b      	lsrs	r3, r3, #2
 8005a1c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d00e      	beq.n	8005a44 <osThreadNew+0xa8>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	68db      	ldr	r3, [r3, #12]
 8005a2a:	2ba7      	cmp	r3, #167	@ 0xa7
 8005a2c:	d90a      	bls.n	8005a44 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d006      	beq.n	8005a44 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	695b      	ldr	r3, [r3, #20]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d002      	beq.n	8005a44 <osThreadNew+0xa8>
        mem = 1;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	61bb      	str	r3, [r7, #24]
 8005a42:	e010      	b.n	8005a66 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	689b      	ldr	r3, [r3, #8]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d10c      	bne.n	8005a66 <osThreadNew+0xca>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	68db      	ldr	r3, [r3, #12]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d108      	bne.n	8005a66 <osThreadNew+0xca>
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	691b      	ldr	r3, [r3, #16]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d104      	bne.n	8005a66 <osThreadNew+0xca>
          mem = 0;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	61bb      	str	r3, [r7, #24]
 8005a60:	e001      	b.n	8005a66 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005a62:	2300      	movs	r3, #0
 8005a64:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005a66:	69bb      	ldr	r3, [r7, #24]
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d110      	bne.n	8005a8e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005a70:	687a      	ldr	r2, [r7, #4]
 8005a72:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005a74:	9202      	str	r2, [sp, #8]
 8005a76:	9301      	str	r3, [sp, #4]
 8005a78:	69fb      	ldr	r3, [r7, #28]
 8005a7a:	9300      	str	r3, [sp, #0]
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	6a3a      	ldr	r2, [r7, #32]
 8005a80:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005a82:	68f8      	ldr	r0, [r7, #12]
 8005a84:	f000 fe1a 	bl	80066bc <xTaskCreateStatic>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	613b      	str	r3, [r7, #16]
 8005a8c:	e013      	b.n	8005ab6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005a8e:	69bb      	ldr	r3, [r7, #24]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d110      	bne.n	8005ab6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005a94:	6a3b      	ldr	r3, [r7, #32]
 8005a96:	b29a      	uxth	r2, r3
 8005a98:	f107 0310 	add.w	r3, r7, #16
 8005a9c:	9301      	str	r3, [sp, #4]
 8005a9e:	69fb      	ldr	r3, [r7, #28]
 8005aa0:	9300      	str	r3, [sp, #0]
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005aa6:	68f8      	ldr	r0, [r7, #12]
 8005aa8:	f000 fe68 	bl	800677c <xTaskCreate>
 8005aac:	4603      	mov	r3, r0
 8005aae:	2b01      	cmp	r3, #1
 8005ab0:	d001      	beq.n	8005ab6 <osThreadNew+0x11a>
            hTask = NULL;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005ab6:	693b      	ldr	r3, [r7, #16]
}
 8005ab8:	4618      	mov	r0, r3
 8005aba:	3728      	adds	r7, #40	@ 0x28
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bd80      	pop	{r7, pc}

08005ac0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b084      	sub	sp, #16
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ac8:	f3ef 8305 	mrs	r3, IPSR
 8005acc:	60bb      	str	r3, [r7, #8]
  return(result);
 8005ace:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d003      	beq.n	8005adc <osDelay+0x1c>
    stat = osErrorISR;
 8005ad4:	f06f 0305 	mvn.w	r3, #5
 8005ad8:	60fb      	str	r3, [r7, #12]
 8005ada:	e007      	b.n	8005aec <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005adc:	2300      	movs	r3, #0
 8005ade:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d002      	beq.n	8005aec <osDelay+0x2c>
      vTaskDelay(ticks);
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f001 f826 	bl	8006b38 <vTaskDelay>
    }
  }

  return (stat);
 8005aec:	68fb      	ldr	r3, [r7, #12]
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3710      	adds	r7, #16
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}
	...

08005af8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005af8:	b480      	push	{r7}
 8005afa:	b085      	sub	sp, #20
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	60f8      	str	r0, [r7, #12]
 8005b00:	60b9      	str	r1, [r7, #8]
 8005b02:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	4a07      	ldr	r2, [pc, #28]	@ (8005b24 <vApplicationGetIdleTaskMemory+0x2c>)
 8005b08:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	4a06      	ldr	r2, [pc, #24]	@ (8005b28 <vApplicationGetIdleTaskMemory+0x30>)
 8005b0e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2280      	movs	r2, #128	@ 0x80
 8005b14:	601a      	str	r2, [r3, #0]
}
 8005b16:	bf00      	nop
 8005b18:	3714      	adds	r7, #20
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b20:	4770      	bx	lr
 8005b22:	bf00      	nop
 8005b24:	200002ec 	.word	0x200002ec
 8005b28:	20000394 	.word	0x20000394

08005b2c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005b2c:	b480      	push	{r7}
 8005b2e:	b085      	sub	sp, #20
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	60f8      	str	r0, [r7, #12]
 8005b34:	60b9      	str	r1, [r7, #8]
 8005b36:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	4a07      	ldr	r2, [pc, #28]	@ (8005b58 <vApplicationGetTimerTaskMemory+0x2c>)
 8005b3c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	4a06      	ldr	r2, [pc, #24]	@ (8005b5c <vApplicationGetTimerTaskMemory+0x30>)
 8005b42:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005b4a:	601a      	str	r2, [r3, #0]
}
 8005b4c:	bf00      	nop
 8005b4e:	3714      	adds	r7, #20
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr
 8005b58:	20000594 	.word	0x20000594
 8005b5c:	2000063c 	.word	0x2000063c

08005b60 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005b60:	b480      	push	{r7}
 8005b62:	b083      	sub	sp, #12
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	f103 0208 	add.w	r2, r3, #8
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	f04f 32ff 	mov.w	r2, #4294967295
 8005b78:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	f103 0208 	add.w	r2, r3, #8
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f103 0208 	add.w	r2, r3, #8
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2200      	movs	r2, #0
 8005b92:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005b94:	bf00      	nop
 8005b96:	370c      	adds	r7, #12
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9e:	4770      	bx	lr

08005ba0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b083      	sub	sp, #12
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2200      	movs	r2, #0
 8005bac:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005bae:	bf00      	nop
 8005bb0:	370c      	adds	r7, #12
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb8:	4770      	bx	lr

08005bba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005bba:	b480      	push	{r7}
 8005bbc:	b085      	sub	sp, #20
 8005bbe:	af00      	add	r7, sp, #0
 8005bc0:	6078      	str	r0, [r7, #4]
 8005bc2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	68fa      	ldr	r2, [r7, #12]
 8005bce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	689a      	ldr	r2, [r3, #8]
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	683a      	ldr	r2, [r7, #0]
 8005bde:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	683a      	ldr	r2, [r7, #0]
 8005be4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	687a      	ldr	r2, [r7, #4]
 8005bea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	1c5a      	adds	r2, r3, #1
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	601a      	str	r2, [r3, #0]
}
 8005bf6:	bf00      	nop
 8005bf8:	3714      	adds	r7, #20
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c00:	4770      	bx	lr

08005c02 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005c02:	b480      	push	{r7}
 8005c04:	b085      	sub	sp, #20
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	6078      	str	r0, [r7, #4]
 8005c0a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c18:	d103      	bne.n	8005c22 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	691b      	ldr	r3, [r3, #16]
 8005c1e:	60fb      	str	r3, [r7, #12]
 8005c20:	e00c      	b.n	8005c3c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	3308      	adds	r3, #8
 8005c26:	60fb      	str	r3, [r7, #12]
 8005c28:	e002      	b.n	8005c30 <vListInsert+0x2e>
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	60fb      	str	r3, [r7, #12]
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	68ba      	ldr	r2, [r7, #8]
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d2f6      	bcs.n	8005c2a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	685a      	ldr	r2, [r3, #4]
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	683a      	ldr	r2, [r7, #0]
 8005c4a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	68fa      	ldr	r2, [r7, #12]
 8005c50:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	683a      	ldr	r2, [r7, #0]
 8005c56:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	687a      	ldr	r2, [r7, #4]
 8005c5c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	1c5a      	adds	r2, r3, #1
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	601a      	str	r2, [r3, #0]
}
 8005c68:	bf00      	nop
 8005c6a:	3714      	adds	r7, #20
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr

08005c74 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005c74:	b480      	push	{r7}
 8005c76:	b085      	sub	sp, #20
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	691b      	ldr	r3, [r3, #16]
 8005c80:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	687a      	ldr	r2, [r7, #4]
 8005c88:	6892      	ldr	r2, [r2, #8]
 8005c8a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	687a      	ldr	r2, [r7, #4]
 8005c92:	6852      	ldr	r2, [r2, #4]
 8005c94:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	687a      	ldr	r2, [r7, #4]
 8005c9c:	429a      	cmp	r2, r3
 8005c9e:	d103      	bne.n	8005ca8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	689a      	ldr	r2, [r3, #8]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2200      	movs	r2, #0
 8005cac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	1e5a      	subs	r2, r3, #1
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
}
 8005cbc:	4618      	mov	r0, r3
 8005cbe:	3714      	adds	r7, #20
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr

08005cc8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005cc8:	b580      	push	{r7, lr}
 8005cca:	b084      	sub	sp, #16
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
 8005cd0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d10b      	bne.n	8005cf4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ce0:	f383 8811 	msr	BASEPRI, r3
 8005ce4:	f3bf 8f6f 	isb	sy
 8005ce8:	f3bf 8f4f 	dsb	sy
 8005cec:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005cee:	bf00      	nop
 8005cf0:	bf00      	nop
 8005cf2:	e7fd      	b.n	8005cf0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005cf4:	f002 f928 	bl	8007f48 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	681a      	ldr	r2, [r3, #0]
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d00:	68f9      	ldr	r1, [r7, #12]
 8005d02:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005d04:	fb01 f303 	mul.w	r3, r1, r3
 8005d08:	441a      	add	r2, r3
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	2200      	movs	r2, #0
 8005d12:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681a      	ldr	r2, [r3, #0]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681a      	ldr	r2, [r3, #0]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d24:	3b01      	subs	r3, #1
 8005d26:	68f9      	ldr	r1, [r7, #12]
 8005d28:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005d2a:	fb01 f303 	mul.w	r3, r1, r3
 8005d2e:	441a      	add	r2, r3
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	22ff      	movs	r2, #255	@ 0xff
 8005d38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	22ff      	movs	r2, #255	@ 0xff
 8005d40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d114      	bne.n	8005d74 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	691b      	ldr	r3, [r3, #16]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d01a      	beq.n	8005d88 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	3310      	adds	r3, #16
 8005d56:	4618      	mov	r0, r3
 8005d58:	f001 f9c2 	bl	80070e0 <xTaskRemoveFromEventList>
 8005d5c:	4603      	mov	r3, r0
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d012      	beq.n	8005d88 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005d62:	4b0d      	ldr	r3, [pc, #52]	@ (8005d98 <xQueueGenericReset+0xd0>)
 8005d64:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d68:	601a      	str	r2, [r3, #0]
 8005d6a:	f3bf 8f4f 	dsb	sy
 8005d6e:	f3bf 8f6f 	isb	sy
 8005d72:	e009      	b.n	8005d88 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	3310      	adds	r3, #16
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f7ff fef1 	bl	8005b60 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	3324      	adds	r3, #36	@ 0x24
 8005d82:	4618      	mov	r0, r3
 8005d84:	f7ff feec 	bl	8005b60 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005d88:	f002 f910 	bl	8007fac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005d8c:	2301      	movs	r3, #1
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3710      	adds	r7, #16
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}
 8005d96:	bf00      	nop
 8005d98:	e000ed04 	.word	0xe000ed04

08005d9c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b08e      	sub	sp, #56	@ 0x38
 8005da0:	af02      	add	r7, sp, #8
 8005da2:	60f8      	str	r0, [r7, #12]
 8005da4:	60b9      	str	r1, [r7, #8]
 8005da6:	607a      	str	r2, [r7, #4]
 8005da8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d10b      	bne.n	8005dc8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005db4:	f383 8811 	msr	BASEPRI, r3
 8005db8:	f3bf 8f6f 	isb	sy
 8005dbc:	f3bf 8f4f 	dsb	sy
 8005dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005dc2:	bf00      	nop
 8005dc4:	bf00      	nop
 8005dc6:	e7fd      	b.n	8005dc4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d10b      	bne.n	8005de6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005dce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dd2:	f383 8811 	msr	BASEPRI, r3
 8005dd6:	f3bf 8f6f 	isb	sy
 8005dda:	f3bf 8f4f 	dsb	sy
 8005dde:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005de0:	bf00      	nop
 8005de2:	bf00      	nop
 8005de4:	e7fd      	b.n	8005de2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d002      	beq.n	8005df2 <xQueueGenericCreateStatic+0x56>
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d001      	beq.n	8005df6 <xQueueGenericCreateStatic+0x5a>
 8005df2:	2301      	movs	r3, #1
 8005df4:	e000      	b.n	8005df8 <xQueueGenericCreateStatic+0x5c>
 8005df6:	2300      	movs	r3, #0
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d10b      	bne.n	8005e14 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005dfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e00:	f383 8811 	msr	BASEPRI, r3
 8005e04:	f3bf 8f6f 	isb	sy
 8005e08:	f3bf 8f4f 	dsb	sy
 8005e0c:	623b      	str	r3, [r7, #32]
}
 8005e0e:	bf00      	nop
 8005e10:	bf00      	nop
 8005e12:	e7fd      	b.n	8005e10 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d102      	bne.n	8005e20 <xQueueGenericCreateStatic+0x84>
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d101      	bne.n	8005e24 <xQueueGenericCreateStatic+0x88>
 8005e20:	2301      	movs	r3, #1
 8005e22:	e000      	b.n	8005e26 <xQueueGenericCreateStatic+0x8a>
 8005e24:	2300      	movs	r3, #0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d10b      	bne.n	8005e42 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8005e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e2e:	f383 8811 	msr	BASEPRI, r3
 8005e32:	f3bf 8f6f 	isb	sy
 8005e36:	f3bf 8f4f 	dsb	sy
 8005e3a:	61fb      	str	r3, [r7, #28]
}
 8005e3c:	bf00      	nop
 8005e3e:	bf00      	nop
 8005e40:	e7fd      	b.n	8005e3e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005e42:	2350      	movs	r3, #80	@ 0x50
 8005e44:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005e46:	697b      	ldr	r3, [r7, #20]
 8005e48:	2b50      	cmp	r3, #80	@ 0x50
 8005e4a:	d00b      	beq.n	8005e64 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005e4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e50:	f383 8811 	msr	BASEPRI, r3
 8005e54:	f3bf 8f6f 	isb	sy
 8005e58:	f3bf 8f4f 	dsb	sy
 8005e5c:	61bb      	str	r3, [r7, #24]
}
 8005e5e:	bf00      	nop
 8005e60:	bf00      	nop
 8005e62:	e7fd      	b.n	8005e60 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005e64:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005e6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d00d      	beq.n	8005e8c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005e70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e72:	2201      	movs	r2, #1
 8005e74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005e78:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005e7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e7e:	9300      	str	r3, [sp, #0]
 8005e80:	4613      	mov	r3, r2
 8005e82:	687a      	ldr	r2, [r7, #4]
 8005e84:	68b9      	ldr	r1, [r7, #8]
 8005e86:	68f8      	ldr	r0, [r7, #12]
 8005e88:	f000 f805 	bl	8005e96 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005e8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3730      	adds	r7, #48	@ 0x30
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}

08005e96 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005e96:	b580      	push	{r7, lr}
 8005e98:	b084      	sub	sp, #16
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	60f8      	str	r0, [r7, #12]
 8005e9e:	60b9      	str	r1, [r7, #8]
 8005ea0:	607a      	str	r2, [r7, #4]
 8005ea2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d103      	bne.n	8005eb2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005eaa:	69bb      	ldr	r3, [r7, #24]
 8005eac:	69ba      	ldr	r2, [r7, #24]
 8005eae:	601a      	str	r2, [r3, #0]
 8005eb0:	e002      	b.n	8005eb8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005eb2:	69bb      	ldr	r3, [r7, #24]
 8005eb4:	687a      	ldr	r2, [r7, #4]
 8005eb6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005eb8:	69bb      	ldr	r3, [r7, #24]
 8005eba:	68fa      	ldr	r2, [r7, #12]
 8005ebc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005ebe:	69bb      	ldr	r3, [r7, #24]
 8005ec0:	68ba      	ldr	r2, [r7, #8]
 8005ec2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005ec4:	2101      	movs	r1, #1
 8005ec6:	69b8      	ldr	r0, [r7, #24]
 8005ec8:	f7ff fefe 	bl	8005cc8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005ecc:	69bb      	ldr	r3, [r7, #24]
 8005ece:	78fa      	ldrb	r2, [r7, #3]
 8005ed0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005ed4:	bf00      	nop
 8005ed6:	3710      	adds	r7, #16
 8005ed8:	46bd      	mov	sp, r7
 8005eda:	bd80      	pop	{r7, pc}

08005edc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b08e      	sub	sp, #56	@ 0x38
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	60f8      	str	r0, [r7, #12]
 8005ee4:	60b9      	str	r1, [r7, #8]
 8005ee6:	607a      	str	r2, [r7, #4]
 8005ee8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005eea:	2300      	movs	r3, #0
 8005eec:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d10b      	bne.n	8005f10 <xQueueGenericSend+0x34>
	__asm volatile
 8005ef8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005efc:	f383 8811 	msr	BASEPRI, r3
 8005f00:	f3bf 8f6f 	isb	sy
 8005f04:	f3bf 8f4f 	dsb	sy
 8005f08:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005f0a:	bf00      	nop
 8005f0c:	bf00      	nop
 8005f0e:	e7fd      	b.n	8005f0c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f10:	68bb      	ldr	r3, [r7, #8]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d103      	bne.n	8005f1e <xQueueGenericSend+0x42>
 8005f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d101      	bne.n	8005f22 <xQueueGenericSend+0x46>
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e000      	b.n	8005f24 <xQueueGenericSend+0x48>
 8005f22:	2300      	movs	r3, #0
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d10b      	bne.n	8005f40 <xQueueGenericSend+0x64>
	__asm volatile
 8005f28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f2c:	f383 8811 	msr	BASEPRI, r3
 8005f30:	f3bf 8f6f 	isb	sy
 8005f34:	f3bf 8f4f 	dsb	sy
 8005f38:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005f3a:	bf00      	nop
 8005f3c:	bf00      	nop
 8005f3e:	e7fd      	b.n	8005f3c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	2b02      	cmp	r3, #2
 8005f44:	d103      	bne.n	8005f4e <xQueueGenericSend+0x72>
 8005f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f4a:	2b01      	cmp	r3, #1
 8005f4c:	d101      	bne.n	8005f52 <xQueueGenericSend+0x76>
 8005f4e:	2301      	movs	r3, #1
 8005f50:	e000      	b.n	8005f54 <xQueueGenericSend+0x78>
 8005f52:	2300      	movs	r3, #0
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d10b      	bne.n	8005f70 <xQueueGenericSend+0x94>
	__asm volatile
 8005f58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f5c:	f383 8811 	msr	BASEPRI, r3
 8005f60:	f3bf 8f6f 	isb	sy
 8005f64:	f3bf 8f4f 	dsb	sy
 8005f68:	623b      	str	r3, [r7, #32]
}
 8005f6a:	bf00      	nop
 8005f6c:	bf00      	nop
 8005f6e:	e7fd      	b.n	8005f6c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005f70:	f001 fa7c 	bl	800746c <xTaskGetSchedulerState>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d102      	bne.n	8005f80 <xQueueGenericSend+0xa4>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d101      	bne.n	8005f84 <xQueueGenericSend+0xa8>
 8005f80:	2301      	movs	r3, #1
 8005f82:	e000      	b.n	8005f86 <xQueueGenericSend+0xaa>
 8005f84:	2300      	movs	r3, #0
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d10b      	bne.n	8005fa2 <xQueueGenericSend+0xc6>
	__asm volatile
 8005f8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f8e:	f383 8811 	msr	BASEPRI, r3
 8005f92:	f3bf 8f6f 	isb	sy
 8005f96:	f3bf 8f4f 	dsb	sy
 8005f9a:	61fb      	str	r3, [r7, #28]
}
 8005f9c:	bf00      	nop
 8005f9e:	bf00      	nop
 8005fa0:	e7fd      	b.n	8005f9e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005fa2:	f001 ffd1 	bl	8007f48 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fa8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fae:	429a      	cmp	r2, r3
 8005fb0:	d302      	bcc.n	8005fb8 <xQueueGenericSend+0xdc>
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	2b02      	cmp	r3, #2
 8005fb6:	d129      	bne.n	800600c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005fb8:	683a      	ldr	r2, [r7, #0]
 8005fba:	68b9      	ldr	r1, [r7, #8]
 8005fbc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005fbe:	f000 fa0f 	bl	80063e0 <prvCopyDataToQueue>
 8005fc2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d010      	beq.n	8005fee <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fce:	3324      	adds	r3, #36	@ 0x24
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f001 f885 	bl	80070e0 <xTaskRemoveFromEventList>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d013      	beq.n	8006004 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005fdc:	4b3f      	ldr	r3, [pc, #252]	@ (80060dc <xQueueGenericSend+0x200>)
 8005fde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005fe2:	601a      	str	r2, [r3, #0]
 8005fe4:	f3bf 8f4f 	dsb	sy
 8005fe8:	f3bf 8f6f 	isb	sy
 8005fec:	e00a      	b.n	8006004 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005fee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d007      	beq.n	8006004 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005ff4:	4b39      	ldr	r3, [pc, #228]	@ (80060dc <xQueueGenericSend+0x200>)
 8005ff6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ffa:	601a      	str	r2, [r3, #0]
 8005ffc:	f3bf 8f4f 	dsb	sy
 8006000:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006004:	f001 ffd2 	bl	8007fac <vPortExitCritical>
				return pdPASS;
 8006008:	2301      	movs	r3, #1
 800600a:	e063      	b.n	80060d4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d103      	bne.n	800601a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006012:	f001 ffcb 	bl	8007fac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006016:	2300      	movs	r3, #0
 8006018:	e05c      	b.n	80060d4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800601a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800601c:	2b00      	cmp	r3, #0
 800601e:	d106      	bne.n	800602e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006020:	f107 0314 	add.w	r3, r7, #20
 8006024:	4618      	mov	r0, r3
 8006026:	f001 f8bf 	bl	80071a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800602a:	2301      	movs	r3, #1
 800602c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800602e:	f001 ffbd 	bl	8007fac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006032:	f000 fe27 	bl	8006c84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006036:	f001 ff87 	bl	8007f48 <vPortEnterCritical>
 800603a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800603c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006040:	b25b      	sxtb	r3, r3
 8006042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006046:	d103      	bne.n	8006050 <xQueueGenericSend+0x174>
 8006048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800604a:	2200      	movs	r2, #0
 800604c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006052:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006056:	b25b      	sxtb	r3, r3
 8006058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800605c:	d103      	bne.n	8006066 <xQueueGenericSend+0x18a>
 800605e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006060:	2200      	movs	r2, #0
 8006062:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006066:	f001 ffa1 	bl	8007fac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800606a:	1d3a      	adds	r2, r7, #4
 800606c:	f107 0314 	add.w	r3, r7, #20
 8006070:	4611      	mov	r1, r2
 8006072:	4618      	mov	r0, r3
 8006074:	f001 f8ae 	bl	80071d4 <xTaskCheckForTimeOut>
 8006078:	4603      	mov	r3, r0
 800607a:	2b00      	cmp	r3, #0
 800607c:	d124      	bne.n	80060c8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800607e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006080:	f000 faa6 	bl	80065d0 <prvIsQueueFull>
 8006084:	4603      	mov	r3, r0
 8006086:	2b00      	cmp	r3, #0
 8006088:	d018      	beq.n	80060bc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800608a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800608c:	3310      	adds	r3, #16
 800608e:	687a      	ldr	r2, [r7, #4]
 8006090:	4611      	mov	r1, r2
 8006092:	4618      	mov	r0, r3
 8006094:	f000 ffd2 	bl	800703c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006098:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800609a:	f000 fa31 	bl	8006500 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800609e:	f000 fdff 	bl	8006ca0 <xTaskResumeAll>
 80060a2:	4603      	mov	r3, r0
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	f47f af7c 	bne.w	8005fa2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80060aa:	4b0c      	ldr	r3, [pc, #48]	@ (80060dc <xQueueGenericSend+0x200>)
 80060ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060b0:	601a      	str	r2, [r3, #0]
 80060b2:	f3bf 8f4f 	dsb	sy
 80060b6:	f3bf 8f6f 	isb	sy
 80060ba:	e772      	b.n	8005fa2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80060bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80060be:	f000 fa1f 	bl	8006500 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80060c2:	f000 fded 	bl	8006ca0 <xTaskResumeAll>
 80060c6:	e76c      	b.n	8005fa2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80060c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80060ca:	f000 fa19 	bl	8006500 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80060ce:	f000 fde7 	bl	8006ca0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80060d2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	3738      	adds	r7, #56	@ 0x38
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}
 80060dc:	e000ed04 	.word	0xe000ed04

080060e0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80060e0:	b580      	push	{r7, lr}
 80060e2:	b090      	sub	sp, #64	@ 0x40
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	60f8      	str	r0, [r7, #12]
 80060e8:	60b9      	str	r1, [r7, #8]
 80060ea:	607a      	str	r2, [r7, #4]
 80060ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80060f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d10b      	bne.n	8006110 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80060f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060fc:	f383 8811 	msr	BASEPRI, r3
 8006100:	f3bf 8f6f 	isb	sy
 8006104:	f3bf 8f4f 	dsb	sy
 8006108:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800610a:	bf00      	nop
 800610c:	bf00      	nop
 800610e:	e7fd      	b.n	800610c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d103      	bne.n	800611e <xQueueGenericSendFromISR+0x3e>
 8006116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800611a:	2b00      	cmp	r3, #0
 800611c:	d101      	bne.n	8006122 <xQueueGenericSendFromISR+0x42>
 800611e:	2301      	movs	r3, #1
 8006120:	e000      	b.n	8006124 <xQueueGenericSendFromISR+0x44>
 8006122:	2300      	movs	r3, #0
 8006124:	2b00      	cmp	r3, #0
 8006126:	d10b      	bne.n	8006140 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800612c:	f383 8811 	msr	BASEPRI, r3
 8006130:	f3bf 8f6f 	isb	sy
 8006134:	f3bf 8f4f 	dsb	sy
 8006138:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800613a:	bf00      	nop
 800613c:	bf00      	nop
 800613e:	e7fd      	b.n	800613c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	2b02      	cmp	r3, #2
 8006144:	d103      	bne.n	800614e <xQueueGenericSendFromISR+0x6e>
 8006146:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006148:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800614a:	2b01      	cmp	r3, #1
 800614c:	d101      	bne.n	8006152 <xQueueGenericSendFromISR+0x72>
 800614e:	2301      	movs	r3, #1
 8006150:	e000      	b.n	8006154 <xQueueGenericSendFromISR+0x74>
 8006152:	2300      	movs	r3, #0
 8006154:	2b00      	cmp	r3, #0
 8006156:	d10b      	bne.n	8006170 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006158:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800615c:	f383 8811 	msr	BASEPRI, r3
 8006160:	f3bf 8f6f 	isb	sy
 8006164:	f3bf 8f4f 	dsb	sy
 8006168:	623b      	str	r3, [r7, #32]
}
 800616a:	bf00      	nop
 800616c:	bf00      	nop
 800616e:	e7fd      	b.n	800616c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006170:	f001 ffca 	bl	8008108 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006174:	f3ef 8211 	mrs	r2, BASEPRI
 8006178:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800617c:	f383 8811 	msr	BASEPRI, r3
 8006180:	f3bf 8f6f 	isb	sy
 8006184:	f3bf 8f4f 	dsb	sy
 8006188:	61fa      	str	r2, [r7, #28]
 800618a:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800618c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800618e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006192:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006194:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006196:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006198:	429a      	cmp	r2, r3
 800619a:	d302      	bcc.n	80061a2 <xQueueGenericSendFromISR+0xc2>
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	2b02      	cmp	r3, #2
 80061a0:	d12f      	bne.n	8006202 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80061a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061a4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80061a8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80061ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80061b2:	683a      	ldr	r2, [r7, #0]
 80061b4:	68b9      	ldr	r1, [r7, #8]
 80061b6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80061b8:	f000 f912 	bl	80063e0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80061bc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80061c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061c4:	d112      	bne.n	80061ec <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80061c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d016      	beq.n	80061fc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80061ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061d0:	3324      	adds	r3, #36	@ 0x24
 80061d2:	4618      	mov	r0, r3
 80061d4:	f000 ff84 	bl	80070e0 <xTaskRemoveFromEventList>
 80061d8:	4603      	mov	r3, r0
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d00e      	beq.n	80061fc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d00b      	beq.n	80061fc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2201      	movs	r2, #1
 80061e8:	601a      	str	r2, [r3, #0]
 80061ea:	e007      	b.n	80061fc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80061ec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80061f0:	3301      	adds	r3, #1
 80061f2:	b2db      	uxtb	r3, r3
 80061f4:	b25a      	sxtb	r2, r3
 80061f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80061fc:	2301      	movs	r3, #1
 80061fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006200:	e001      	b.n	8006206 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006202:	2300      	movs	r3, #0
 8006204:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006206:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006208:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800620a:	697b      	ldr	r3, [r7, #20]
 800620c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006210:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006212:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006214:	4618      	mov	r0, r3
 8006216:	3740      	adds	r7, #64	@ 0x40
 8006218:	46bd      	mov	sp, r7
 800621a:	bd80      	pop	{r7, pc}

0800621c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b08c      	sub	sp, #48	@ 0x30
 8006220:	af00      	add	r7, sp, #0
 8006222:	60f8      	str	r0, [r7, #12]
 8006224:	60b9      	str	r1, [r7, #8]
 8006226:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006228:	2300      	movs	r3, #0
 800622a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006232:	2b00      	cmp	r3, #0
 8006234:	d10b      	bne.n	800624e <xQueueReceive+0x32>
	__asm volatile
 8006236:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800623a:	f383 8811 	msr	BASEPRI, r3
 800623e:	f3bf 8f6f 	isb	sy
 8006242:	f3bf 8f4f 	dsb	sy
 8006246:	623b      	str	r3, [r7, #32]
}
 8006248:	bf00      	nop
 800624a:	bf00      	nop
 800624c:	e7fd      	b.n	800624a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d103      	bne.n	800625c <xQueueReceive+0x40>
 8006254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006258:	2b00      	cmp	r3, #0
 800625a:	d101      	bne.n	8006260 <xQueueReceive+0x44>
 800625c:	2301      	movs	r3, #1
 800625e:	e000      	b.n	8006262 <xQueueReceive+0x46>
 8006260:	2300      	movs	r3, #0
 8006262:	2b00      	cmp	r3, #0
 8006264:	d10b      	bne.n	800627e <xQueueReceive+0x62>
	__asm volatile
 8006266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800626a:	f383 8811 	msr	BASEPRI, r3
 800626e:	f3bf 8f6f 	isb	sy
 8006272:	f3bf 8f4f 	dsb	sy
 8006276:	61fb      	str	r3, [r7, #28]
}
 8006278:	bf00      	nop
 800627a:	bf00      	nop
 800627c:	e7fd      	b.n	800627a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800627e:	f001 f8f5 	bl	800746c <xTaskGetSchedulerState>
 8006282:	4603      	mov	r3, r0
 8006284:	2b00      	cmp	r3, #0
 8006286:	d102      	bne.n	800628e <xQueueReceive+0x72>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d101      	bne.n	8006292 <xQueueReceive+0x76>
 800628e:	2301      	movs	r3, #1
 8006290:	e000      	b.n	8006294 <xQueueReceive+0x78>
 8006292:	2300      	movs	r3, #0
 8006294:	2b00      	cmp	r3, #0
 8006296:	d10b      	bne.n	80062b0 <xQueueReceive+0x94>
	__asm volatile
 8006298:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800629c:	f383 8811 	msr	BASEPRI, r3
 80062a0:	f3bf 8f6f 	isb	sy
 80062a4:	f3bf 8f4f 	dsb	sy
 80062a8:	61bb      	str	r3, [r7, #24]
}
 80062aa:	bf00      	nop
 80062ac:	bf00      	nop
 80062ae:	e7fd      	b.n	80062ac <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80062b0:	f001 fe4a 	bl	8007f48 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80062b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062b8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80062ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d01f      	beq.n	8006300 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80062c0:	68b9      	ldr	r1, [r7, #8]
 80062c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80062c4:	f000 f8f6 	bl	80064b4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80062c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ca:	1e5a      	subs	r2, r3, #1
 80062cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ce:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80062d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062d2:	691b      	ldr	r3, [r3, #16]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d00f      	beq.n	80062f8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80062d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062da:	3310      	adds	r3, #16
 80062dc:	4618      	mov	r0, r3
 80062de:	f000 feff 	bl	80070e0 <xTaskRemoveFromEventList>
 80062e2:	4603      	mov	r3, r0
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d007      	beq.n	80062f8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80062e8:	4b3c      	ldr	r3, [pc, #240]	@ (80063dc <xQueueReceive+0x1c0>)
 80062ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80062ee:	601a      	str	r2, [r3, #0]
 80062f0:	f3bf 8f4f 	dsb	sy
 80062f4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80062f8:	f001 fe58 	bl	8007fac <vPortExitCritical>
				return pdPASS;
 80062fc:	2301      	movs	r3, #1
 80062fe:	e069      	b.n	80063d4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d103      	bne.n	800630e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006306:	f001 fe51 	bl	8007fac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800630a:	2300      	movs	r3, #0
 800630c:	e062      	b.n	80063d4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800630e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006310:	2b00      	cmp	r3, #0
 8006312:	d106      	bne.n	8006322 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006314:	f107 0310 	add.w	r3, r7, #16
 8006318:	4618      	mov	r0, r3
 800631a:	f000 ff45 	bl	80071a8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800631e:	2301      	movs	r3, #1
 8006320:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006322:	f001 fe43 	bl	8007fac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006326:	f000 fcad 	bl	8006c84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800632a:	f001 fe0d 	bl	8007f48 <vPortEnterCritical>
 800632e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006330:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006334:	b25b      	sxtb	r3, r3
 8006336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800633a:	d103      	bne.n	8006344 <xQueueReceive+0x128>
 800633c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800633e:	2200      	movs	r2, #0
 8006340:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006346:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800634a:	b25b      	sxtb	r3, r3
 800634c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006350:	d103      	bne.n	800635a <xQueueReceive+0x13e>
 8006352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006354:	2200      	movs	r2, #0
 8006356:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800635a:	f001 fe27 	bl	8007fac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800635e:	1d3a      	adds	r2, r7, #4
 8006360:	f107 0310 	add.w	r3, r7, #16
 8006364:	4611      	mov	r1, r2
 8006366:	4618      	mov	r0, r3
 8006368:	f000 ff34 	bl	80071d4 <xTaskCheckForTimeOut>
 800636c:	4603      	mov	r3, r0
 800636e:	2b00      	cmp	r3, #0
 8006370:	d123      	bne.n	80063ba <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006372:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006374:	f000 f916 	bl	80065a4 <prvIsQueueEmpty>
 8006378:	4603      	mov	r3, r0
 800637a:	2b00      	cmp	r3, #0
 800637c:	d017      	beq.n	80063ae <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800637e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006380:	3324      	adds	r3, #36	@ 0x24
 8006382:	687a      	ldr	r2, [r7, #4]
 8006384:	4611      	mov	r1, r2
 8006386:	4618      	mov	r0, r3
 8006388:	f000 fe58 	bl	800703c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800638c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800638e:	f000 f8b7 	bl	8006500 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006392:	f000 fc85 	bl	8006ca0 <xTaskResumeAll>
 8006396:	4603      	mov	r3, r0
 8006398:	2b00      	cmp	r3, #0
 800639a:	d189      	bne.n	80062b0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800639c:	4b0f      	ldr	r3, [pc, #60]	@ (80063dc <xQueueReceive+0x1c0>)
 800639e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063a2:	601a      	str	r2, [r3, #0]
 80063a4:	f3bf 8f4f 	dsb	sy
 80063a8:	f3bf 8f6f 	isb	sy
 80063ac:	e780      	b.n	80062b0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80063ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063b0:	f000 f8a6 	bl	8006500 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80063b4:	f000 fc74 	bl	8006ca0 <xTaskResumeAll>
 80063b8:	e77a      	b.n	80062b0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80063ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063bc:	f000 f8a0 	bl	8006500 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80063c0:	f000 fc6e 	bl	8006ca0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80063c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80063c6:	f000 f8ed 	bl	80065a4 <prvIsQueueEmpty>
 80063ca:	4603      	mov	r3, r0
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	f43f af6f 	beq.w	80062b0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80063d2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80063d4:	4618      	mov	r0, r3
 80063d6:	3730      	adds	r7, #48	@ 0x30
 80063d8:	46bd      	mov	sp, r7
 80063da:	bd80      	pop	{r7, pc}
 80063dc:	e000ed04 	.word	0xe000ed04

080063e0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b086      	sub	sp, #24
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	60f8      	str	r0, [r7, #12]
 80063e8:	60b9      	str	r1, [r7, #8]
 80063ea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80063ec:	2300      	movs	r3, #0
 80063ee:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063f4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d10d      	bne.n	800641a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d14d      	bne.n	80064a2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	689b      	ldr	r3, [r3, #8]
 800640a:	4618      	mov	r0, r3
 800640c:	f001 f84c 	bl	80074a8 <xTaskPriorityDisinherit>
 8006410:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2200      	movs	r2, #0
 8006416:	609a      	str	r2, [r3, #8]
 8006418:	e043      	b.n	80064a2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d119      	bne.n	8006454 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	6858      	ldr	r0, [r3, #4]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006428:	461a      	mov	r2, r3
 800642a:	68b9      	ldr	r1, [r7, #8]
 800642c:	f002 f928 	bl	8008680 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	685a      	ldr	r2, [r3, #4]
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006438:	441a      	add	r2, r3
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	685a      	ldr	r2, [r3, #4]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	689b      	ldr	r3, [r3, #8]
 8006446:	429a      	cmp	r2, r3
 8006448:	d32b      	bcc.n	80064a2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	605a      	str	r2, [r3, #4]
 8006452:	e026      	b.n	80064a2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	68d8      	ldr	r0, [r3, #12]
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800645c:	461a      	mov	r2, r3
 800645e:	68b9      	ldr	r1, [r7, #8]
 8006460:	f002 f90e 	bl	8008680 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	68da      	ldr	r2, [r3, #12]
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800646c:	425b      	negs	r3, r3
 800646e:	441a      	add	r2, r3
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	68da      	ldr	r2, [r3, #12]
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	429a      	cmp	r2, r3
 800647e:	d207      	bcs.n	8006490 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	689a      	ldr	r2, [r3, #8]
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006488:	425b      	negs	r3, r3
 800648a:	441a      	add	r2, r3
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2b02      	cmp	r3, #2
 8006494:	d105      	bne.n	80064a2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006496:	693b      	ldr	r3, [r7, #16]
 8006498:	2b00      	cmp	r3, #0
 800649a:	d002      	beq.n	80064a2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	3b01      	subs	r3, #1
 80064a0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	1c5a      	adds	r2, r3, #1
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80064aa:	697b      	ldr	r3, [r7, #20]
}
 80064ac:	4618      	mov	r0, r3
 80064ae:	3718      	adds	r7, #24
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}

080064b4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b082      	sub	sp, #8
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
 80064bc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d018      	beq.n	80064f8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	68da      	ldr	r2, [r3, #12]
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064ce:	441a      	add	r2, r3
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	68da      	ldr	r2, [r3, #12]
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	689b      	ldr	r3, [r3, #8]
 80064dc:	429a      	cmp	r2, r3
 80064de:	d303      	bcc.n	80064e8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681a      	ldr	r2, [r3, #0]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	68d9      	ldr	r1, [r3, #12]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064f0:	461a      	mov	r2, r3
 80064f2:	6838      	ldr	r0, [r7, #0]
 80064f4:	f002 f8c4 	bl	8008680 <memcpy>
	}
}
 80064f8:	bf00      	nop
 80064fa:	3708      	adds	r7, #8
 80064fc:	46bd      	mov	sp, r7
 80064fe:	bd80      	pop	{r7, pc}

08006500 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b084      	sub	sp, #16
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006508:	f001 fd1e 	bl	8007f48 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006512:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006514:	e011      	b.n	800653a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800651a:	2b00      	cmp	r3, #0
 800651c:	d012      	beq.n	8006544 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	3324      	adds	r3, #36	@ 0x24
 8006522:	4618      	mov	r0, r3
 8006524:	f000 fddc 	bl	80070e0 <xTaskRemoveFromEventList>
 8006528:	4603      	mov	r3, r0
 800652a:	2b00      	cmp	r3, #0
 800652c:	d001      	beq.n	8006532 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800652e:	f000 feb5 	bl	800729c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006532:	7bfb      	ldrb	r3, [r7, #15]
 8006534:	3b01      	subs	r3, #1
 8006536:	b2db      	uxtb	r3, r3
 8006538:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800653a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800653e:	2b00      	cmp	r3, #0
 8006540:	dce9      	bgt.n	8006516 <prvUnlockQueue+0x16>
 8006542:	e000      	b.n	8006546 <prvUnlockQueue+0x46>
					break;
 8006544:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	22ff      	movs	r2, #255	@ 0xff
 800654a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800654e:	f001 fd2d 	bl	8007fac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006552:	f001 fcf9 	bl	8007f48 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800655c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800655e:	e011      	b.n	8006584 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	691b      	ldr	r3, [r3, #16]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d012      	beq.n	800658e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	3310      	adds	r3, #16
 800656c:	4618      	mov	r0, r3
 800656e:	f000 fdb7 	bl	80070e0 <xTaskRemoveFromEventList>
 8006572:	4603      	mov	r3, r0
 8006574:	2b00      	cmp	r3, #0
 8006576:	d001      	beq.n	800657c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006578:	f000 fe90 	bl	800729c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800657c:	7bbb      	ldrb	r3, [r7, #14]
 800657e:	3b01      	subs	r3, #1
 8006580:	b2db      	uxtb	r3, r3
 8006582:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006584:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006588:	2b00      	cmp	r3, #0
 800658a:	dce9      	bgt.n	8006560 <prvUnlockQueue+0x60>
 800658c:	e000      	b.n	8006590 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800658e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	22ff      	movs	r2, #255	@ 0xff
 8006594:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006598:	f001 fd08 	bl	8007fac <vPortExitCritical>
}
 800659c:	bf00      	nop
 800659e:	3710      	adds	r7, #16
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b084      	sub	sp, #16
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80065ac:	f001 fccc 	bl	8007f48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d102      	bne.n	80065be <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80065b8:	2301      	movs	r3, #1
 80065ba:	60fb      	str	r3, [r7, #12]
 80065bc:	e001      	b.n	80065c2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80065be:	2300      	movs	r3, #0
 80065c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80065c2:	f001 fcf3 	bl	8007fac <vPortExitCritical>

	return xReturn;
 80065c6:	68fb      	ldr	r3, [r7, #12]
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	3710      	adds	r7, #16
 80065cc:	46bd      	mov	sp, r7
 80065ce:	bd80      	pop	{r7, pc}

080065d0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b084      	sub	sp, #16
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80065d8:	f001 fcb6 	bl	8007f48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d102      	bne.n	80065ee <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80065e8:	2301      	movs	r3, #1
 80065ea:	60fb      	str	r3, [r7, #12]
 80065ec:	e001      	b.n	80065f2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80065ee:	2300      	movs	r3, #0
 80065f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80065f2:	f001 fcdb 	bl	8007fac <vPortExitCritical>

	return xReturn;
 80065f6:	68fb      	ldr	r3, [r7, #12]
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3710      	adds	r7, #16
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}

08006600 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006600:	b480      	push	{r7}
 8006602:	b085      	sub	sp, #20
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
 8006608:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800660a:	2300      	movs	r3, #0
 800660c:	60fb      	str	r3, [r7, #12]
 800660e:	e014      	b.n	800663a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006610:	4a0f      	ldr	r2, [pc, #60]	@ (8006650 <vQueueAddToRegistry+0x50>)
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d10b      	bne.n	8006634 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800661c:	490c      	ldr	r1, [pc, #48]	@ (8006650 <vQueueAddToRegistry+0x50>)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	683a      	ldr	r2, [r7, #0]
 8006622:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006626:	4a0a      	ldr	r2, [pc, #40]	@ (8006650 <vQueueAddToRegistry+0x50>)
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	00db      	lsls	r3, r3, #3
 800662c:	4413      	add	r3, r2
 800662e:	687a      	ldr	r2, [r7, #4]
 8006630:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006632:	e006      	b.n	8006642 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	3301      	adds	r3, #1
 8006638:	60fb      	str	r3, [r7, #12]
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2b07      	cmp	r3, #7
 800663e:	d9e7      	bls.n	8006610 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006640:	bf00      	nop
 8006642:	bf00      	nop
 8006644:	3714      	adds	r7, #20
 8006646:	46bd      	mov	sp, r7
 8006648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664c:	4770      	bx	lr
 800664e:	bf00      	nop
 8006650:	20000a3c 	.word	0x20000a3c

08006654 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006654:	b580      	push	{r7, lr}
 8006656:	b086      	sub	sp, #24
 8006658:	af00      	add	r7, sp, #0
 800665a:	60f8      	str	r0, [r7, #12]
 800665c:	60b9      	str	r1, [r7, #8]
 800665e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006664:	f001 fc70 	bl	8007f48 <vPortEnterCritical>
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800666e:	b25b      	sxtb	r3, r3
 8006670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006674:	d103      	bne.n	800667e <vQueueWaitForMessageRestricted+0x2a>
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	2200      	movs	r2, #0
 800667a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006684:	b25b      	sxtb	r3, r3
 8006686:	f1b3 3fff 	cmp.w	r3, #4294967295
 800668a:	d103      	bne.n	8006694 <vQueueWaitForMessageRestricted+0x40>
 800668c:	697b      	ldr	r3, [r7, #20]
 800668e:	2200      	movs	r2, #0
 8006690:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006694:	f001 fc8a 	bl	8007fac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800669c:	2b00      	cmp	r3, #0
 800669e:	d106      	bne.n	80066ae <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	3324      	adds	r3, #36	@ 0x24
 80066a4:	687a      	ldr	r2, [r7, #4]
 80066a6:	68b9      	ldr	r1, [r7, #8]
 80066a8:	4618      	mov	r0, r3
 80066aa:	f000 fced 	bl	8007088 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80066ae:	6978      	ldr	r0, [r7, #20]
 80066b0:	f7ff ff26 	bl	8006500 <prvUnlockQueue>
	}
 80066b4:	bf00      	nop
 80066b6:	3718      	adds	r7, #24
 80066b8:	46bd      	mov	sp, r7
 80066ba:	bd80      	pop	{r7, pc}

080066bc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b08e      	sub	sp, #56	@ 0x38
 80066c0:	af04      	add	r7, sp, #16
 80066c2:	60f8      	str	r0, [r7, #12]
 80066c4:	60b9      	str	r1, [r7, #8]
 80066c6:	607a      	str	r2, [r7, #4]
 80066c8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80066ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d10b      	bne.n	80066e8 <xTaskCreateStatic+0x2c>
	__asm volatile
 80066d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066d4:	f383 8811 	msr	BASEPRI, r3
 80066d8:	f3bf 8f6f 	isb	sy
 80066dc:	f3bf 8f4f 	dsb	sy
 80066e0:	623b      	str	r3, [r7, #32]
}
 80066e2:	bf00      	nop
 80066e4:	bf00      	nop
 80066e6:	e7fd      	b.n	80066e4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80066e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d10b      	bne.n	8006706 <xTaskCreateStatic+0x4a>
	__asm volatile
 80066ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066f2:	f383 8811 	msr	BASEPRI, r3
 80066f6:	f3bf 8f6f 	isb	sy
 80066fa:	f3bf 8f4f 	dsb	sy
 80066fe:	61fb      	str	r3, [r7, #28]
}
 8006700:	bf00      	nop
 8006702:	bf00      	nop
 8006704:	e7fd      	b.n	8006702 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006706:	23a8      	movs	r3, #168	@ 0xa8
 8006708:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	2ba8      	cmp	r3, #168	@ 0xa8
 800670e:	d00b      	beq.n	8006728 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006714:	f383 8811 	msr	BASEPRI, r3
 8006718:	f3bf 8f6f 	isb	sy
 800671c:	f3bf 8f4f 	dsb	sy
 8006720:	61bb      	str	r3, [r7, #24]
}
 8006722:	bf00      	nop
 8006724:	bf00      	nop
 8006726:	e7fd      	b.n	8006724 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006728:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800672a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800672c:	2b00      	cmp	r3, #0
 800672e:	d01e      	beq.n	800676e <xTaskCreateStatic+0xb2>
 8006730:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006732:	2b00      	cmp	r3, #0
 8006734:	d01b      	beq.n	800676e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006738:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800673a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800673c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800673e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006742:	2202      	movs	r2, #2
 8006744:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006748:	2300      	movs	r3, #0
 800674a:	9303      	str	r3, [sp, #12]
 800674c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674e:	9302      	str	r3, [sp, #8]
 8006750:	f107 0314 	add.w	r3, r7, #20
 8006754:	9301      	str	r3, [sp, #4]
 8006756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006758:	9300      	str	r3, [sp, #0]
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	687a      	ldr	r2, [r7, #4]
 800675e:	68b9      	ldr	r1, [r7, #8]
 8006760:	68f8      	ldr	r0, [r7, #12]
 8006762:	f000 f851 	bl	8006808 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006766:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006768:	f000 f8f6 	bl	8006958 <prvAddNewTaskToReadyList>
 800676c:	e001      	b.n	8006772 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800676e:	2300      	movs	r3, #0
 8006770:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006772:	697b      	ldr	r3, [r7, #20]
	}
 8006774:	4618      	mov	r0, r3
 8006776:	3728      	adds	r7, #40	@ 0x28
 8006778:	46bd      	mov	sp, r7
 800677a:	bd80      	pop	{r7, pc}

0800677c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800677c:	b580      	push	{r7, lr}
 800677e:	b08c      	sub	sp, #48	@ 0x30
 8006780:	af04      	add	r7, sp, #16
 8006782:	60f8      	str	r0, [r7, #12]
 8006784:	60b9      	str	r1, [r7, #8]
 8006786:	603b      	str	r3, [r7, #0]
 8006788:	4613      	mov	r3, r2
 800678a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800678c:	88fb      	ldrh	r3, [r7, #6]
 800678e:	009b      	lsls	r3, r3, #2
 8006790:	4618      	mov	r0, r3
 8006792:	f001 fcfb 	bl	800818c <pvPortMalloc>
 8006796:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d00e      	beq.n	80067bc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800679e:	20a8      	movs	r0, #168	@ 0xa8
 80067a0:	f001 fcf4 	bl	800818c <pvPortMalloc>
 80067a4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80067a6:	69fb      	ldr	r3, [r7, #28]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d003      	beq.n	80067b4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80067ac:	69fb      	ldr	r3, [r7, #28]
 80067ae:	697a      	ldr	r2, [r7, #20]
 80067b0:	631a      	str	r2, [r3, #48]	@ 0x30
 80067b2:	e005      	b.n	80067c0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80067b4:	6978      	ldr	r0, [r7, #20]
 80067b6:	f001 fdb7 	bl	8008328 <vPortFree>
 80067ba:	e001      	b.n	80067c0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80067bc:	2300      	movs	r3, #0
 80067be:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80067c0:	69fb      	ldr	r3, [r7, #28]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d017      	beq.n	80067f6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80067c6:	69fb      	ldr	r3, [r7, #28]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80067ce:	88fa      	ldrh	r2, [r7, #6]
 80067d0:	2300      	movs	r3, #0
 80067d2:	9303      	str	r3, [sp, #12]
 80067d4:	69fb      	ldr	r3, [r7, #28]
 80067d6:	9302      	str	r3, [sp, #8]
 80067d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80067da:	9301      	str	r3, [sp, #4]
 80067dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067de:	9300      	str	r3, [sp, #0]
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	68b9      	ldr	r1, [r7, #8]
 80067e4:	68f8      	ldr	r0, [r7, #12]
 80067e6:	f000 f80f 	bl	8006808 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80067ea:	69f8      	ldr	r0, [r7, #28]
 80067ec:	f000 f8b4 	bl	8006958 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80067f0:	2301      	movs	r3, #1
 80067f2:	61bb      	str	r3, [r7, #24]
 80067f4:	e002      	b.n	80067fc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80067f6:	f04f 33ff 	mov.w	r3, #4294967295
 80067fa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80067fc:	69bb      	ldr	r3, [r7, #24]
	}
 80067fe:	4618      	mov	r0, r3
 8006800:	3720      	adds	r7, #32
 8006802:	46bd      	mov	sp, r7
 8006804:	bd80      	pop	{r7, pc}
	...

08006808 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b088      	sub	sp, #32
 800680c:	af00      	add	r7, sp, #0
 800680e:	60f8      	str	r0, [r7, #12]
 8006810:	60b9      	str	r1, [r7, #8]
 8006812:	607a      	str	r2, [r7, #4]
 8006814:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006818:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	009b      	lsls	r3, r3, #2
 800681e:	461a      	mov	r2, r3
 8006820:	21a5      	movs	r1, #165	@ 0xa5
 8006822:	f001 fea1 	bl	8008568 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006828:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006830:	3b01      	subs	r3, #1
 8006832:	009b      	lsls	r3, r3, #2
 8006834:	4413      	add	r3, r2
 8006836:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006838:	69bb      	ldr	r3, [r7, #24]
 800683a:	f023 0307 	bic.w	r3, r3, #7
 800683e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006840:	69bb      	ldr	r3, [r7, #24]
 8006842:	f003 0307 	and.w	r3, r3, #7
 8006846:	2b00      	cmp	r3, #0
 8006848:	d00b      	beq.n	8006862 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800684a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800684e:	f383 8811 	msr	BASEPRI, r3
 8006852:	f3bf 8f6f 	isb	sy
 8006856:	f3bf 8f4f 	dsb	sy
 800685a:	617b      	str	r3, [r7, #20]
}
 800685c:	bf00      	nop
 800685e:	bf00      	nop
 8006860:	e7fd      	b.n	800685e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d01f      	beq.n	80068a8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006868:	2300      	movs	r3, #0
 800686a:	61fb      	str	r3, [r7, #28]
 800686c:	e012      	b.n	8006894 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800686e:	68ba      	ldr	r2, [r7, #8]
 8006870:	69fb      	ldr	r3, [r7, #28]
 8006872:	4413      	add	r3, r2
 8006874:	7819      	ldrb	r1, [r3, #0]
 8006876:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006878:	69fb      	ldr	r3, [r7, #28]
 800687a:	4413      	add	r3, r2
 800687c:	3334      	adds	r3, #52	@ 0x34
 800687e:	460a      	mov	r2, r1
 8006880:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006882:	68ba      	ldr	r2, [r7, #8]
 8006884:	69fb      	ldr	r3, [r7, #28]
 8006886:	4413      	add	r3, r2
 8006888:	781b      	ldrb	r3, [r3, #0]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d006      	beq.n	800689c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800688e:	69fb      	ldr	r3, [r7, #28]
 8006890:	3301      	adds	r3, #1
 8006892:	61fb      	str	r3, [r7, #28]
 8006894:	69fb      	ldr	r3, [r7, #28]
 8006896:	2b0f      	cmp	r3, #15
 8006898:	d9e9      	bls.n	800686e <prvInitialiseNewTask+0x66>
 800689a:	e000      	b.n	800689e <prvInitialiseNewTask+0x96>
			{
				break;
 800689c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800689e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a0:	2200      	movs	r2, #0
 80068a2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80068a6:	e003      	b.n	80068b0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80068a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068aa:	2200      	movs	r2, #0
 80068ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80068b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068b2:	2b37      	cmp	r3, #55	@ 0x37
 80068b4:	d901      	bls.n	80068ba <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80068b6:	2337      	movs	r3, #55	@ 0x37
 80068b8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80068ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80068be:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80068c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80068c4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80068c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068c8:	2200      	movs	r2, #0
 80068ca:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80068cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068ce:	3304      	adds	r3, #4
 80068d0:	4618      	mov	r0, r3
 80068d2:	f7ff f965 	bl	8005ba0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80068d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068d8:	3318      	adds	r3, #24
 80068da:	4618      	mov	r0, r3
 80068dc:	f7ff f960 	bl	8005ba0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80068e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068e4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80068e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068e8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80068ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068ee:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80068f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068f4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80068f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f8:	2200      	movs	r2, #0
 80068fa:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80068fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006900:	2200      	movs	r2, #0
 8006902:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006908:	3354      	adds	r3, #84	@ 0x54
 800690a:	224c      	movs	r2, #76	@ 0x4c
 800690c:	2100      	movs	r1, #0
 800690e:	4618      	mov	r0, r3
 8006910:	f001 fe2a 	bl	8008568 <memset>
 8006914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006916:	4a0d      	ldr	r2, [pc, #52]	@ (800694c <prvInitialiseNewTask+0x144>)
 8006918:	659a      	str	r2, [r3, #88]	@ 0x58
 800691a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800691c:	4a0c      	ldr	r2, [pc, #48]	@ (8006950 <prvInitialiseNewTask+0x148>)
 800691e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006922:	4a0c      	ldr	r2, [pc, #48]	@ (8006954 <prvInitialiseNewTask+0x14c>)
 8006924:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006926:	683a      	ldr	r2, [r7, #0]
 8006928:	68f9      	ldr	r1, [r7, #12]
 800692a:	69b8      	ldr	r0, [r7, #24]
 800692c:	f001 f9da 	bl	8007ce4 <pxPortInitialiseStack>
 8006930:	4602      	mov	r2, r0
 8006932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006934:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006936:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006938:	2b00      	cmp	r3, #0
 800693a:	d002      	beq.n	8006942 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800693c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800693e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006940:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006942:	bf00      	nop
 8006944:	3720      	adds	r7, #32
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}
 800694a:	bf00      	nop
 800694c:	20001c88 	.word	0x20001c88
 8006950:	20001cf0 	.word	0x20001cf0
 8006954:	20001d58 	.word	0x20001d58

08006958 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b082      	sub	sp, #8
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006960:	f001 faf2 	bl	8007f48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006964:	4b2d      	ldr	r3, [pc, #180]	@ (8006a1c <prvAddNewTaskToReadyList+0xc4>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	3301      	adds	r3, #1
 800696a:	4a2c      	ldr	r2, [pc, #176]	@ (8006a1c <prvAddNewTaskToReadyList+0xc4>)
 800696c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800696e:	4b2c      	ldr	r3, [pc, #176]	@ (8006a20 <prvAddNewTaskToReadyList+0xc8>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d109      	bne.n	800698a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006976:	4a2a      	ldr	r2, [pc, #168]	@ (8006a20 <prvAddNewTaskToReadyList+0xc8>)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800697c:	4b27      	ldr	r3, [pc, #156]	@ (8006a1c <prvAddNewTaskToReadyList+0xc4>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	2b01      	cmp	r3, #1
 8006982:	d110      	bne.n	80069a6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006984:	f000 fcae 	bl	80072e4 <prvInitialiseTaskLists>
 8006988:	e00d      	b.n	80069a6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800698a:	4b26      	ldr	r3, [pc, #152]	@ (8006a24 <prvAddNewTaskToReadyList+0xcc>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d109      	bne.n	80069a6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006992:	4b23      	ldr	r3, [pc, #140]	@ (8006a20 <prvAddNewTaskToReadyList+0xc8>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800699c:	429a      	cmp	r2, r3
 800699e:	d802      	bhi.n	80069a6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80069a0:	4a1f      	ldr	r2, [pc, #124]	@ (8006a20 <prvAddNewTaskToReadyList+0xc8>)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80069a6:	4b20      	ldr	r3, [pc, #128]	@ (8006a28 <prvAddNewTaskToReadyList+0xd0>)
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	3301      	adds	r3, #1
 80069ac:	4a1e      	ldr	r2, [pc, #120]	@ (8006a28 <prvAddNewTaskToReadyList+0xd0>)
 80069ae:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80069b0:	4b1d      	ldr	r3, [pc, #116]	@ (8006a28 <prvAddNewTaskToReadyList+0xd0>)
 80069b2:	681a      	ldr	r2, [r3, #0]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069bc:	4b1b      	ldr	r3, [pc, #108]	@ (8006a2c <prvAddNewTaskToReadyList+0xd4>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	429a      	cmp	r2, r3
 80069c2:	d903      	bls.n	80069cc <prvAddNewTaskToReadyList+0x74>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069c8:	4a18      	ldr	r2, [pc, #96]	@ (8006a2c <prvAddNewTaskToReadyList+0xd4>)
 80069ca:	6013      	str	r3, [r2, #0]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069d0:	4613      	mov	r3, r2
 80069d2:	009b      	lsls	r3, r3, #2
 80069d4:	4413      	add	r3, r2
 80069d6:	009b      	lsls	r3, r3, #2
 80069d8:	4a15      	ldr	r2, [pc, #84]	@ (8006a30 <prvAddNewTaskToReadyList+0xd8>)
 80069da:	441a      	add	r2, r3
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	3304      	adds	r3, #4
 80069e0:	4619      	mov	r1, r3
 80069e2:	4610      	mov	r0, r2
 80069e4:	f7ff f8e9 	bl	8005bba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80069e8:	f001 fae0 	bl	8007fac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80069ec:	4b0d      	ldr	r3, [pc, #52]	@ (8006a24 <prvAddNewTaskToReadyList+0xcc>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d00e      	beq.n	8006a12 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80069f4:	4b0a      	ldr	r3, [pc, #40]	@ (8006a20 <prvAddNewTaskToReadyList+0xc8>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069fe:	429a      	cmp	r2, r3
 8006a00:	d207      	bcs.n	8006a12 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006a02:	4b0c      	ldr	r3, [pc, #48]	@ (8006a34 <prvAddNewTaskToReadyList+0xdc>)
 8006a04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a08:	601a      	str	r2, [r3, #0]
 8006a0a:	f3bf 8f4f 	dsb	sy
 8006a0e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006a12:	bf00      	nop
 8006a14:	3708      	adds	r7, #8
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}
 8006a1a:	bf00      	nop
 8006a1c:	20000f50 	.word	0x20000f50
 8006a20:	20000a7c 	.word	0x20000a7c
 8006a24:	20000f5c 	.word	0x20000f5c
 8006a28:	20000f6c 	.word	0x20000f6c
 8006a2c:	20000f58 	.word	0x20000f58
 8006a30:	20000a80 	.word	0x20000a80
 8006a34:	e000ed04 	.word	0xe000ed04

08006a38 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b08a      	sub	sp, #40	@ 0x28
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
 8006a40:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8006a42:	2300      	movs	r3, #0
 8006a44:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d10b      	bne.n	8006a64 <vTaskDelayUntil+0x2c>
	__asm volatile
 8006a4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a50:	f383 8811 	msr	BASEPRI, r3
 8006a54:	f3bf 8f6f 	isb	sy
 8006a58:	f3bf 8f4f 	dsb	sy
 8006a5c:	617b      	str	r3, [r7, #20]
}
 8006a5e:	bf00      	nop
 8006a60:	bf00      	nop
 8006a62:	e7fd      	b.n	8006a60 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d10b      	bne.n	8006a82 <vTaskDelayUntil+0x4a>
	__asm volatile
 8006a6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a6e:	f383 8811 	msr	BASEPRI, r3
 8006a72:	f3bf 8f6f 	isb	sy
 8006a76:	f3bf 8f4f 	dsb	sy
 8006a7a:	613b      	str	r3, [r7, #16]
}
 8006a7c:	bf00      	nop
 8006a7e:	bf00      	nop
 8006a80:	e7fd      	b.n	8006a7e <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8006a82:	4b2a      	ldr	r3, [pc, #168]	@ (8006b2c <vTaskDelayUntil+0xf4>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d00b      	beq.n	8006aa2 <vTaskDelayUntil+0x6a>
	__asm volatile
 8006a8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a8e:	f383 8811 	msr	BASEPRI, r3
 8006a92:	f3bf 8f6f 	isb	sy
 8006a96:	f3bf 8f4f 	dsb	sy
 8006a9a:	60fb      	str	r3, [r7, #12]
}
 8006a9c:	bf00      	nop
 8006a9e:	bf00      	nop
 8006aa0:	e7fd      	b.n	8006a9e <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8006aa2:	f000 f8ef 	bl	8006c84 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8006aa6:	4b22      	ldr	r3, [pc, #136]	@ (8006b30 <vTaskDelayUntil+0xf8>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	683a      	ldr	r2, [r7, #0]
 8006ab2:	4413      	add	r3, r2
 8006ab4:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	6a3a      	ldr	r2, [r7, #32]
 8006abc:	429a      	cmp	r2, r3
 8006abe:	d20b      	bcs.n	8006ad8 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	69fa      	ldr	r2, [r7, #28]
 8006ac6:	429a      	cmp	r2, r3
 8006ac8:	d211      	bcs.n	8006aee <vTaskDelayUntil+0xb6>
 8006aca:	69fa      	ldr	r2, [r7, #28]
 8006acc:	6a3b      	ldr	r3, [r7, #32]
 8006ace:	429a      	cmp	r2, r3
 8006ad0:	d90d      	bls.n	8006aee <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ad6:	e00a      	b.n	8006aee <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	69fa      	ldr	r2, [r7, #28]
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	d303      	bcc.n	8006aea <vTaskDelayUntil+0xb2>
 8006ae2:	69fa      	ldr	r2, [r7, #28]
 8006ae4:	6a3b      	ldr	r3, [r7, #32]
 8006ae6:	429a      	cmp	r2, r3
 8006ae8:	d901      	bls.n	8006aee <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8006aea:	2301      	movs	r3, #1
 8006aec:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	69fa      	ldr	r2, [r7, #28]
 8006af2:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8006af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d006      	beq.n	8006b08 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8006afa:	69fa      	ldr	r2, [r7, #28]
 8006afc:	6a3b      	ldr	r3, [r7, #32]
 8006afe:	1ad3      	subs	r3, r2, r3
 8006b00:	2100      	movs	r1, #0
 8006b02:	4618      	mov	r0, r3
 8006b04:	f000 fd40 	bl	8007588 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8006b08:	f000 f8ca 	bl	8006ca0 <xTaskResumeAll>
 8006b0c:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006b0e:	69bb      	ldr	r3, [r7, #24]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d107      	bne.n	8006b24 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8006b14:	4b07      	ldr	r3, [pc, #28]	@ (8006b34 <vTaskDelayUntil+0xfc>)
 8006b16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b1a:	601a      	str	r2, [r3, #0]
 8006b1c:	f3bf 8f4f 	dsb	sy
 8006b20:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006b24:	bf00      	nop
 8006b26:	3728      	adds	r7, #40	@ 0x28
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	bd80      	pop	{r7, pc}
 8006b2c:	20000f78 	.word	0x20000f78
 8006b30:	20000f54 	.word	0x20000f54
 8006b34:	e000ed04 	.word	0xe000ed04

08006b38 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b084      	sub	sp, #16
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006b40:	2300      	movs	r3, #0
 8006b42:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d018      	beq.n	8006b7c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006b4a:	4b14      	ldr	r3, [pc, #80]	@ (8006b9c <vTaskDelay+0x64>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d00b      	beq.n	8006b6a <vTaskDelay+0x32>
	__asm volatile
 8006b52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b56:	f383 8811 	msr	BASEPRI, r3
 8006b5a:	f3bf 8f6f 	isb	sy
 8006b5e:	f3bf 8f4f 	dsb	sy
 8006b62:	60bb      	str	r3, [r7, #8]
}
 8006b64:	bf00      	nop
 8006b66:	bf00      	nop
 8006b68:	e7fd      	b.n	8006b66 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006b6a:	f000 f88b 	bl	8006c84 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006b6e:	2100      	movs	r1, #0
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f000 fd09 	bl	8007588 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006b76:	f000 f893 	bl	8006ca0 <xTaskResumeAll>
 8006b7a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d107      	bne.n	8006b92 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006b82:	4b07      	ldr	r3, [pc, #28]	@ (8006ba0 <vTaskDelay+0x68>)
 8006b84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b88:	601a      	str	r2, [r3, #0]
 8006b8a:	f3bf 8f4f 	dsb	sy
 8006b8e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006b92:	bf00      	nop
 8006b94:	3710      	adds	r7, #16
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}
 8006b9a:	bf00      	nop
 8006b9c:	20000f78 	.word	0x20000f78
 8006ba0:	e000ed04 	.word	0xe000ed04

08006ba4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b08a      	sub	sp, #40	@ 0x28
 8006ba8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006baa:	2300      	movs	r3, #0
 8006bac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006bb2:	463a      	mov	r2, r7
 8006bb4:	1d39      	adds	r1, r7, #4
 8006bb6:	f107 0308 	add.w	r3, r7, #8
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f7fe ff9c 	bl	8005af8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006bc0:	6839      	ldr	r1, [r7, #0]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	68ba      	ldr	r2, [r7, #8]
 8006bc6:	9202      	str	r2, [sp, #8]
 8006bc8:	9301      	str	r3, [sp, #4]
 8006bca:	2300      	movs	r3, #0
 8006bcc:	9300      	str	r3, [sp, #0]
 8006bce:	2300      	movs	r3, #0
 8006bd0:	460a      	mov	r2, r1
 8006bd2:	4924      	ldr	r1, [pc, #144]	@ (8006c64 <vTaskStartScheduler+0xc0>)
 8006bd4:	4824      	ldr	r0, [pc, #144]	@ (8006c68 <vTaskStartScheduler+0xc4>)
 8006bd6:	f7ff fd71 	bl	80066bc <xTaskCreateStatic>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	4a23      	ldr	r2, [pc, #140]	@ (8006c6c <vTaskStartScheduler+0xc8>)
 8006bde:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006be0:	4b22      	ldr	r3, [pc, #136]	@ (8006c6c <vTaskStartScheduler+0xc8>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d002      	beq.n	8006bee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006be8:	2301      	movs	r3, #1
 8006bea:	617b      	str	r3, [r7, #20]
 8006bec:	e001      	b.n	8006bf2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d102      	bne.n	8006bfe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006bf8:	f000 fd1a 	bl	8007630 <xTimerCreateTimerTask>
 8006bfc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006bfe:	697b      	ldr	r3, [r7, #20]
 8006c00:	2b01      	cmp	r3, #1
 8006c02:	d11b      	bne.n	8006c3c <vTaskStartScheduler+0x98>
	__asm volatile
 8006c04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c08:	f383 8811 	msr	BASEPRI, r3
 8006c0c:	f3bf 8f6f 	isb	sy
 8006c10:	f3bf 8f4f 	dsb	sy
 8006c14:	613b      	str	r3, [r7, #16]
}
 8006c16:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006c18:	4b15      	ldr	r3, [pc, #84]	@ (8006c70 <vTaskStartScheduler+0xcc>)
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	3354      	adds	r3, #84	@ 0x54
 8006c1e:	4a15      	ldr	r2, [pc, #84]	@ (8006c74 <vTaskStartScheduler+0xd0>)
 8006c20:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006c22:	4b15      	ldr	r3, [pc, #84]	@ (8006c78 <vTaskStartScheduler+0xd4>)
 8006c24:	f04f 32ff 	mov.w	r2, #4294967295
 8006c28:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006c2a:	4b14      	ldr	r3, [pc, #80]	@ (8006c7c <vTaskStartScheduler+0xd8>)
 8006c2c:	2201      	movs	r2, #1
 8006c2e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006c30:	4b13      	ldr	r3, [pc, #76]	@ (8006c80 <vTaskStartScheduler+0xdc>)
 8006c32:	2200      	movs	r2, #0
 8006c34:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006c36:	f001 f8e3 	bl	8007e00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006c3a:	e00f      	b.n	8006c5c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c42:	d10b      	bne.n	8006c5c <vTaskStartScheduler+0xb8>
	__asm volatile
 8006c44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c48:	f383 8811 	msr	BASEPRI, r3
 8006c4c:	f3bf 8f6f 	isb	sy
 8006c50:	f3bf 8f4f 	dsb	sy
 8006c54:	60fb      	str	r3, [r7, #12]
}
 8006c56:	bf00      	nop
 8006c58:	bf00      	nop
 8006c5a:	e7fd      	b.n	8006c58 <vTaskStartScheduler+0xb4>
}
 8006c5c:	bf00      	nop
 8006c5e:	3718      	adds	r7, #24
 8006c60:	46bd      	mov	sp, r7
 8006c62:	bd80      	pop	{r7, pc}
 8006c64:	08008790 	.word	0x08008790
 8006c68:	080072b5 	.word	0x080072b5
 8006c6c:	20000f74 	.word	0x20000f74
 8006c70:	20000a7c 	.word	0x20000a7c
 8006c74:	20000018 	.word	0x20000018
 8006c78:	20000f70 	.word	0x20000f70
 8006c7c:	20000f5c 	.word	0x20000f5c
 8006c80:	20000f54 	.word	0x20000f54

08006c84 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006c84:	b480      	push	{r7}
 8006c86:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006c88:	4b04      	ldr	r3, [pc, #16]	@ (8006c9c <vTaskSuspendAll+0x18>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	3301      	adds	r3, #1
 8006c8e:	4a03      	ldr	r2, [pc, #12]	@ (8006c9c <vTaskSuspendAll+0x18>)
 8006c90:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006c92:	bf00      	nop
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr
 8006c9c:	20000f78 	.word	0x20000f78

08006ca0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006ca0:	b580      	push	{r7, lr}
 8006ca2:	b084      	sub	sp, #16
 8006ca4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006caa:	2300      	movs	r3, #0
 8006cac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006cae:	4b42      	ldr	r3, [pc, #264]	@ (8006db8 <xTaskResumeAll+0x118>)
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d10b      	bne.n	8006cce <xTaskResumeAll+0x2e>
	__asm volatile
 8006cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cba:	f383 8811 	msr	BASEPRI, r3
 8006cbe:	f3bf 8f6f 	isb	sy
 8006cc2:	f3bf 8f4f 	dsb	sy
 8006cc6:	603b      	str	r3, [r7, #0]
}
 8006cc8:	bf00      	nop
 8006cca:	bf00      	nop
 8006ccc:	e7fd      	b.n	8006cca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006cce:	f001 f93b 	bl	8007f48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006cd2:	4b39      	ldr	r3, [pc, #228]	@ (8006db8 <xTaskResumeAll+0x118>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	3b01      	subs	r3, #1
 8006cd8:	4a37      	ldr	r2, [pc, #220]	@ (8006db8 <xTaskResumeAll+0x118>)
 8006cda:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006cdc:	4b36      	ldr	r3, [pc, #216]	@ (8006db8 <xTaskResumeAll+0x118>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d162      	bne.n	8006daa <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006ce4:	4b35      	ldr	r3, [pc, #212]	@ (8006dbc <xTaskResumeAll+0x11c>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d05e      	beq.n	8006daa <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006cec:	e02f      	b.n	8006d4e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cee:	4b34      	ldr	r3, [pc, #208]	@ (8006dc0 <xTaskResumeAll+0x120>)
 8006cf0:	68db      	ldr	r3, [r3, #12]
 8006cf2:	68db      	ldr	r3, [r3, #12]
 8006cf4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	3318      	adds	r3, #24
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	f7fe ffba 	bl	8005c74 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	3304      	adds	r3, #4
 8006d04:	4618      	mov	r0, r3
 8006d06:	f7fe ffb5 	bl	8005c74 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d0e:	4b2d      	ldr	r3, [pc, #180]	@ (8006dc4 <xTaskResumeAll+0x124>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	429a      	cmp	r2, r3
 8006d14:	d903      	bls.n	8006d1e <xTaskResumeAll+0x7e>
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d1a:	4a2a      	ldr	r2, [pc, #168]	@ (8006dc4 <xTaskResumeAll+0x124>)
 8006d1c:	6013      	str	r3, [r2, #0]
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d22:	4613      	mov	r3, r2
 8006d24:	009b      	lsls	r3, r3, #2
 8006d26:	4413      	add	r3, r2
 8006d28:	009b      	lsls	r3, r3, #2
 8006d2a:	4a27      	ldr	r2, [pc, #156]	@ (8006dc8 <xTaskResumeAll+0x128>)
 8006d2c:	441a      	add	r2, r3
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	3304      	adds	r3, #4
 8006d32:	4619      	mov	r1, r3
 8006d34:	4610      	mov	r0, r2
 8006d36:	f7fe ff40 	bl	8005bba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d3e:	4b23      	ldr	r3, [pc, #140]	@ (8006dcc <xTaskResumeAll+0x12c>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d44:	429a      	cmp	r2, r3
 8006d46:	d302      	bcc.n	8006d4e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006d48:	4b21      	ldr	r3, [pc, #132]	@ (8006dd0 <xTaskResumeAll+0x130>)
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006d4e:	4b1c      	ldr	r3, [pc, #112]	@ (8006dc0 <xTaskResumeAll+0x120>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d1cb      	bne.n	8006cee <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d001      	beq.n	8006d60 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006d5c:	f000 fb66 	bl	800742c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006d60:	4b1c      	ldr	r3, [pc, #112]	@ (8006dd4 <xTaskResumeAll+0x134>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d010      	beq.n	8006d8e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006d6c:	f000 f846 	bl	8006dfc <xTaskIncrementTick>
 8006d70:	4603      	mov	r3, r0
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d002      	beq.n	8006d7c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006d76:	4b16      	ldr	r3, [pc, #88]	@ (8006dd0 <xTaskResumeAll+0x130>)
 8006d78:	2201      	movs	r2, #1
 8006d7a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	3b01      	subs	r3, #1
 8006d80:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d1f1      	bne.n	8006d6c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006d88:	4b12      	ldr	r3, [pc, #72]	@ (8006dd4 <xTaskResumeAll+0x134>)
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006d8e:	4b10      	ldr	r3, [pc, #64]	@ (8006dd0 <xTaskResumeAll+0x130>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d009      	beq.n	8006daa <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006d96:	2301      	movs	r3, #1
 8006d98:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006d9a:	4b0f      	ldr	r3, [pc, #60]	@ (8006dd8 <xTaskResumeAll+0x138>)
 8006d9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006da0:	601a      	str	r2, [r3, #0]
 8006da2:	f3bf 8f4f 	dsb	sy
 8006da6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006daa:	f001 f8ff 	bl	8007fac <vPortExitCritical>

	return xAlreadyYielded;
 8006dae:	68bb      	ldr	r3, [r7, #8]
}
 8006db0:	4618      	mov	r0, r3
 8006db2:	3710      	adds	r7, #16
 8006db4:	46bd      	mov	sp, r7
 8006db6:	bd80      	pop	{r7, pc}
 8006db8:	20000f78 	.word	0x20000f78
 8006dbc:	20000f50 	.word	0x20000f50
 8006dc0:	20000f10 	.word	0x20000f10
 8006dc4:	20000f58 	.word	0x20000f58
 8006dc8:	20000a80 	.word	0x20000a80
 8006dcc:	20000a7c 	.word	0x20000a7c
 8006dd0:	20000f64 	.word	0x20000f64
 8006dd4:	20000f60 	.word	0x20000f60
 8006dd8:	e000ed04 	.word	0xe000ed04

08006ddc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b083      	sub	sp, #12
 8006de0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006de2:	4b05      	ldr	r3, [pc, #20]	@ (8006df8 <xTaskGetTickCount+0x1c>)
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006de8:	687b      	ldr	r3, [r7, #4]
}
 8006dea:	4618      	mov	r0, r3
 8006dec:	370c      	adds	r7, #12
 8006dee:	46bd      	mov	sp, r7
 8006df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df4:	4770      	bx	lr
 8006df6:	bf00      	nop
 8006df8:	20000f54 	.word	0x20000f54

08006dfc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006dfc:	b580      	push	{r7, lr}
 8006dfe:	b086      	sub	sp, #24
 8006e00:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006e02:	2300      	movs	r3, #0
 8006e04:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e06:	4b4f      	ldr	r3, [pc, #316]	@ (8006f44 <xTaskIncrementTick+0x148>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	f040 8090 	bne.w	8006f30 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006e10:	4b4d      	ldr	r3, [pc, #308]	@ (8006f48 <xTaskIncrementTick+0x14c>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	3301      	adds	r3, #1
 8006e16:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006e18:	4a4b      	ldr	r2, [pc, #300]	@ (8006f48 <xTaskIncrementTick+0x14c>)
 8006e1a:	693b      	ldr	r3, [r7, #16]
 8006e1c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006e1e:	693b      	ldr	r3, [r7, #16]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d121      	bne.n	8006e68 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006e24:	4b49      	ldr	r3, [pc, #292]	@ (8006f4c <xTaskIncrementTick+0x150>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d00b      	beq.n	8006e46 <xTaskIncrementTick+0x4a>
	__asm volatile
 8006e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e32:	f383 8811 	msr	BASEPRI, r3
 8006e36:	f3bf 8f6f 	isb	sy
 8006e3a:	f3bf 8f4f 	dsb	sy
 8006e3e:	603b      	str	r3, [r7, #0]
}
 8006e40:	bf00      	nop
 8006e42:	bf00      	nop
 8006e44:	e7fd      	b.n	8006e42 <xTaskIncrementTick+0x46>
 8006e46:	4b41      	ldr	r3, [pc, #260]	@ (8006f4c <xTaskIncrementTick+0x150>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	60fb      	str	r3, [r7, #12]
 8006e4c:	4b40      	ldr	r3, [pc, #256]	@ (8006f50 <xTaskIncrementTick+0x154>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a3e      	ldr	r2, [pc, #248]	@ (8006f4c <xTaskIncrementTick+0x150>)
 8006e52:	6013      	str	r3, [r2, #0]
 8006e54:	4a3e      	ldr	r2, [pc, #248]	@ (8006f50 <xTaskIncrementTick+0x154>)
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	6013      	str	r3, [r2, #0]
 8006e5a:	4b3e      	ldr	r3, [pc, #248]	@ (8006f54 <xTaskIncrementTick+0x158>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	3301      	adds	r3, #1
 8006e60:	4a3c      	ldr	r2, [pc, #240]	@ (8006f54 <xTaskIncrementTick+0x158>)
 8006e62:	6013      	str	r3, [r2, #0]
 8006e64:	f000 fae2 	bl	800742c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006e68:	4b3b      	ldr	r3, [pc, #236]	@ (8006f58 <xTaskIncrementTick+0x15c>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	693a      	ldr	r2, [r7, #16]
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	d349      	bcc.n	8006f06 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006e72:	4b36      	ldr	r3, [pc, #216]	@ (8006f4c <xTaskIncrementTick+0x150>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d104      	bne.n	8006e86 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e7c:	4b36      	ldr	r3, [pc, #216]	@ (8006f58 <xTaskIncrementTick+0x15c>)
 8006e7e:	f04f 32ff 	mov.w	r2, #4294967295
 8006e82:	601a      	str	r2, [r3, #0]
					break;
 8006e84:	e03f      	b.n	8006f06 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e86:	4b31      	ldr	r3, [pc, #196]	@ (8006f4c <xTaskIncrementTick+0x150>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	68db      	ldr	r3, [r3, #12]
 8006e8c:	68db      	ldr	r3, [r3, #12]
 8006e8e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006e96:	693a      	ldr	r2, [r7, #16]
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	429a      	cmp	r2, r3
 8006e9c:	d203      	bcs.n	8006ea6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006e9e:	4a2e      	ldr	r2, [pc, #184]	@ (8006f58 <xTaskIncrementTick+0x15c>)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006ea4:	e02f      	b.n	8006f06 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	3304      	adds	r3, #4
 8006eaa:	4618      	mov	r0, r3
 8006eac:	f7fe fee2 	bl	8005c74 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d004      	beq.n	8006ec2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	3318      	adds	r3, #24
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	f7fe fed9 	bl	8005c74 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ec6:	4b25      	ldr	r3, [pc, #148]	@ (8006f5c <xTaskIncrementTick+0x160>)
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d903      	bls.n	8006ed6 <xTaskIncrementTick+0xda>
 8006ece:	68bb      	ldr	r3, [r7, #8]
 8006ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ed2:	4a22      	ldr	r2, [pc, #136]	@ (8006f5c <xTaskIncrementTick+0x160>)
 8006ed4:	6013      	str	r3, [r2, #0]
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eda:	4613      	mov	r3, r2
 8006edc:	009b      	lsls	r3, r3, #2
 8006ede:	4413      	add	r3, r2
 8006ee0:	009b      	lsls	r3, r3, #2
 8006ee2:	4a1f      	ldr	r2, [pc, #124]	@ (8006f60 <xTaskIncrementTick+0x164>)
 8006ee4:	441a      	add	r2, r3
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	3304      	adds	r3, #4
 8006eea:	4619      	mov	r1, r3
 8006eec:	4610      	mov	r0, r2
 8006eee:	f7fe fe64 	bl	8005bba <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ef6:	4b1b      	ldr	r3, [pc, #108]	@ (8006f64 <xTaskIncrementTick+0x168>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006efc:	429a      	cmp	r2, r3
 8006efe:	d3b8      	bcc.n	8006e72 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006f00:	2301      	movs	r3, #1
 8006f02:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f04:	e7b5      	b.n	8006e72 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006f06:	4b17      	ldr	r3, [pc, #92]	@ (8006f64 <xTaskIncrementTick+0x168>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f0c:	4914      	ldr	r1, [pc, #80]	@ (8006f60 <xTaskIncrementTick+0x164>)
 8006f0e:	4613      	mov	r3, r2
 8006f10:	009b      	lsls	r3, r3, #2
 8006f12:	4413      	add	r3, r2
 8006f14:	009b      	lsls	r3, r3, #2
 8006f16:	440b      	add	r3, r1
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	2b01      	cmp	r3, #1
 8006f1c:	d901      	bls.n	8006f22 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006f1e:	2301      	movs	r3, #1
 8006f20:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006f22:	4b11      	ldr	r3, [pc, #68]	@ (8006f68 <xTaskIncrementTick+0x16c>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d007      	beq.n	8006f3a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	617b      	str	r3, [r7, #20]
 8006f2e:	e004      	b.n	8006f3a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006f30:	4b0e      	ldr	r3, [pc, #56]	@ (8006f6c <xTaskIncrementTick+0x170>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	3301      	adds	r3, #1
 8006f36:	4a0d      	ldr	r2, [pc, #52]	@ (8006f6c <xTaskIncrementTick+0x170>)
 8006f38:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006f3a:	697b      	ldr	r3, [r7, #20]
}
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	3718      	adds	r7, #24
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bd80      	pop	{r7, pc}
 8006f44:	20000f78 	.word	0x20000f78
 8006f48:	20000f54 	.word	0x20000f54
 8006f4c:	20000f08 	.word	0x20000f08
 8006f50:	20000f0c 	.word	0x20000f0c
 8006f54:	20000f68 	.word	0x20000f68
 8006f58:	20000f70 	.word	0x20000f70
 8006f5c:	20000f58 	.word	0x20000f58
 8006f60:	20000a80 	.word	0x20000a80
 8006f64:	20000a7c 	.word	0x20000a7c
 8006f68:	20000f64 	.word	0x20000f64
 8006f6c:	20000f60 	.word	0x20000f60

08006f70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006f70:	b480      	push	{r7}
 8006f72:	b085      	sub	sp, #20
 8006f74:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006f76:	4b2b      	ldr	r3, [pc, #172]	@ (8007024 <vTaskSwitchContext+0xb4>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d003      	beq.n	8006f86 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006f7e:	4b2a      	ldr	r3, [pc, #168]	@ (8007028 <vTaskSwitchContext+0xb8>)
 8006f80:	2201      	movs	r2, #1
 8006f82:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006f84:	e047      	b.n	8007016 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006f86:	4b28      	ldr	r3, [pc, #160]	@ (8007028 <vTaskSwitchContext+0xb8>)
 8006f88:	2200      	movs	r2, #0
 8006f8a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f8c:	4b27      	ldr	r3, [pc, #156]	@ (800702c <vTaskSwitchContext+0xbc>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	60fb      	str	r3, [r7, #12]
 8006f92:	e011      	b.n	8006fb8 <vTaskSwitchContext+0x48>
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d10b      	bne.n	8006fb2 <vTaskSwitchContext+0x42>
	__asm volatile
 8006f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f9e:	f383 8811 	msr	BASEPRI, r3
 8006fa2:	f3bf 8f6f 	isb	sy
 8006fa6:	f3bf 8f4f 	dsb	sy
 8006faa:	607b      	str	r3, [r7, #4]
}
 8006fac:	bf00      	nop
 8006fae:	bf00      	nop
 8006fb0:	e7fd      	b.n	8006fae <vTaskSwitchContext+0x3e>
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	3b01      	subs	r3, #1
 8006fb6:	60fb      	str	r3, [r7, #12]
 8006fb8:	491d      	ldr	r1, [pc, #116]	@ (8007030 <vTaskSwitchContext+0xc0>)
 8006fba:	68fa      	ldr	r2, [r7, #12]
 8006fbc:	4613      	mov	r3, r2
 8006fbe:	009b      	lsls	r3, r3, #2
 8006fc0:	4413      	add	r3, r2
 8006fc2:	009b      	lsls	r3, r3, #2
 8006fc4:	440b      	add	r3, r1
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d0e3      	beq.n	8006f94 <vTaskSwitchContext+0x24>
 8006fcc:	68fa      	ldr	r2, [r7, #12]
 8006fce:	4613      	mov	r3, r2
 8006fd0:	009b      	lsls	r3, r3, #2
 8006fd2:	4413      	add	r3, r2
 8006fd4:	009b      	lsls	r3, r3, #2
 8006fd6:	4a16      	ldr	r2, [pc, #88]	@ (8007030 <vTaskSwitchContext+0xc0>)
 8006fd8:	4413      	add	r3, r2
 8006fda:	60bb      	str	r3, [r7, #8]
 8006fdc:	68bb      	ldr	r3, [r7, #8]
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	685a      	ldr	r2, [r3, #4]
 8006fe2:	68bb      	ldr	r3, [r7, #8]
 8006fe4:	605a      	str	r2, [r3, #4]
 8006fe6:	68bb      	ldr	r3, [r7, #8]
 8006fe8:	685a      	ldr	r2, [r3, #4]
 8006fea:	68bb      	ldr	r3, [r7, #8]
 8006fec:	3308      	adds	r3, #8
 8006fee:	429a      	cmp	r2, r3
 8006ff0:	d104      	bne.n	8006ffc <vTaskSwitchContext+0x8c>
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	685b      	ldr	r3, [r3, #4]
 8006ff6:	685a      	ldr	r2, [r3, #4]
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	605a      	str	r2, [r3, #4]
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	68db      	ldr	r3, [r3, #12]
 8007002:	4a0c      	ldr	r2, [pc, #48]	@ (8007034 <vTaskSwitchContext+0xc4>)
 8007004:	6013      	str	r3, [r2, #0]
 8007006:	4a09      	ldr	r2, [pc, #36]	@ (800702c <vTaskSwitchContext+0xbc>)
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800700c:	4b09      	ldr	r3, [pc, #36]	@ (8007034 <vTaskSwitchContext+0xc4>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	3354      	adds	r3, #84	@ 0x54
 8007012:	4a09      	ldr	r2, [pc, #36]	@ (8007038 <vTaskSwitchContext+0xc8>)
 8007014:	6013      	str	r3, [r2, #0]
}
 8007016:	bf00      	nop
 8007018:	3714      	adds	r7, #20
 800701a:	46bd      	mov	sp, r7
 800701c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007020:	4770      	bx	lr
 8007022:	bf00      	nop
 8007024:	20000f78 	.word	0x20000f78
 8007028:	20000f64 	.word	0x20000f64
 800702c:	20000f58 	.word	0x20000f58
 8007030:	20000a80 	.word	0x20000a80
 8007034:	20000a7c 	.word	0x20000a7c
 8007038:	20000018 	.word	0x20000018

0800703c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b084      	sub	sp, #16
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d10b      	bne.n	8007064 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800704c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007050:	f383 8811 	msr	BASEPRI, r3
 8007054:	f3bf 8f6f 	isb	sy
 8007058:	f3bf 8f4f 	dsb	sy
 800705c:	60fb      	str	r3, [r7, #12]
}
 800705e:	bf00      	nop
 8007060:	bf00      	nop
 8007062:	e7fd      	b.n	8007060 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007064:	4b07      	ldr	r3, [pc, #28]	@ (8007084 <vTaskPlaceOnEventList+0x48>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	3318      	adds	r3, #24
 800706a:	4619      	mov	r1, r3
 800706c:	6878      	ldr	r0, [r7, #4]
 800706e:	f7fe fdc8 	bl	8005c02 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007072:	2101      	movs	r1, #1
 8007074:	6838      	ldr	r0, [r7, #0]
 8007076:	f000 fa87 	bl	8007588 <prvAddCurrentTaskToDelayedList>
}
 800707a:	bf00      	nop
 800707c:	3710      	adds	r7, #16
 800707e:	46bd      	mov	sp, r7
 8007080:	bd80      	pop	{r7, pc}
 8007082:	bf00      	nop
 8007084:	20000a7c 	.word	0x20000a7c

08007088 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007088:	b580      	push	{r7, lr}
 800708a:	b086      	sub	sp, #24
 800708c:	af00      	add	r7, sp, #0
 800708e:	60f8      	str	r0, [r7, #12]
 8007090:	60b9      	str	r1, [r7, #8]
 8007092:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d10b      	bne.n	80070b2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800709a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800709e:	f383 8811 	msr	BASEPRI, r3
 80070a2:	f3bf 8f6f 	isb	sy
 80070a6:	f3bf 8f4f 	dsb	sy
 80070aa:	617b      	str	r3, [r7, #20]
}
 80070ac:	bf00      	nop
 80070ae:	bf00      	nop
 80070b0:	e7fd      	b.n	80070ae <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80070b2:	4b0a      	ldr	r3, [pc, #40]	@ (80070dc <vTaskPlaceOnEventListRestricted+0x54>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	3318      	adds	r3, #24
 80070b8:	4619      	mov	r1, r3
 80070ba:	68f8      	ldr	r0, [r7, #12]
 80070bc:	f7fe fd7d 	bl	8005bba <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d002      	beq.n	80070cc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80070c6:	f04f 33ff 	mov.w	r3, #4294967295
 80070ca:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80070cc:	6879      	ldr	r1, [r7, #4]
 80070ce:	68b8      	ldr	r0, [r7, #8]
 80070d0:	f000 fa5a 	bl	8007588 <prvAddCurrentTaskToDelayedList>
	}
 80070d4:	bf00      	nop
 80070d6:	3718      	adds	r7, #24
 80070d8:	46bd      	mov	sp, r7
 80070da:	bd80      	pop	{r7, pc}
 80070dc:	20000a7c 	.word	0x20000a7c

080070e0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b086      	sub	sp, #24
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	68db      	ldr	r3, [r3, #12]
 80070ec:	68db      	ldr	r3, [r3, #12]
 80070ee:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80070f0:	693b      	ldr	r3, [r7, #16]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d10b      	bne.n	800710e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80070f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070fa:	f383 8811 	msr	BASEPRI, r3
 80070fe:	f3bf 8f6f 	isb	sy
 8007102:	f3bf 8f4f 	dsb	sy
 8007106:	60fb      	str	r3, [r7, #12]
}
 8007108:	bf00      	nop
 800710a:	bf00      	nop
 800710c:	e7fd      	b.n	800710a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	3318      	adds	r3, #24
 8007112:	4618      	mov	r0, r3
 8007114:	f7fe fdae 	bl	8005c74 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007118:	4b1d      	ldr	r3, [pc, #116]	@ (8007190 <xTaskRemoveFromEventList+0xb0>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d11d      	bne.n	800715c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007120:	693b      	ldr	r3, [r7, #16]
 8007122:	3304      	adds	r3, #4
 8007124:	4618      	mov	r0, r3
 8007126:	f7fe fda5 	bl	8005c74 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800712e:	4b19      	ldr	r3, [pc, #100]	@ (8007194 <xTaskRemoveFromEventList+0xb4>)
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	429a      	cmp	r2, r3
 8007134:	d903      	bls.n	800713e <xTaskRemoveFromEventList+0x5e>
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800713a:	4a16      	ldr	r2, [pc, #88]	@ (8007194 <xTaskRemoveFromEventList+0xb4>)
 800713c:	6013      	str	r3, [r2, #0]
 800713e:	693b      	ldr	r3, [r7, #16]
 8007140:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007142:	4613      	mov	r3, r2
 8007144:	009b      	lsls	r3, r3, #2
 8007146:	4413      	add	r3, r2
 8007148:	009b      	lsls	r3, r3, #2
 800714a:	4a13      	ldr	r2, [pc, #76]	@ (8007198 <xTaskRemoveFromEventList+0xb8>)
 800714c:	441a      	add	r2, r3
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	3304      	adds	r3, #4
 8007152:	4619      	mov	r1, r3
 8007154:	4610      	mov	r0, r2
 8007156:	f7fe fd30 	bl	8005bba <vListInsertEnd>
 800715a:	e005      	b.n	8007168 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	3318      	adds	r3, #24
 8007160:	4619      	mov	r1, r3
 8007162:	480e      	ldr	r0, [pc, #56]	@ (800719c <xTaskRemoveFromEventList+0xbc>)
 8007164:	f7fe fd29 	bl	8005bba <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800716c:	4b0c      	ldr	r3, [pc, #48]	@ (80071a0 <xTaskRemoveFromEventList+0xc0>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007172:	429a      	cmp	r2, r3
 8007174:	d905      	bls.n	8007182 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007176:	2301      	movs	r3, #1
 8007178:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800717a:	4b0a      	ldr	r3, [pc, #40]	@ (80071a4 <xTaskRemoveFromEventList+0xc4>)
 800717c:	2201      	movs	r2, #1
 800717e:	601a      	str	r2, [r3, #0]
 8007180:	e001      	b.n	8007186 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007182:	2300      	movs	r3, #0
 8007184:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007186:	697b      	ldr	r3, [r7, #20]
}
 8007188:	4618      	mov	r0, r3
 800718a:	3718      	adds	r7, #24
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}
 8007190:	20000f78 	.word	0x20000f78
 8007194:	20000f58 	.word	0x20000f58
 8007198:	20000a80 	.word	0x20000a80
 800719c:	20000f10 	.word	0x20000f10
 80071a0:	20000a7c 	.word	0x20000a7c
 80071a4:	20000f64 	.word	0x20000f64

080071a8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80071a8:	b480      	push	{r7}
 80071aa:	b083      	sub	sp, #12
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80071b0:	4b06      	ldr	r3, [pc, #24]	@ (80071cc <vTaskInternalSetTimeOutState+0x24>)
 80071b2:	681a      	ldr	r2, [r3, #0]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80071b8:	4b05      	ldr	r3, [pc, #20]	@ (80071d0 <vTaskInternalSetTimeOutState+0x28>)
 80071ba:	681a      	ldr	r2, [r3, #0]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	605a      	str	r2, [r3, #4]
}
 80071c0:	bf00      	nop
 80071c2:	370c      	adds	r7, #12
 80071c4:	46bd      	mov	sp, r7
 80071c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ca:	4770      	bx	lr
 80071cc:	20000f68 	.word	0x20000f68
 80071d0:	20000f54 	.word	0x20000f54

080071d4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b088      	sub	sp, #32
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
 80071dc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d10b      	bne.n	80071fc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80071e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071e8:	f383 8811 	msr	BASEPRI, r3
 80071ec:	f3bf 8f6f 	isb	sy
 80071f0:	f3bf 8f4f 	dsb	sy
 80071f4:	613b      	str	r3, [r7, #16]
}
 80071f6:	bf00      	nop
 80071f8:	bf00      	nop
 80071fa:	e7fd      	b.n	80071f8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80071fc:	683b      	ldr	r3, [r7, #0]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d10b      	bne.n	800721a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007206:	f383 8811 	msr	BASEPRI, r3
 800720a:	f3bf 8f6f 	isb	sy
 800720e:	f3bf 8f4f 	dsb	sy
 8007212:	60fb      	str	r3, [r7, #12]
}
 8007214:	bf00      	nop
 8007216:	bf00      	nop
 8007218:	e7fd      	b.n	8007216 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800721a:	f000 fe95 	bl	8007f48 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800721e:	4b1d      	ldr	r3, [pc, #116]	@ (8007294 <xTaskCheckForTimeOut+0xc0>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	69ba      	ldr	r2, [r7, #24]
 800722a:	1ad3      	subs	r3, r2, r3
 800722c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007236:	d102      	bne.n	800723e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007238:	2300      	movs	r3, #0
 800723a:	61fb      	str	r3, [r7, #28]
 800723c:	e023      	b.n	8007286 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	4b15      	ldr	r3, [pc, #84]	@ (8007298 <xTaskCheckForTimeOut+0xc4>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	429a      	cmp	r2, r3
 8007248:	d007      	beq.n	800725a <xTaskCheckForTimeOut+0x86>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	69ba      	ldr	r2, [r7, #24]
 8007250:	429a      	cmp	r2, r3
 8007252:	d302      	bcc.n	800725a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007254:	2301      	movs	r3, #1
 8007256:	61fb      	str	r3, [r7, #28]
 8007258:	e015      	b.n	8007286 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	697a      	ldr	r2, [r7, #20]
 8007260:	429a      	cmp	r2, r3
 8007262:	d20b      	bcs.n	800727c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	681a      	ldr	r2, [r3, #0]
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	1ad2      	subs	r2, r2, r3
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	f7ff ff99 	bl	80071a8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007276:	2300      	movs	r3, #0
 8007278:	61fb      	str	r3, [r7, #28]
 800727a:	e004      	b.n	8007286 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	2200      	movs	r2, #0
 8007280:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007282:	2301      	movs	r3, #1
 8007284:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007286:	f000 fe91 	bl	8007fac <vPortExitCritical>

	return xReturn;
 800728a:	69fb      	ldr	r3, [r7, #28]
}
 800728c:	4618      	mov	r0, r3
 800728e:	3720      	adds	r7, #32
 8007290:	46bd      	mov	sp, r7
 8007292:	bd80      	pop	{r7, pc}
 8007294:	20000f54 	.word	0x20000f54
 8007298:	20000f68 	.word	0x20000f68

0800729c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800729c:	b480      	push	{r7}
 800729e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80072a0:	4b03      	ldr	r3, [pc, #12]	@ (80072b0 <vTaskMissedYield+0x14>)
 80072a2:	2201      	movs	r2, #1
 80072a4:	601a      	str	r2, [r3, #0]
}
 80072a6:	bf00      	nop
 80072a8:	46bd      	mov	sp, r7
 80072aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ae:	4770      	bx	lr
 80072b0:	20000f64 	.word	0x20000f64

080072b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b082      	sub	sp, #8
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80072bc:	f000 f852 	bl	8007364 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80072c0:	4b06      	ldr	r3, [pc, #24]	@ (80072dc <prvIdleTask+0x28>)
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	2b01      	cmp	r3, #1
 80072c6:	d9f9      	bls.n	80072bc <prvIdleTask+0x8>
			{
				taskYIELD();
 80072c8:	4b05      	ldr	r3, [pc, #20]	@ (80072e0 <prvIdleTask+0x2c>)
 80072ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072ce:	601a      	str	r2, [r3, #0]
 80072d0:	f3bf 8f4f 	dsb	sy
 80072d4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80072d8:	e7f0      	b.n	80072bc <prvIdleTask+0x8>
 80072da:	bf00      	nop
 80072dc:	20000a80 	.word	0x20000a80
 80072e0:	e000ed04 	.word	0xe000ed04

080072e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b082      	sub	sp, #8
 80072e8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80072ea:	2300      	movs	r3, #0
 80072ec:	607b      	str	r3, [r7, #4]
 80072ee:	e00c      	b.n	800730a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80072f0:	687a      	ldr	r2, [r7, #4]
 80072f2:	4613      	mov	r3, r2
 80072f4:	009b      	lsls	r3, r3, #2
 80072f6:	4413      	add	r3, r2
 80072f8:	009b      	lsls	r3, r3, #2
 80072fa:	4a12      	ldr	r2, [pc, #72]	@ (8007344 <prvInitialiseTaskLists+0x60>)
 80072fc:	4413      	add	r3, r2
 80072fe:	4618      	mov	r0, r3
 8007300:	f7fe fc2e 	bl	8005b60 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	3301      	adds	r3, #1
 8007308:	607b      	str	r3, [r7, #4]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2b37      	cmp	r3, #55	@ 0x37
 800730e:	d9ef      	bls.n	80072f0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007310:	480d      	ldr	r0, [pc, #52]	@ (8007348 <prvInitialiseTaskLists+0x64>)
 8007312:	f7fe fc25 	bl	8005b60 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007316:	480d      	ldr	r0, [pc, #52]	@ (800734c <prvInitialiseTaskLists+0x68>)
 8007318:	f7fe fc22 	bl	8005b60 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800731c:	480c      	ldr	r0, [pc, #48]	@ (8007350 <prvInitialiseTaskLists+0x6c>)
 800731e:	f7fe fc1f 	bl	8005b60 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007322:	480c      	ldr	r0, [pc, #48]	@ (8007354 <prvInitialiseTaskLists+0x70>)
 8007324:	f7fe fc1c 	bl	8005b60 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007328:	480b      	ldr	r0, [pc, #44]	@ (8007358 <prvInitialiseTaskLists+0x74>)
 800732a:	f7fe fc19 	bl	8005b60 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800732e:	4b0b      	ldr	r3, [pc, #44]	@ (800735c <prvInitialiseTaskLists+0x78>)
 8007330:	4a05      	ldr	r2, [pc, #20]	@ (8007348 <prvInitialiseTaskLists+0x64>)
 8007332:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007334:	4b0a      	ldr	r3, [pc, #40]	@ (8007360 <prvInitialiseTaskLists+0x7c>)
 8007336:	4a05      	ldr	r2, [pc, #20]	@ (800734c <prvInitialiseTaskLists+0x68>)
 8007338:	601a      	str	r2, [r3, #0]
}
 800733a:	bf00      	nop
 800733c:	3708      	adds	r7, #8
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}
 8007342:	bf00      	nop
 8007344:	20000a80 	.word	0x20000a80
 8007348:	20000ee0 	.word	0x20000ee0
 800734c:	20000ef4 	.word	0x20000ef4
 8007350:	20000f10 	.word	0x20000f10
 8007354:	20000f24 	.word	0x20000f24
 8007358:	20000f3c 	.word	0x20000f3c
 800735c:	20000f08 	.word	0x20000f08
 8007360:	20000f0c 	.word	0x20000f0c

08007364 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b082      	sub	sp, #8
 8007368:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800736a:	e019      	b.n	80073a0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800736c:	f000 fdec 	bl	8007f48 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007370:	4b10      	ldr	r3, [pc, #64]	@ (80073b4 <prvCheckTasksWaitingTermination+0x50>)
 8007372:	68db      	ldr	r3, [r3, #12]
 8007374:	68db      	ldr	r3, [r3, #12]
 8007376:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	3304      	adds	r3, #4
 800737c:	4618      	mov	r0, r3
 800737e:	f7fe fc79 	bl	8005c74 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007382:	4b0d      	ldr	r3, [pc, #52]	@ (80073b8 <prvCheckTasksWaitingTermination+0x54>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	3b01      	subs	r3, #1
 8007388:	4a0b      	ldr	r2, [pc, #44]	@ (80073b8 <prvCheckTasksWaitingTermination+0x54>)
 800738a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800738c:	4b0b      	ldr	r3, [pc, #44]	@ (80073bc <prvCheckTasksWaitingTermination+0x58>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	3b01      	subs	r3, #1
 8007392:	4a0a      	ldr	r2, [pc, #40]	@ (80073bc <prvCheckTasksWaitingTermination+0x58>)
 8007394:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007396:	f000 fe09 	bl	8007fac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f000 f810 	bl	80073c0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80073a0:	4b06      	ldr	r3, [pc, #24]	@ (80073bc <prvCheckTasksWaitingTermination+0x58>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d1e1      	bne.n	800736c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80073a8:	bf00      	nop
 80073aa:	bf00      	nop
 80073ac:	3708      	adds	r7, #8
 80073ae:	46bd      	mov	sp, r7
 80073b0:	bd80      	pop	{r7, pc}
 80073b2:	bf00      	nop
 80073b4:	20000f24 	.word	0x20000f24
 80073b8:	20000f50 	.word	0x20000f50
 80073bc:	20000f38 	.word	0x20000f38

080073c0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b084      	sub	sp, #16
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	3354      	adds	r3, #84	@ 0x54
 80073cc:	4618      	mov	r0, r3
 80073ce:	f001 f8d3 	bl	8008578 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d108      	bne.n	80073ee <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073e0:	4618      	mov	r0, r3
 80073e2:	f000 ffa1 	bl	8008328 <vPortFree>
				vPortFree( pxTCB );
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	f000 ff9e 	bl	8008328 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80073ec:	e019      	b.n	8007422 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80073f4:	2b01      	cmp	r3, #1
 80073f6:	d103      	bne.n	8007400 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	f000 ff95 	bl	8008328 <vPortFree>
	}
 80073fe:	e010      	b.n	8007422 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007406:	2b02      	cmp	r3, #2
 8007408:	d00b      	beq.n	8007422 <prvDeleteTCB+0x62>
	__asm volatile
 800740a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800740e:	f383 8811 	msr	BASEPRI, r3
 8007412:	f3bf 8f6f 	isb	sy
 8007416:	f3bf 8f4f 	dsb	sy
 800741a:	60fb      	str	r3, [r7, #12]
}
 800741c:	bf00      	nop
 800741e:	bf00      	nop
 8007420:	e7fd      	b.n	800741e <prvDeleteTCB+0x5e>
	}
 8007422:	bf00      	nop
 8007424:	3710      	adds	r7, #16
 8007426:	46bd      	mov	sp, r7
 8007428:	bd80      	pop	{r7, pc}
	...

0800742c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800742c:	b480      	push	{r7}
 800742e:	b083      	sub	sp, #12
 8007430:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007432:	4b0c      	ldr	r3, [pc, #48]	@ (8007464 <prvResetNextTaskUnblockTime+0x38>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	2b00      	cmp	r3, #0
 800743a:	d104      	bne.n	8007446 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800743c:	4b0a      	ldr	r3, [pc, #40]	@ (8007468 <prvResetNextTaskUnblockTime+0x3c>)
 800743e:	f04f 32ff 	mov.w	r2, #4294967295
 8007442:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007444:	e008      	b.n	8007458 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007446:	4b07      	ldr	r3, [pc, #28]	@ (8007464 <prvResetNextTaskUnblockTime+0x38>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	68db      	ldr	r3, [r3, #12]
 800744c:	68db      	ldr	r3, [r3, #12]
 800744e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	685b      	ldr	r3, [r3, #4]
 8007454:	4a04      	ldr	r2, [pc, #16]	@ (8007468 <prvResetNextTaskUnblockTime+0x3c>)
 8007456:	6013      	str	r3, [r2, #0]
}
 8007458:	bf00      	nop
 800745a:	370c      	adds	r7, #12
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr
 8007464:	20000f08 	.word	0x20000f08
 8007468:	20000f70 	.word	0x20000f70

0800746c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800746c:	b480      	push	{r7}
 800746e:	b083      	sub	sp, #12
 8007470:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007472:	4b0b      	ldr	r3, [pc, #44]	@ (80074a0 <xTaskGetSchedulerState+0x34>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d102      	bne.n	8007480 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800747a:	2301      	movs	r3, #1
 800747c:	607b      	str	r3, [r7, #4]
 800747e:	e008      	b.n	8007492 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007480:	4b08      	ldr	r3, [pc, #32]	@ (80074a4 <xTaskGetSchedulerState+0x38>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d102      	bne.n	800748e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007488:	2302      	movs	r3, #2
 800748a:	607b      	str	r3, [r7, #4]
 800748c:	e001      	b.n	8007492 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800748e:	2300      	movs	r3, #0
 8007490:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007492:	687b      	ldr	r3, [r7, #4]
	}
 8007494:	4618      	mov	r0, r3
 8007496:	370c      	adds	r7, #12
 8007498:	46bd      	mov	sp, r7
 800749a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749e:	4770      	bx	lr
 80074a0:	20000f5c 	.word	0x20000f5c
 80074a4:	20000f78 	.word	0x20000f78

080074a8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b086      	sub	sp, #24
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80074b4:	2300      	movs	r3, #0
 80074b6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d058      	beq.n	8007570 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80074be:	4b2f      	ldr	r3, [pc, #188]	@ (800757c <xTaskPriorityDisinherit+0xd4>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	693a      	ldr	r2, [r7, #16]
 80074c4:	429a      	cmp	r2, r3
 80074c6:	d00b      	beq.n	80074e0 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80074c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074cc:	f383 8811 	msr	BASEPRI, r3
 80074d0:	f3bf 8f6f 	isb	sy
 80074d4:	f3bf 8f4f 	dsb	sy
 80074d8:	60fb      	str	r3, [r7, #12]
}
 80074da:	bf00      	nop
 80074dc:	bf00      	nop
 80074de:	e7fd      	b.n	80074dc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d10b      	bne.n	8007500 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80074e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074ec:	f383 8811 	msr	BASEPRI, r3
 80074f0:	f3bf 8f6f 	isb	sy
 80074f4:	f3bf 8f4f 	dsb	sy
 80074f8:	60bb      	str	r3, [r7, #8]
}
 80074fa:	bf00      	nop
 80074fc:	bf00      	nop
 80074fe:	e7fd      	b.n	80074fc <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007500:	693b      	ldr	r3, [r7, #16]
 8007502:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007504:	1e5a      	subs	r2, r3, #1
 8007506:	693b      	ldr	r3, [r7, #16]
 8007508:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800750a:	693b      	ldr	r3, [r7, #16]
 800750c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800750e:	693b      	ldr	r3, [r7, #16]
 8007510:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007512:	429a      	cmp	r2, r3
 8007514:	d02c      	beq.n	8007570 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800751a:	2b00      	cmp	r3, #0
 800751c:	d128      	bne.n	8007570 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800751e:	693b      	ldr	r3, [r7, #16]
 8007520:	3304      	adds	r3, #4
 8007522:	4618      	mov	r0, r3
 8007524:	f7fe fba6 	bl	8005c74 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007528:	693b      	ldr	r3, [r7, #16]
 800752a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007530:	693b      	ldr	r3, [r7, #16]
 8007532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007534:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007538:	693b      	ldr	r3, [r7, #16]
 800753a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800753c:	693b      	ldr	r3, [r7, #16]
 800753e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007540:	4b0f      	ldr	r3, [pc, #60]	@ (8007580 <xTaskPriorityDisinherit+0xd8>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	429a      	cmp	r2, r3
 8007546:	d903      	bls.n	8007550 <xTaskPriorityDisinherit+0xa8>
 8007548:	693b      	ldr	r3, [r7, #16]
 800754a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800754c:	4a0c      	ldr	r2, [pc, #48]	@ (8007580 <xTaskPriorityDisinherit+0xd8>)
 800754e:	6013      	str	r3, [r2, #0]
 8007550:	693b      	ldr	r3, [r7, #16]
 8007552:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007554:	4613      	mov	r3, r2
 8007556:	009b      	lsls	r3, r3, #2
 8007558:	4413      	add	r3, r2
 800755a:	009b      	lsls	r3, r3, #2
 800755c:	4a09      	ldr	r2, [pc, #36]	@ (8007584 <xTaskPriorityDisinherit+0xdc>)
 800755e:	441a      	add	r2, r3
 8007560:	693b      	ldr	r3, [r7, #16]
 8007562:	3304      	adds	r3, #4
 8007564:	4619      	mov	r1, r3
 8007566:	4610      	mov	r0, r2
 8007568:	f7fe fb27 	bl	8005bba <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800756c:	2301      	movs	r3, #1
 800756e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007570:	697b      	ldr	r3, [r7, #20]
	}
 8007572:	4618      	mov	r0, r3
 8007574:	3718      	adds	r7, #24
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}
 800757a:	bf00      	nop
 800757c:	20000a7c 	.word	0x20000a7c
 8007580:	20000f58 	.word	0x20000f58
 8007584:	20000a80 	.word	0x20000a80

08007588 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007588:	b580      	push	{r7, lr}
 800758a:	b084      	sub	sp, #16
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
 8007590:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007592:	4b21      	ldr	r3, [pc, #132]	@ (8007618 <prvAddCurrentTaskToDelayedList+0x90>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007598:	4b20      	ldr	r3, [pc, #128]	@ (800761c <prvAddCurrentTaskToDelayedList+0x94>)
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	3304      	adds	r3, #4
 800759e:	4618      	mov	r0, r3
 80075a0:	f7fe fb68 	bl	8005c74 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075aa:	d10a      	bne.n	80075c2 <prvAddCurrentTaskToDelayedList+0x3a>
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d007      	beq.n	80075c2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075b2:	4b1a      	ldr	r3, [pc, #104]	@ (800761c <prvAddCurrentTaskToDelayedList+0x94>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	3304      	adds	r3, #4
 80075b8:	4619      	mov	r1, r3
 80075ba:	4819      	ldr	r0, [pc, #100]	@ (8007620 <prvAddCurrentTaskToDelayedList+0x98>)
 80075bc:	f7fe fafd 	bl	8005bba <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80075c0:	e026      	b.n	8007610 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80075c2:	68fa      	ldr	r2, [r7, #12]
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	4413      	add	r3, r2
 80075c8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80075ca:	4b14      	ldr	r3, [pc, #80]	@ (800761c <prvAddCurrentTaskToDelayedList+0x94>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	68ba      	ldr	r2, [r7, #8]
 80075d0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80075d2:	68ba      	ldr	r2, [r7, #8]
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	429a      	cmp	r2, r3
 80075d8:	d209      	bcs.n	80075ee <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075da:	4b12      	ldr	r3, [pc, #72]	@ (8007624 <prvAddCurrentTaskToDelayedList+0x9c>)
 80075dc:	681a      	ldr	r2, [r3, #0]
 80075de:	4b0f      	ldr	r3, [pc, #60]	@ (800761c <prvAddCurrentTaskToDelayedList+0x94>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	3304      	adds	r3, #4
 80075e4:	4619      	mov	r1, r3
 80075e6:	4610      	mov	r0, r2
 80075e8:	f7fe fb0b 	bl	8005c02 <vListInsert>
}
 80075ec:	e010      	b.n	8007610 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075ee:	4b0e      	ldr	r3, [pc, #56]	@ (8007628 <prvAddCurrentTaskToDelayedList+0xa0>)
 80075f0:	681a      	ldr	r2, [r3, #0]
 80075f2:	4b0a      	ldr	r3, [pc, #40]	@ (800761c <prvAddCurrentTaskToDelayedList+0x94>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	3304      	adds	r3, #4
 80075f8:	4619      	mov	r1, r3
 80075fa:	4610      	mov	r0, r2
 80075fc:	f7fe fb01 	bl	8005c02 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007600:	4b0a      	ldr	r3, [pc, #40]	@ (800762c <prvAddCurrentTaskToDelayedList+0xa4>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	68ba      	ldr	r2, [r7, #8]
 8007606:	429a      	cmp	r2, r3
 8007608:	d202      	bcs.n	8007610 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800760a:	4a08      	ldr	r2, [pc, #32]	@ (800762c <prvAddCurrentTaskToDelayedList+0xa4>)
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	6013      	str	r3, [r2, #0]
}
 8007610:	bf00      	nop
 8007612:	3710      	adds	r7, #16
 8007614:	46bd      	mov	sp, r7
 8007616:	bd80      	pop	{r7, pc}
 8007618:	20000f54 	.word	0x20000f54
 800761c:	20000a7c 	.word	0x20000a7c
 8007620:	20000f3c 	.word	0x20000f3c
 8007624:	20000f0c 	.word	0x20000f0c
 8007628:	20000f08 	.word	0x20000f08
 800762c:	20000f70 	.word	0x20000f70

08007630 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b08a      	sub	sp, #40	@ 0x28
 8007634:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007636:	2300      	movs	r3, #0
 8007638:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800763a:	f000 fb13 	bl	8007c64 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800763e:	4b1d      	ldr	r3, [pc, #116]	@ (80076b4 <xTimerCreateTimerTask+0x84>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	2b00      	cmp	r3, #0
 8007644:	d021      	beq.n	800768a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007646:	2300      	movs	r3, #0
 8007648:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800764a:	2300      	movs	r3, #0
 800764c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800764e:	1d3a      	adds	r2, r7, #4
 8007650:	f107 0108 	add.w	r1, r7, #8
 8007654:	f107 030c 	add.w	r3, r7, #12
 8007658:	4618      	mov	r0, r3
 800765a:	f7fe fa67 	bl	8005b2c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800765e:	6879      	ldr	r1, [r7, #4]
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	68fa      	ldr	r2, [r7, #12]
 8007664:	9202      	str	r2, [sp, #8]
 8007666:	9301      	str	r3, [sp, #4]
 8007668:	2302      	movs	r3, #2
 800766a:	9300      	str	r3, [sp, #0]
 800766c:	2300      	movs	r3, #0
 800766e:	460a      	mov	r2, r1
 8007670:	4911      	ldr	r1, [pc, #68]	@ (80076b8 <xTimerCreateTimerTask+0x88>)
 8007672:	4812      	ldr	r0, [pc, #72]	@ (80076bc <xTimerCreateTimerTask+0x8c>)
 8007674:	f7ff f822 	bl	80066bc <xTaskCreateStatic>
 8007678:	4603      	mov	r3, r0
 800767a:	4a11      	ldr	r2, [pc, #68]	@ (80076c0 <xTimerCreateTimerTask+0x90>)
 800767c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800767e:	4b10      	ldr	r3, [pc, #64]	@ (80076c0 <xTimerCreateTimerTask+0x90>)
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	2b00      	cmp	r3, #0
 8007684:	d001      	beq.n	800768a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007686:	2301      	movs	r3, #1
 8007688:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d10b      	bne.n	80076a8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007694:	f383 8811 	msr	BASEPRI, r3
 8007698:	f3bf 8f6f 	isb	sy
 800769c:	f3bf 8f4f 	dsb	sy
 80076a0:	613b      	str	r3, [r7, #16]
}
 80076a2:	bf00      	nop
 80076a4:	bf00      	nop
 80076a6:	e7fd      	b.n	80076a4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80076a8:	697b      	ldr	r3, [r7, #20]
}
 80076aa:	4618      	mov	r0, r3
 80076ac:	3718      	adds	r7, #24
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bd80      	pop	{r7, pc}
 80076b2:	bf00      	nop
 80076b4:	20000fac 	.word	0x20000fac
 80076b8:	08008798 	.word	0x08008798
 80076bc:	080077fd 	.word	0x080077fd
 80076c0:	20000fb0 	.word	0x20000fb0

080076c4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b08a      	sub	sp, #40	@ 0x28
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	60f8      	str	r0, [r7, #12]
 80076cc:	60b9      	str	r1, [r7, #8]
 80076ce:	607a      	str	r2, [r7, #4]
 80076d0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80076d2:	2300      	movs	r3, #0
 80076d4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d10b      	bne.n	80076f4 <xTimerGenericCommand+0x30>
	__asm volatile
 80076dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076e0:	f383 8811 	msr	BASEPRI, r3
 80076e4:	f3bf 8f6f 	isb	sy
 80076e8:	f3bf 8f4f 	dsb	sy
 80076ec:	623b      	str	r3, [r7, #32]
}
 80076ee:	bf00      	nop
 80076f0:	bf00      	nop
 80076f2:	e7fd      	b.n	80076f0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80076f4:	4b19      	ldr	r3, [pc, #100]	@ (800775c <xTimerGenericCommand+0x98>)
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d02a      	beq.n	8007752 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	2b05      	cmp	r3, #5
 800770c:	dc18      	bgt.n	8007740 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800770e:	f7ff fead 	bl	800746c <xTaskGetSchedulerState>
 8007712:	4603      	mov	r3, r0
 8007714:	2b02      	cmp	r3, #2
 8007716:	d109      	bne.n	800772c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007718:	4b10      	ldr	r3, [pc, #64]	@ (800775c <xTimerGenericCommand+0x98>)
 800771a:	6818      	ldr	r0, [r3, #0]
 800771c:	f107 0110 	add.w	r1, r7, #16
 8007720:	2300      	movs	r3, #0
 8007722:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007724:	f7fe fbda 	bl	8005edc <xQueueGenericSend>
 8007728:	6278      	str	r0, [r7, #36]	@ 0x24
 800772a:	e012      	b.n	8007752 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800772c:	4b0b      	ldr	r3, [pc, #44]	@ (800775c <xTimerGenericCommand+0x98>)
 800772e:	6818      	ldr	r0, [r3, #0]
 8007730:	f107 0110 	add.w	r1, r7, #16
 8007734:	2300      	movs	r3, #0
 8007736:	2200      	movs	r2, #0
 8007738:	f7fe fbd0 	bl	8005edc <xQueueGenericSend>
 800773c:	6278      	str	r0, [r7, #36]	@ 0x24
 800773e:	e008      	b.n	8007752 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007740:	4b06      	ldr	r3, [pc, #24]	@ (800775c <xTimerGenericCommand+0x98>)
 8007742:	6818      	ldr	r0, [r3, #0]
 8007744:	f107 0110 	add.w	r1, r7, #16
 8007748:	2300      	movs	r3, #0
 800774a:	683a      	ldr	r2, [r7, #0]
 800774c:	f7fe fcc8 	bl	80060e0 <xQueueGenericSendFromISR>
 8007750:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007754:	4618      	mov	r0, r3
 8007756:	3728      	adds	r7, #40	@ 0x28
 8007758:	46bd      	mov	sp, r7
 800775a:	bd80      	pop	{r7, pc}
 800775c:	20000fac 	.word	0x20000fac

08007760 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b088      	sub	sp, #32
 8007764:	af02      	add	r7, sp, #8
 8007766:	6078      	str	r0, [r7, #4]
 8007768:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800776a:	4b23      	ldr	r3, [pc, #140]	@ (80077f8 <prvProcessExpiredTimer+0x98>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	68db      	ldr	r3, [r3, #12]
 8007770:	68db      	ldr	r3, [r3, #12]
 8007772:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	3304      	adds	r3, #4
 8007778:	4618      	mov	r0, r3
 800777a:	f7fe fa7b 	bl	8005c74 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800777e:	697b      	ldr	r3, [r7, #20]
 8007780:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007784:	f003 0304 	and.w	r3, r3, #4
 8007788:	2b00      	cmp	r3, #0
 800778a:	d023      	beq.n	80077d4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	699a      	ldr	r2, [r3, #24]
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	18d1      	adds	r1, r2, r3
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	683a      	ldr	r2, [r7, #0]
 8007798:	6978      	ldr	r0, [r7, #20]
 800779a:	f000 f8d5 	bl	8007948 <prvInsertTimerInActiveList>
 800779e:	4603      	mov	r3, r0
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d020      	beq.n	80077e6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80077a4:	2300      	movs	r3, #0
 80077a6:	9300      	str	r3, [sp, #0]
 80077a8:	2300      	movs	r3, #0
 80077aa:	687a      	ldr	r2, [r7, #4]
 80077ac:	2100      	movs	r1, #0
 80077ae:	6978      	ldr	r0, [r7, #20]
 80077b0:	f7ff ff88 	bl	80076c4 <xTimerGenericCommand>
 80077b4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80077b6:	693b      	ldr	r3, [r7, #16]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d114      	bne.n	80077e6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80077bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077c0:	f383 8811 	msr	BASEPRI, r3
 80077c4:	f3bf 8f6f 	isb	sy
 80077c8:	f3bf 8f4f 	dsb	sy
 80077cc:	60fb      	str	r3, [r7, #12]
}
 80077ce:	bf00      	nop
 80077d0:	bf00      	nop
 80077d2:	e7fd      	b.n	80077d0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80077da:	f023 0301 	bic.w	r3, r3, #1
 80077de:	b2da      	uxtb	r2, r3
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80077e6:	697b      	ldr	r3, [r7, #20]
 80077e8:	6a1b      	ldr	r3, [r3, #32]
 80077ea:	6978      	ldr	r0, [r7, #20]
 80077ec:	4798      	blx	r3
}
 80077ee:	bf00      	nop
 80077f0:	3718      	adds	r7, #24
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}
 80077f6:	bf00      	nop
 80077f8:	20000fa4 	.word	0x20000fa4

080077fc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b084      	sub	sp, #16
 8007800:	af00      	add	r7, sp, #0
 8007802:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007804:	f107 0308 	add.w	r3, r7, #8
 8007808:	4618      	mov	r0, r3
 800780a:	f000 f859 	bl	80078c0 <prvGetNextExpireTime>
 800780e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	4619      	mov	r1, r3
 8007814:	68f8      	ldr	r0, [r7, #12]
 8007816:	f000 f805 	bl	8007824 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800781a:	f000 f8d7 	bl	80079cc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800781e:	bf00      	nop
 8007820:	e7f0      	b.n	8007804 <prvTimerTask+0x8>
	...

08007824 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007824:	b580      	push	{r7, lr}
 8007826:	b084      	sub	sp, #16
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
 800782c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800782e:	f7ff fa29 	bl	8006c84 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007832:	f107 0308 	add.w	r3, r7, #8
 8007836:	4618      	mov	r0, r3
 8007838:	f000 f866 	bl	8007908 <prvSampleTimeNow>
 800783c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d130      	bne.n	80078a6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d10a      	bne.n	8007860 <prvProcessTimerOrBlockTask+0x3c>
 800784a:	687a      	ldr	r2, [r7, #4]
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	429a      	cmp	r2, r3
 8007850:	d806      	bhi.n	8007860 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007852:	f7ff fa25 	bl	8006ca0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007856:	68f9      	ldr	r1, [r7, #12]
 8007858:	6878      	ldr	r0, [r7, #4]
 800785a:	f7ff ff81 	bl	8007760 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800785e:	e024      	b.n	80078aa <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d008      	beq.n	8007878 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007866:	4b13      	ldr	r3, [pc, #76]	@ (80078b4 <prvProcessTimerOrBlockTask+0x90>)
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d101      	bne.n	8007874 <prvProcessTimerOrBlockTask+0x50>
 8007870:	2301      	movs	r3, #1
 8007872:	e000      	b.n	8007876 <prvProcessTimerOrBlockTask+0x52>
 8007874:	2300      	movs	r3, #0
 8007876:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007878:	4b0f      	ldr	r3, [pc, #60]	@ (80078b8 <prvProcessTimerOrBlockTask+0x94>)
 800787a:	6818      	ldr	r0, [r3, #0]
 800787c:	687a      	ldr	r2, [r7, #4]
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	1ad3      	subs	r3, r2, r3
 8007882:	683a      	ldr	r2, [r7, #0]
 8007884:	4619      	mov	r1, r3
 8007886:	f7fe fee5 	bl	8006654 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800788a:	f7ff fa09 	bl	8006ca0 <xTaskResumeAll>
 800788e:	4603      	mov	r3, r0
 8007890:	2b00      	cmp	r3, #0
 8007892:	d10a      	bne.n	80078aa <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007894:	4b09      	ldr	r3, [pc, #36]	@ (80078bc <prvProcessTimerOrBlockTask+0x98>)
 8007896:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800789a:	601a      	str	r2, [r3, #0]
 800789c:	f3bf 8f4f 	dsb	sy
 80078a0:	f3bf 8f6f 	isb	sy
}
 80078a4:	e001      	b.n	80078aa <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80078a6:	f7ff f9fb 	bl	8006ca0 <xTaskResumeAll>
}
 80078aa:	bf00      	nop
 80078ac:	3710      	adds	r7, #16
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}
 80078b2:	bf00      	nop
 80078b4:	20000fa8 	.word	0x20000fa8
 80078b8:	20000fac 	.word	0x20000fac
 80078bc:	e000ed04 	.word	0xe000ed04

080078c0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80078c0:	b480      	push	{r7}
 80078c2:	b085      	sub	sp, #20
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80078c8:	4b0e      	ldr	r3, [pc, #56]	@ (8007904 <prvGetNextExpireTime+0x44>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d101      	bne.n	80078d6 <prvGetNextExpireTime+0x16>
 80078d2:	2201      	movs	r2, #1
 80078d4:	e000      	b.n	80078d8 <prvGetNextExpireTime+0x18>
 80078d6:	2200      	movs	r2, #0
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d105      	bne.n	80078f0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80078e4:	4b07      	ldr	r3, [pc, #28]	@ (8007904 <prvGetNextExpireTime+0x44>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	68db      	ldr	r3, [r3, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	60fb      	str	r3, [r7, #12]
 80078ee:	e001      	b.n	80078f4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80078f0:	2300      	movs	r3, #0
 80078f2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80078f4:	68fb      	ldr	r3, [r7, #12]
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3714      	adds	r7, #20
 80078fa:	46bd      	mov	sp, r7
 80078fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007900:	4770      	bx	lr
 8007902:	bf00      	nop
 8007904:	20000fa4 	.word	0x20000fa4

08007908 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b084      	sub	sp, #16
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007910:	f7ff fa64 	bl	8006ddc <xTaskGetTickCount>
 8007914:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007916:	4b0b      	ldr	r3, [pc, #44]	@ (8007944 <prvSampleTimeNow+0x3c>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	68fa      	ldr	r2, [r7, #12]
 800791c:	429a      	cmp	r2, r3
 800791e:	d205      	bcs.n	800792c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007920:	f000 f93a 	bl	8007b98 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2201      	movs	r2, #1
 8007928:	601a      	str	r2, [r3, #0]
 800792a:	e002      	b.n	8007932 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2200      	movs	r2, #0
 8007930:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007932:	4a04      	ldr	r2, [pc, #16]	@ (8007944 <prvSampleTimeNow+0x3c>)
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007938:	68fb      	ldr	r3, [r7, #12]
}
 800793a:	4618      	mov	r0, r3
 800793c:	3710      	adds	r7, #16
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}
 8007942:	bf00      	nop
 8007944:	20000fb4 	.word	0x20000fb4

08007948 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b086      	sub	sp, #24
 800794c:	af00      	add	r7, sp, #0
 800794e:	60f8      	str	r0, [r7, #12]
 8007950:	60b9      	str	r1, [r7, #8]
 8007952:	607a      	str	r2, [r7, #4]
 8007954:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007956:	2300      	movs	r3, #0
 8007958:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	68ba      	ldr	r2, [r7, #8]
 800795e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	68fa      	ldr	r2, [r7, #12]
 8007964:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007966:	68ba      	ldr	r2, [r7, #8]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	429a      	cmp	r2, r3
 800796c:	d812      	bhi.n	8007994 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800796e:	687a      	ldr	r2, [r7, #4]
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	1ad2      	subs	r2, r2, r3
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	699b      	ldr	r3, [r3, #24]
 8007978:	429a      	cmp	r2, r3
 800797a:	d302      	bcc.n	8007982 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800797c:	2301      	movs	r3, #1
 800797e:	617b      	str	r3, [r7, #20]
 8007980:	e01b      	b.n	80079ba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007982:	4b10      	ldr	r3, [pc, #64]	@ (80079c4 <prvInsertTimerInActiveList+0x7c>)
 8007984:	681a      	ldr	r2, [r3, #0]
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	3304      	adds	r3, #4
 800798a:	4619      	mov	r1, r3
 800798c:	4610      	mov	r0, r2
 800798e:	f7fe f938 	bl	8005c02 <vListInsert>
 8007992:	e012      	b.n	80079ba <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007994:	687a      	ldr	r2, [r7, #4]
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	429a      	cmp	r2, r3
 800799a:	d206      	bcs.n	80079aa <prvInsertTimerInActiveList+0x62>
 800799c:	68ba      	ldr	r2, [r7, #8]
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	429a      	cmp	r2, r3
 80079a2:	d302      	bcc.n	80079aa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80079a4:	2301      	movs	r3, #1
 80079a6:	617b      	str	r3, [r7, #20]
 80079a8:	e007      	b.n	80079ba <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80079aa:	4b07      	ldr	r3, [pc, #28]	@ (80079c8 <prvInsertTimerInActiveList+0x80>)
 80079ac:	681a      	ldr	r2, [r3, #0]
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	3304      	adds	r3, #4
 80079b2:	4619      	mov	r1, r3
 80079b4:	4610      	mov	r0, r2
 80079b6:	f7fe f924 	bl	8005c02 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80079ba:	697b      	ldr	r3, [r7, #20]
}
 80079bc:	4618      	mov	r0, r3
 80079be:	3718      	adds	r7, #24
 80079c0:	46bd      	mov	sp, r7
 80079c2:	bd80      	pop	{r7, pc}
 80079c4:	20000fa8 	.word	0x20000fa8
 80079c8:	20000fa4 	.word	0x20000fa4

080079cc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b08e      	sub	sp, #56	@ 0x38
 80079d0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80079d2:	e0ce      	b.n	8007b72 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	da19      	bge.n	8007a0e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80079da:	1d3b      	adds	r3, r7, #4
 80079dc:	3304      	adds	r3, #4
 80079de:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80079e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d10b      	bne.n	80079fe <prvProcessReceivedCommands+0x32>
	__asm volatile
 80079e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ea:	f383 8811 	msr	BASEPRI, r3
 80079ee:	f3bf 8f6f 	isb	sy
 80079f2:	f3bf 8f4f 	dsb	sy
 80079f6:	61fb      	str	r3, [r7, #28]
}
 80079f8:	bf00      	nop
 80079fa:	bf00      	nop
 80079fc:	e7fd      	b.n	80079fa <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80079fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a04:	6850      	ldr	r0, [r2, #4]
 8007a06:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a08:	6892      	ldr	r2, [r2, #8]
 8007a0a:	4611      	mov	r1, r2
 8007a0c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	f2c0 80ae 	blt.w	8007b72 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a1c:	695b      	ldr	r3, [r3, #20]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d004      	beq.n	8007a2c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a24:	3304      	adds	r3, #4
 8007a26:	4618      	mov	r0, r3
 8007a28:	f7fe f924 	bl	8005c74 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007a2c:	463b      	mov	r3, r7
 8007a2e:	4618      	mov	r0, r3
 8007a30:	f7ff ff6a 	bl	8007908 <prvSampleTimeNow>
 8007a34:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2b09      	cmp	r3, #9
 8007a3a:	f200 8097 	bhi.w	8007b6c <prvProcessReceivedCommands+0x1a0>
 8007a3e:	a201      	add	r2, pc, #4	@ (adr r2, 8007a44 <prvProcessReceivedCommands+0x78>)
 8007a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a44:	08007a6d 	.word	0x08007a6d
 8007a48:	08007a6d 	.word	0x08007a6d
 8007a4c:	08007a6d 	.word	0x08007a6d
 8007a50:	08007ae3 	.word	0x08007ae3
 8007a54:	08007af7 	.word	0x08007af7
 8007a58:	08007b43 	.word	0x08007b43
 8007a5c:	08007a6d 	.word	0x08007a6d
 8007a60:	08007a6d 	.word	0x08007a6d
 8007a64:	08007ae3 	.word	0x08007ae3
 8007a68:	08007af7 	.word	0x08007af7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007a6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a6e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a72:	f043 0301 	orr.w	r3, r3, #1
 8007a76:	b2da      	uxtb	r2, r3
 8007a78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a7a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007a7e:	68ba      	ldr	r2, [r7, #8]
 8007a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a82:	699b      	ldr	r3, [r3, #24]
 8007a84:	18d1      	adds	r1, r2, r3
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a8c:	f7ff ff5c 	bl	8007948 <prvInsertTimerInActiveList>
 8007a90:	4603      	mov	r3, r0
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d06c      	beq.n	8007b70 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a98:	6a1b      	ldr	r3, [r3, #32]
 8007a9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007a9c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aa0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007aa4:	f003 0304 	and.w	r3, r3, #4
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d061      	beq.n	8007b70 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007aac:	68ba      	ldr	r2, [r7, #8]
 8007aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ab0:	699b      	ldr	r3, [r3, #24]
 8007ab2:	441a      	add	r2, r3
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	9300      	str	r3, [sp, #0]
 8007ab8:	2300      	movs	r3, #0
 8007aba:	2100      	movs	r1, #0
 8007abc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007abe:	f7ff fe01 	bl	80076c4 <xTimerGenericCommand>
 8007ac2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007ac4:	6a3b      	ldr	r3, [r7, #32]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d152      	bne.n	8007b70 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007aca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ace:	f383 8811 	msr	BASEPRI, r3
 8007ad2:	f3bf 8f6f 	isb	sy
 8007ad6:	f3bf 8f4f 	dsb	sy
 8007ada:	61bb      	str	r3, [r7, #24]
}
 8007adc:	bf00      	nop
 8007ade:	bf00      	nop
 8007ae0:	e7fd      	b.n	8007ade <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007ae2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ae4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ae8:	f023 0301 	bic.w	r3, r3, #1
 8007aec:	b2da      	uxtb	r2, r3
 8007aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007af0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007af4:	e03d      	b.n	8007b72 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007af6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007af8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007afc:	f043 0301 	orr.w	r3, r3, #1
 8007b00:	b2da      	uxtb	r2, r3
 8007b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b04:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007b08:	68ba      	ldr	r2, [r7, #8]
 8007b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b0c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007b0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b10:	699b      	ldr	r3, [r3, #24]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d10b      	bne.n	8007b2e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007b16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b1a:	f383 8811 	msr	BASEPRI, r3
 8007b1e:	f3bf 8f6f 	isb	sy
 8007b22:	f3bf 8f4f 	dsb	sy
 8007b26:	617b      	str	r3, [r7, #20]
}
 8007b28:	bf00      	nop
 8007b2a:	bf00      	nop
 8007b2c:	e7fd      	b.n	8007b2a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b30:	699a      	ldr	r2, [r3, #24]
 8007b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b34:	18d1      	adds	r1, r2, r3
 8007b36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b3c:	f7ff ff04 	bl	8007948 <prvInsertTimerInActiveList>
					break;
 8007b40:	e017      	b.n	8007b72 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b48:	f003 0302 	and.w	r3, r3, #2
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d103      	bne.n	8007b58 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007b50:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b52:	f000 fbe9 	bl	8008328 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007b56:	e00c      	b.n	8007b72 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b5e:	f023 0301 	bic.w	r3, r3, #1
 8007b62:	b2da      	uxtb	r2, r3
 8007b64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b66:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007b6a:	e002      	b.n	8007b72 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007b6c:	bf00      	nop
 8007b6e:	e000      	b.n	8007b72 <prvProcessReceivedCommands+0x1a6>
					break;
 8007b70:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007b72:	4b08      	ldr	r3, [pc, #32]	@ (8007b94 <prvProcessReceivedCommands+0x1c8>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	1d39      	adds	r1, r7, #4
 8007b78:	2200      	movs	r2, #0
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f7fe fb4e 	bl	800621c <xQueueReceive>
 8007b80:	4603      	mov	r3, r0
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	f47f af26 	bne.w	80079d4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007b88:	bf00      	nop
 8007b8a:	bf00      	nop
 8007b8c:	3730      	adds	r7, #48	@ 0x30
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd80      	pop	{r7, pc}
 8007b92:	bf00      	nop
 8007b94:	20000fac 	.word	0x20000fac

08007b98 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b088      	sub	sp, #32
 8007b9c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007b9e:	e049      	b.n	8007c34 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007ba0:	4b2e      	ldr	r3, [pc, #184]	@ (8007c5c <prvSwitchTimerLists+0xc4>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	68db      	ldr	r3, [r3, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007baa:	4b2c      	ldr	r3, [pc, #176]	@ (8007c5c <prvSwitchTimerLists+0xc4>)
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	68db      	ldr	r3, [r3, #12]
 8007bb0:	68db      	ldr	r3, [r3, #12]
 8007bb2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	3304      	adds	r3, #4
 8007bb8:	4618      	mov	r0, r3
 8007bba:	f7fe f85b 	bl	8005c74 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	6a1b      	ldr	r3, [r3, #32]
 8007bc2:	68f8      	ldr	r0, [r7, #12]
 8007bc4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007bcc:	f003 0304 	and.w	r3, r3, #4
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d02f      	beq.n	8007c34 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	699b      	ldr	r3, [r3, #24]
 8007bd8:	693a      	ldr	r2, [r7, #16]
 8007bda:	4413      	add	r3, r2
 8007bdc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007bde:	68ba      	ldr	r2, [r7, #8]
 8007be0:	693b      	ldr	r3, [r7, #16]
 8007be2:	429a      	cmp	r2, r3
 8007be4:	d90e      	bls.n	8007c04 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	68ba      	ldr	r2, [r7, #8]
 8007bea:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	68fa      	ldr	r2, [r7, #12]
 8007bf0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007bf2:	4b1a      	ldr	r3, [pc, #104]	@ (8007c5c <prvSwitchTimerLists+0xc4>)
 8007bf4:	681a      	ldr	r2, [r3, #0]
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	3304      	adds	r3, #4
 8007bfa:	4619      	mov	r1, r3
 8007bfc:	4610      	mov	r0, r2
 8007bfe:	f7fe f800 	bl	8005c02 <vListInsert>
 8007c02:	e017      	b.n	8007c34 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007c04:	2300      	movs	r3, #0
 8007c06:	9300      	str	r3, [sp, #0]
 8007c08:	2300      	movs	r3, #0
 8007c0a:	693a      	ldr	r2, [r7, #16]
 8007c0c:	2100      	movs	r1, #0
 8007c0e:	68f8      	ldr	r0, [r7, #12]
 8007c10:	f7ff fd58 	bl	80076c4 <xTimerGenericCommand>
 8007c14:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d10b      	bne.n	8007c34 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007c1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c20:	f383 8811 	msr	BASEPRI, r3
 8007c24:	f3bf 8f6f 	isb	sy
 8007c28:	f3bf 8f4f 	dsb	sy
 8007c2c:	603b      	str	r3, [r7, #0]
}
 8007c2e:	bf00      	nop
 8007c30:	bf00      	nop
 8007c32:	e7fd      	b.n	8007c30 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007c34:	4b09      	ldr	r3, [pc, #36]	@ (8007c5c <prvSwitchTimerLists+0xc4>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d1b0      	bne.n	8007ba0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007c3e:	4b07      	ldr	r3, [pc, #28]	@ (8007c5c <prvSwitchTimerLists+0xc4>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007c44:	4b06      	ldr	r3, [pc, #24]	@ (8007c60 <prvSwitchTimerLists+0xc8>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4a04      	ldr	r2, [pc, #16]	@ (8007c5c <prvSwitchTimerLists+0xc4>)
 8007c4a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007c4c:	4a04      	ldr	r2, [pc, #16]	@ (8007c60 <prvSwitchTimerLists+0xc8>)
 8007c4e:	697b      	ldr	r3, [r7, #20]
 8007c50:	6013      	str	r3, [r2, #0]
}
 8007c52:	bf00      	nop
 8007c54:	3718      	adds	r7, #24
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bd80      	pop	{r7, pc}
 8007c5a:	bf00      	nop
 8007c5c:	20000fa4 	.word	0x20000fa4
 8007c60:	20000fa8 	.word	0x20000fa8

08007c64 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b082      	sub	sp, #8
 8007c68:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007c6a:	f000 f96d 	bl	8007f48 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007c6e:	4b15      	ldr	r3, [pc, #84]	@ (8007cc4 <prvCheckForValidListAndQueue+0x60>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d120      	bne.n	8007cb8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007c76:	4814      	ldr	r0, [pc, #80]	@ (8007cc8 <prvCheckForValidListAndQueue+0x64>)
 8007c78:	f7fd ff72 	bl	8005b60 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007c7c:	4813      	ldr	r0, [pc, #76]	@ (8007ccc <prvCheckForValidListAndQueue+0x68>)
 8007c7e:	f7fd ff6f 	bl	8005b60 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007c82:	4b13      	ldr	r3, [pc, #76]	@ (8007cd0 <prvCheckForValidListAndQueue+0x6c>)
 8007c84:	4a10      	ldr	r2, [pc, #64]	@ (8007cc8 <prvCheckForValidListAndQueue+0x64>)
 8007c86:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007c88:	4b12      	ldr	r3, [pc, #72]	@ (8007cd4 <prvCheckForValidListAndQueue+0x70>)
 8007c8a:	4a10      	ldr	r2, [pc, #64]	@ (8007ccc <prvCheckForValidListAndQueue+0x68>)
 8007c8c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007c8e:	2300      	movs	r3, #0
 8007c90:	9300      	str	r3, [sp, #0]
 8007c92:	4b11      	ldr	r3, [pc, #68]	@ (8007cd8 <prvCheckForValidListAndQueue+0x74>)
 8007c94:	4a11      	ldr	r2, [pc, #68]	@ (8007cdc <prvCheckForValidListAndQueue+0x78>)
 8007c96:	2110      	movs	r1, #16
 8007c98:	200a      	movs	r0, #10
 8007c9a:	f7fe f87f 	bl	8005d9c <xQueueGenericCreateStatic>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	4a08      	ldr	r2, [pc, #32]	@ (8007cc4 <prvCheckForValidListAndQueue+0x60>)
 8007ca2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007ca4:	4b07      	ldr	r3, [pc, #28]	@ (8007cc4 <prvCheckForValidListAndQueue+0x60>)
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d005      	beq.n	8007cb8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007cac:	4b05      	ldr	r3, [pc, #20]	@ (8007cc4 <prvCheckForValidListAndQueue+0x60>)
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	490b      	ldr	r1, [pc, #44]	@ (8007ce0 <prvCheckForValidListAndQueue+0x7c>)
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	f7fe fca4 	bl	8006600 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007cb8:	f000 f978 	bl	8007fac <vPortExitCritical>
}
 8007cbc:	bf00      	nop
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bd80      	pop	{r7, pc}
 8007cc2:	bf00      	nop
 8007cc4:	20000fac 	.word	0x20000fac
 8007cc8:	20000f7c 	.word	0x20000f7c
 8007ccc:	20000f90 	.word	0x20000f90
 8007cd0:	20000fa4 	.word	0x20000fa4
 8007cd4:	20000fa8 	.word	0x20000fa8
 8007cd8:	20001058 	.word	0x20001058
 8007cdc:	20000fb8 	.word	0x20000fb8
 8007ce0:	080087a0 	.word	0x080087a0

08007ce4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b085      	sub	sp, #20
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	60f8      	str	r0, [r7, #12]
 8007cec:	60b9      	str	r1, [r7, #8]
 8007cee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	3b04      	subs	r3, #4
 8007cf4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007cfc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	3b04      	subs	r3, #4
 8007d02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	f023 0201 	bic.w	r2, r3, #1
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	3b04      	subs	r3, #4
 8007d12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007d14:	4a0c      	ldr	r2, [pc, #48]	@ (8007d48 <pxPortInitialiseStack+0x64>)
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	3b14      	subs	r3, #20
 8007d1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007d20:	687a      	ldr	r2, [r7, #4]
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	3b04      	subs	r3, #4
 8007d2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	f06f 0202 	mvn.w	r2, #2
 8007d32:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	3b20      	subs	r3, #32
 8007d38:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
}
 8007d3c:	4618      	mov	r0, r3
 8007d3e:	3714      	adds	r7, #20
 8007d40:	46bd      	mov	sp, r7
 8007d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d46:	4770      	bx	lr
 8007d48:	08007d4d 	.word	0x08007d4d

08007d4c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007d4c:	b480      	push	{r7}
 8007d4e:	b085      	sub	sp, #20
 8007d50:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007d52:	2300      	movs	r3, #0
 8007d54:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007d56:	4b13      	ldr	r3, [pc, #76]	@ (8007da4 <prvTaskExitError+0x58>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d5e:	d00b      	beq.n	8007d78 <prvTaskExitError+0x2c>
	__asm volatile
 8007d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d64:	f383 8811 	msr	BASEPRI, r3
 8007d68:	f3bf 8f6f 	isb	sy
 8007d6c:	f3bf 8f4f 	dsb	sy
 8007d70:	60fb      	str	r3, [r7, #12]
}
 8007d72:	bf00      	nop
 8007d74:	bf00      	nop
 8007d76:	e7fd      	b.n	8007d74 <prvTaskExitError+0x28>
	__asm volatile
 8007d78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d7c:	f383 8811 	msr	BASEPRI, r3
 8007d80:	f3bf 8f6f 	isb	sy
 8007d84:	f3bf 8f4f 	dsb	sy
 8007d88:	60bb      	str	r3, [r7, #8]
}
 8007d8a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007d8c:	bf00      	nop
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d0fc      	beq.n	8007d8e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007d94:	bf00      	nop
 8007d96:	bf00      	nop
 8007d98:	3714      	adds	r7, #20
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da0:	4770      	bx	lr
 8007da2:	bf00      	nop
 8007da4:	20000014 	.word	0x20000014
	...

08007db0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007db0:	4b07      	ldr	r3, [pc, #28]	@ (8007dd0 <pxCurrentTCBConst2>)
 8007db2:	6819      	ldr	r1, [r3, #0]
 8007db4:	6808      	ldr	r0, [r1, #0]
 8007db6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dba:	f380 8809 	msr	PSP, r0
 8007dbe:	f3bf 8f6f 	isb	sy
 8007dc2:	f04f 0000 	mov.w	r0, #0
 8007dc6:	f380 8811 	msr	BASEPRI, r0
 8007dca:	4770      	bx	lr
 8007dcc:	f3af 8000 	nop.w

08007dd0 <pxCurrentTCBConst2>:
 8007dd0:	20000a7c 	.word	0x20000a7c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007dd4:	bf00      	nop
 8007dd6:	bf00      	nop

08007dd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007dd8:	4808      	ldr	r0, [pc, #32]	@ (8007dfc <prvPortStartFirstTask+0x24>)
 8007dda:	6800      	ldr	r0, [r0, #0]
 8007ddc:	6800      	ldr	r0, [r0, #0]
 8007dde:	f380 8808 	msr	MSP, r0
 8007de2:	f04f 0000 	mov.w	r0, #0
 8007de6:	f380 8814 	msr	CONTROL, r0
 8007dea:	b662      	cpsie	i
 8007dec:	b661      	cpsie	f
 8007dee:	f3bf 8f4f 	dsb	sy
 8007df2:	f3bf 8f6f 	isb	sy
 8007df6:	df00      	svc	0
 8007df8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007dfa:	bf00      	nop
 8007dfc:	e000ed08 	.word	0xe000ed08

08007e00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007e00:	b580      	push	{r7, lr}
 8007e02:	b086      	sub	sp, #24
 8007e04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007e06:	4b47      	ldr	r3, [pc, #284]	@ (8007f24 <xPortStartScheduler+0x124>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4a47      	ldr	r2, [pc, #284]	@ (8007f28 <xPortStartScheduler+0x128>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d10b      	bne.n	8007e28 <xPortStartScheduler+0x28>
	__asm volatile
 8007e10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e14:	f383 8811 	msr	BASEPRI, r3
 8007e18:	f3bf 8f6f 	isb	sy
 8007e1c:	f3bf 8f4f 	dsb	sy
 8007e20:	60fb      	str	r3, [r7, #12]
}
 8007e22:	bf00      	nop
 8007e24:	bf00      	nop
 8007e26:	e7fd      	b.n	8007e24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007e28:	4b3e      	ldr	r3, [pc, #248]	@ (8007f24 <xPortStartScheduler+0x124>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	4a3f      	ldr	r2, [pc, #252]	@ (8007f2c <xPortStartScheduler+0x12c>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d10b      	bne.n	8007e4a <xPortStartScheduler+0x4a>
	__asm volatile
 8007e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e36:	f383 8811 	msr	BASEPRI, r3
 8007e3a:	f3bf 8f6f 	isb	sy
 8007e3e:	f3bf 8f4f 	dsb	sy
 8007e42:	613b      	str	r3, [r7, #16]
}
 8007e44:	bf00      	nop
 8007e46:	bf00      	nop
 8007e48:	e7fd      	b.n	8007e46 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007e4a:	4b39      	ldr	r3, [pc, #228]	@ (8007f30 <xPortStartScheduler+0x130>)
 8007e4c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	781b      	ldrb	r3, [r3, #0]
 8007e52:	b2db      	uxtb	r3, r3
 8007e54:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	22ff      	movs	r2, #255	@ 0xff
 8007e5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	781b      	ldrb	r3, [r3, #0]
 8007e60:	b2db      	uxtb	r3, r3
 8007e62:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007e64:	78fb      	ldrb	r3, [r7, #3]
 8007e66:	b2db      	uxtb	r3, r3
 8007e68:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007e6c:	b2da      	uxtb	r2, r3
 8007e6e:	4b31      	ldr	r3, [pc, #196]	@ (8007f34 <xPortStartScheduler+0x134>)
 8007e70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007e72:	4b31      	ldr	r3, [pc, #196]	@ (8007f38 <xPortStartScheduler+0x138>)
 8007e74:	2207      	movs	r2, #7
 8007e76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e78:	e009      	b.n	8007e8e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007e7a:	4b2f      	ldr	r3, [pc, #188]	@ (8007f38 <xPortStartScheduler+0x138>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	3b01      	subs	r3, #1
 8007e80:	4a2d      	ldr	r2, [pc, #180]	@ (8007f38 <xPortStartScheduler+0x138>)
 8007e82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007e84:	78fb      	ldrb	r3, [r7, #3]
 8007e86:	b2db      	uxtb	r3, r3
 8007e88:	005b      	lsls	r3, r3, #1
 8007e8a:	b2db      	uxtb	r3, r3
 8007e8c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e8e:	78fb      	ldrb	r3, [r7, #3]
 8007e90:	b2db      	uxtb	r3, r3
 8007e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e96:	2b80      	cmp	r3, #128	@ 0x80
 8007e98:	d0ef      	beq.n	8007e7a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007e9a:	4b27      	ldr	r3, [pc, #156]	@ (8007f38 <xPortStartScheduler+0x138>)
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f1c3 0307 	rsb	r3, r3, #7
 8007ea2:	2b04      	cmp	r3, #4
 8007ea4:	d00b      	beq.n	8007ebe <xPortStartScheduler+0xbe>
	__asm volatile
 8007ea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eaa:	f383 8811 	msr	BASEPRI, r3
 8007eae:	f3bf 8f6f 	isb	sy
 8007eb2:	f3bf 8f4f 	dsb	sy
 8007eb6:	60bb      	str	r3, [r7, #8]
}
 8007eb8:	bf00      	nop
 8007eba:	bf00      	nop
 8007ebc:	e7fd      	b.n	8007eba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007ebe:	4b1e      	ldr	r3, [pc, #120]	@ (8007f38 <xPortStartScheduler+0x138>)
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	021b      	lsls	r3, r3, #8
 8007ec4:	4a1c      	ldr	r2, [pc, #112]	@ (8007f38 <xPortStartScheduler+0x138>)
 8007ec6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007ec8:	4b1b      	ldr	r3, [pc, #108]	@ (8007f38 <xPortStartScheduler+0x138>)
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007ed0:	4a19      	ldr	r2, [pc, #100]	@ (8007f38 <xPortStartScheduler+0x138>)
 8007ed2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	b2da      	uxtb	r2, r3
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007edc:	4b17      	ldr	r3, [pc, #92]	@ (8007f3c <xPortStartScheduler+0x13c>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	4a16      	ldr	r2, [pc, #88]	@ (8007f3c <xPortStartScheduler+0x13c>)
 8007ee2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007ee6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007ee8:	4b14      	ldr	r3, [pc, #80]	@ (8007f3c <xPortStartScheduler+0x13c>)
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	4a13      	ldr	r2, [pc, #76]	@ (8007f3c <xPortStartScheduler+0x13c>)
 8007eee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007ef2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007ef4:	f000 f8da 	bl	80080ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007ef8:	4b11      	ldr	r3, [pc, #68]	@ (8007f40 <xPortStartScheduler+0x140>)
 8007efa:	2200      	movs	r2, #0
 8007efc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007efe:	f000 f8f9 	bl	80080f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007f02:	4b10      	ldr	r3, [pc, #64]	@ (8007f44 <xPortStartScheduler+0x144>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	4a0f      	ldr	r2, [pc, #60]	@ (8007f44 <xPortStartScheduler+0x144>)
 8007f08:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007f0c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007f0e:	f7ff ff63 	bl	8007dd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007f12:	f7ff f82d 	bl	8006f70 <vTaskSwitchContext>
	prvTaskExitError();
 8007f16:	f7ff ff19 	bl	8007d4c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007f1a:	2300      	movs	r3, #0
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	3718      	adds	r7, #24
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}
 8007f24:	e000ed00 	.word	0xe000ed00
 8007f28:	410fc271 	.word	0x410fc271
 8007f2c:	410fc270 	.word	0x410fc270
 8007f30:	e000e400 	.word	0xe000e400
 8007f34:	200010a8 	.word	0x200010a8
 8007f38:	200010ac 	.word	0x200010ac
 8007f3c:	e000ed20 	.word	0xe000ed20
 8007f40:	20000014 	.word	0x20000014
 8007f44:	e000ef34 	.word	0xe000ef34

08007f48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007f48:	b480      	push	{r7}
 8007f4a:	b083      	sub	sp, #12
 8007f4c:	af00      	add	r7, sp, #0
	__asm volatile
 8007f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f52:	f383 8811 	msr	BASEPRI, r3
 8007f56:	f3bf 8f6f 	isb	sy
 8007f5a:	f3bf 8f4f 	dsb	sy
 8007f5e:	607b      	str	r3, [r7, #4]
}
 8007f60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007f62:	4b10      	ldr	r3, [pc, #64]	@ (8007fa4 <vPortEnterCritical+0x5c>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	3301      	adds	r3, #1
 8007f68:	4a0e      	ldr	r2, [pc, #56]	@ (8007fa4 <vPortEnterCritical+0x5c>)
 8007f6a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007f6c:	4b0d      	ldr	r3, [pc, #52]	@ (8007fa4 <vPortEnterCritical+0x5c>)
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	2b01      	cmp	r3, #1
 8007f72:	d110      	bne.n	8007f96 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007f74:	4b0c      	ldr	r3, [pc, #48]	@ (8007fa8 <vPortEnterCritical+0x60>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	b2db      	uxtb	r3, r3
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d00b      	beq.n	8007f96 <vPortEnterCritical+0x4e>
	__asm volatile
 8007f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f82:	f383 8811 	msr	BASEPRI, r3
 8007f86:	f3bf 8f6f 	isb	sy
 8007f8a:	f3bf 8f4f 	dsb	sy
 8007f8e:	603b      	str	r3, [r7, #0]
}
 8007f90:	bf00      	nop
 8007f92:	bf00      	nop
 8007f94:	e7fd      	b.n	8007f92 <vPortEnterCritical+0x4a>
	}
}
 8007f96:	bf00      	nop
 8007f98:	370c      	adds	r7, #12
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa0:	4770      	bx	lr
 8007fa2:	bf00      	nop
 8007fa4:	20000014 	.word	0x20000014
 8007fa8:	e000ed04 	.word	0xe000ed04

08007fac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007fac:	b480      	push	{r7}
 8007fae:	b083      	sub	sp, #12
 8007fb0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007fb2:	4b12      	ldr	r3, [pc, #72]	@ (8007ffc <vPortExitCritical+0x50>)
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d10b      	bne.n	8007fd2 <vPortExitCritical+0x26>
	__asm volatile
 8007fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fbe:	f383 8811 	msr	BASEPRI, r3
 8007fc2:	f3bf 8f6f 	isb	sy
 8007fc6:	f3bf 8f4f 	dsb	sy
 8007fca:	607b      	str	r3, [r7, #4]
}
 8007fcc:	bf00      	nop
 8007fce:	bf00      	nop
 8007fd0:	e7fd      	b.n	8007fce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007fd2:	4b0a      	ldr	r3, [pc, #40]	@ (8007ffc <vPortExitCritical+0x50>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	3b01      	subs	r3, #1
 8007fd8:	4a08      	ldr	r2, [pc, #32]	@ (8007ffc <vPortExitCritical+0x50>)
 8007fda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007fdc:	4b07      	ldr	r3, [pc, #28]	@ (8007ffc <vPortExitCritical+0x50>)
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d105      	bne.n	8007ff0 <vPortExitCritical+0x44>
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	f383 8811 	msr	BASEPRI, r3
}
 8007fee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007ff0:	bf00      	nop
 8007ff2:	370c      	adds	r7, #12
 8007ff4:	46bd      	mov	sp, r7
 8007ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffa:	4770      	bx	lr
 8007ffc:	20000014 	.word	0x20000014

08008000 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008000:	f3ef 8009 	mrs	r0, PSP
 8008004:	f3bf 8f6f 	isb	sy
 8008008:	4b15      	ldr	r3, [pc, #84]	@ (8008060 <pxCurrentTCBConst>)
 800800a:	681a      	ldr	r2, [r3, #0]
 800800c:	f01e 0f10 	tst.w	lr, #16
 8008010:	bf08      	it	eq
 8008012:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008016:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800801a:	6010      	str	r0, [r2, #0]
 800801c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008020:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008024:	f380 8811 	msr	BASEPRI, r0
 8008028:	f3bf 8f4f 	dsb	sy
 800802c:	f3bf 8f6f 	isb	sy
 8008030:	f7fe ff9e 	bl	8006f70 <vTaskSwitchContext>
 8008034:	f04f 0000 	mov.w	r0, #0
 8008038:	f380 8811 	msr	BASEPRI, r0
 800803c:	bc09      	pop	{r0, r3}
 800803e:	6819      	ldr	r1, [r3, #0]
 8008040:	6808      	ldr	r0, [r1, #0]
 8008042:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008046:	f01e 0f10 	tst.w	lr, #16
 800804a:	bf08      	it	eq
 800804c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008050:	f380 8809 	msr	PSP, r0
 8008054:	f3bf 8f6f 	isb	sy
 8008058:	4770      	bx	lr
 800805a:	bf00      	nop
 800805c:	f3af 8000 	nop.w

08008060 <pxCurrentTCBConst>:
 8008060:	20000a7c 	.word	0x20000a7c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008064:	bf00      	nop
 8008066:	bf00      	nop

08008068 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008068:	b580      	push	{r7, lr}
 800806a:	b082      	sub	sp, #8
 800806c:	af00      	add	r7, sp, #0
	__asm volatile
 800806e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008072:	f383 8811 	msr	BASEPRI, r3
 8008076:	f3bf 8f6f 	isb	sy
 800807a:	f3bf 8f4f 	dsb	sy
 800807e:	607b      	str	r3, [r7, #4]
}
 8008080:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008082:	f7fe febb 	bl	8006dfc <xTaskIncrementTick>
 8008086:	4603      	mov	r3, r0
 8008088:	2b00      	cmp	r3, #0
 800808a:	d003      	beq.n	8008094 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800808c:	4b06      	ldr	r3, [pc, #24]	@ (80080a8 <xPortSysTickHandler+0x40>)
 800808e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008092:	601a      	str	r2, [r3, #0]
 8008094:	2300      	movs	r3, #0
 8008096:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	f383 8811 	msr	BASEPRI, r3
}
 800809e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80080a0:	bf00      	nop
 80080a2:	3708      	adds	r7, #8
 80080a4:	46bd      	mov	sp, r7
 80080a6:	bd80      	pop	{r7, pc}
 80080a8:	e000ed04 	.word	0xe000ed04

080080ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80080ac:	b480      	push	{r7}
 80080ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80080b0:	4b0b      	ldr	r3, [pc, #44]	@ (80080e0 <vPortSetupTimerInterrupt+0x34>)
 80080b2:	2200      	movs	r2, #0
 80080b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80080b6:	4b0b      	ldr	r3, [pc, #44]	@ (80080e4 <vPortSetupTimerInterrupt+0x38>)
 80080b8:	2200      	movs	r2, #0
 80080ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80080bc:	4b0a      	ldr	r3, [pc, #40]	@ (80080e8 <vPortSetupTimerInterrupt+0x3c>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a0a      	ldr	r2, [pc, #40]	@ (80080ec <vPortSetupTimerInterrupt+0x40>)
 80080c2:	fba2 2303 	umull	r2, r3, r2, r3
 80080c6:	099b      	lsrs	r3, r3, #6
 80080c8:	4a09      	ldr	r2, [pc, #36]	@ (80080f0 <vPortSetupTimerInterrupt+0x44>)
 80080ca:	3b01      	subs	r3, #1
 80080cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80080ce:	4b04      	ldr	r3, [pc, #16]	@ (80080e0 <vPortSetupTimerInterrupt+0x34>)
 80080d0:	2207      	movs	r2, #7
 80080d2:	601a      	str	r2, [r3, #0]
}
 80080d4:	bf00      	nop
 80080d6:	46bd      	mov	sp, r7
 80080d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080dc:	4770      	bx	lr
 80080de:	bf00      	nop
 80080e0:	e000e010 	.word	0xe000e010
 80080e4:	e000e018 	.word	0xe000e018
 80080e8:	20000008 	.word	0x20000008
 80080ec:	10624dd3 	.word	0x10624dd3
 80080f0:	e000e014 	.word	0xe000e014

080080f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80080f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008104 <vPortEnableVFP+0x10>
 80080f8:	6801      	ldr	r1, [r0, #0]
 80080fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80080fe:	6001      	str	r1, [r0, #0]
 8008100:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008102:	bf00      	nop
 8008104:	e000ed88 	.word	0xe000ed88

08008108 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008108:	b480      	push	{r7}
 800810a:	b085      	sub	sp, #20
 800810c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800810e:	f3ef 8305 	mrs	r3, IPSR
 8008112:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2b0f      	cmp	r3, #15
 8008118:	d915      	bls.n	8008146 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800811a:	4a18      	ldr	r2, [pc, #96]	@ (800817c <vPortValidateInterruptPriority+0x74>)
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	4413      	add	r3, r2
 8008120:	781b      	ldrb	r3, [r3, #0]
 8008122:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008124:	4b16      	ldr	r3, [pc, #88]	@ (8008180 <vPortValidateInterruptPriority+0x78>)
 8008126:	781b      	ldrb	r3, [r3, #0]
 8008128:	7afa      	ldrb	r2, [r7, #11]
 800812a:	429a      	cmp	r2, r3
 800812c:	d20b      	bcs.n	8008146 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800812e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008132:	f383 8811 	msr	BASEPRI, r3
 8008136:	f3bf 8f6f 	isb	sy
 800813a:	f3bf 8f4f 	dsb	sy
 800813e:	607b      	str	r3, [r7, #4]
}
 8008140:	bf00      	nop
 8008142:	bf00      	nop
 8008144:	e7fd      	b.n	8008142 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008146:	4b0f      	ldr	r3, [pc, #60]	@ (8008184 <vPortValidateInterruptPriority+0x7c>)
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800814e:	4b0e      	ldr	r3, [pc, #56]	@ (8008188 <vPortValidateInterruptPriority+0x80>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	429a      	cmp	r2, r3
 8008154:	d90b      	bls.n	800816e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800815a:	f383 8811 	msr	BASEPRI, r3
 800815e:	f3bf 8f6f 	isb	sy
 8008162:	f3bf 8f4f 	dsb	sy
 8008166:	603b      	str	r3, [r7, #0]
}
 8008168:	bf00      	nop
 800816a:	bf00      	nop
 800816c:	e7fd      	b.n	800816a <vPortValidateInterruptPriority+0x62>
	}
 800816e:	bf00      	nop
 8008170:	3714      	adds	r7, #20
 8008172:	46bd      	mov	sp, r7
 8008174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008178:	4770      	bx	lr
 800817a:	bf00      	nop
 800817c:	e000e3f0 	.word	0xe000e3f0
 8008180:	200010a8 	.word	0x200010a8
 8008184:	e000ed0c 	.word	0xe000ed0c
 8008188:	200010ac 	.word	0x200010ac

0800818c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b08a      	sub	sp, #40	@ 0x28
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008194:	2300      	movs	r3, #0
 8008196:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008198:	f7fe fd74 	bl	8006c84 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800819c:	4b5c      	ldr	r3, [pc, #368]	@ (8008310 <pvPortMalloc+0x184>)
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d101      	bne.n	80081a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80081a4:	f000 f924 	bl	80083f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80081a8:	4b5a      	ldr	r3, [pc, #360]	@ (8008314 <pvPortMalloc+0x188>)
 80081aa:	681a      	ldr	r2, [r3, #0]
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	4013      	ands	r3, r2
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	f040 8095 	bne.w	80082e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d01e      	beq.n	80081fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80081bc:	2208      	movs	r2, #8
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	4413      	add	r3, r2
 80081c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f003 0307 	and.w	r3, r3, #7
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d015      	beq.n	80081fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	f023 0307 	bic.w	r3, r3, #7
 80081d4:	3308      	adds	r3, #8
 80081d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f003 0307 	and.w	r3, r3, #7
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d00b      	beq.n	80081fa <pvPortMalloc+0x6e>
	__asm volatile
 80081e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081e6:	f383 8811 	msr	BASEPRI, r3
 80081ea:	f3bf 8f6f 	isb	sy
 80081ee:	f3bf 8f4f 	dsb	sy
 80081f2:	617b      	str	r3, [r7, #20]
}
 80081f4:	bf00      	nop
 80081f6:	bf00      	nop
 80081f8:	e7fd      	b.n	80081f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d06f      	beq.n	80082e0 <pvPortMalloc+0x154>
 8008200:	4b45      	ldr	r3, [pc, #276]	@ (8008318 <pvPortMalloc+0x18c>)
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	687a      	ldr	r2, [r7, #4]
 8008206:	429a      	cmp	r2, r3
 8008208:	d86a      	bhi.n	80082e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800820a:	4b44      	ldr	r3, [pc, #272]	@ (800831c <pvPortMalloc+0x190>)
 800820c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800820e:	4b43      	ldr	r3, [pc, #268]	@ (800831c <pvPortMalloc+0x190>)
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008214:	e004      	b.n	8008220 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008218:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800821a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	687a      	ldr	r2, [r7, #4]
 8008226:	429a      	cmp	r2, r3
 8008228:	d903      	bls.n	8008232 <pvPortMalloc+0xa6>
 800822a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d1f1      	bne.n	8008216 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008232:	4b37      	ldr	r3, [pc, #220]	@ (8008310 <pvPortMalloc+0x184>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008238:	429a      	cmp	r2, r3
 800823a:	d051      	beq.n	80082e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800823c:	6a3b      	ldr	r3, [r7, #32]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	2208      	movs	r2, #8
 8008242:	4413      	add	r3, r2
 8008244:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008248:	681a      	ldr	r2, [r3, #0]
 800824a:	6a3b      	ldr	r3, [r7, #32]
 800824c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800824e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008250:	685a      	ldr	r2, [r3, #4]
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	1ad2      	subs	r2, r2, r3
 8008256:	2308      	movs	r3, #8
 8008258:	005b      	lsls	r3, r3, #1
 800825a:	429a      	cmp	r2, r3
 800825c:	d920      	bls.n	80082a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800825e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	4413      	add	r3, r2
 8008264:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008266:	69bb      	ldr	r3, [r7, #24]
 8008268:	f003 0307 	and.w	r3, r3, #7
 800826c:	2b00      	cmp	r3, #0
 800826e:	d00b      	beq.n	8008288 <pvPortMalloc+0xfc>
	__asm volatile
 8008270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008274:	f383 8811 	msr	BASEPRI, r3
 8008278:	f3bf 8f6f 	isb	sy
 800827c:	f3bf 8f4f 	dsb	sy
 8008280:	613b      	str	r3, [r7, #16]
}
 8008282:	bf00      	nop
 8008284:	bf00      	nop
 8008286:	e7fd      	b.n	8008284 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800828a:	685a      	ldr	r2, [r3, #4]
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	1ad2      	subs	r2, r2, r3
 8008290:	69bb      	ldr	r3, [r7, #24]
 8008292:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008296:	687a      	ldr	r2, [r7, #4]
 8008298:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800829a:	69b8      	ldr	r0, [r7, #24]
 800829c:	f000 f90a 	bl	80084b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80082a0:	4b1d      	ldr	r3, [pc, #116]	@ (8008318 <pvPortMalloc+0x18c>)
 80082a2:	681a      	ldr	r2, [r3, #0]
 80082a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a6:	685b      	ldr	r3, [r3, #4]
 80082a8:	1ad3      	subs	r3, r2, r3
 80082aa:	4a1b      	ldr	r2, [pc, #108]	@ (8008318 <pvPortMalloc+0x18c>)
 80082ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80082ae:	4b1a      	ldr	r3, [pc, #104]	@ (8008318 <pvPortMalloc+0x18c>)
 80082b0:	681a      	ldr	r2, [r3, #0]
 80082b2:	4b1b      	ldr	r3, [pc, #108]	@ (8008320 <pvPortMalloc+0x194>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	429a      	cmp	r2, r3
 80082b8:	d203      	bcs.n	80082c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80082ba:	4b17      	ldr	r3, [pc, #92]	@ (8008318 <pvPortMalloc+0x18c>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	4a18      	ldr	r2, [pc, #96]	@ (8008320 <pvPortMalloc+0x194>)
 80082c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80082c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082c4:	685a      	ldr	r2, [r3, #4]
 80082c6:	4b13      	ldr	r3, [pc, #76]	@ (8008314 <pvPortMalloc+0x188>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	431a      	orrs	r2, r3
 80082cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80082d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082d2:	2200      	movs	r2, #0
 80082d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80082d6:	4b13      	ldr	r3, [pc, #76]	@ (8008324 <pvPortMalloc+0x198>)
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	3301      	adds	r3, #1
 80082dc:	4a11      	ldr	r2, [pc, #68]	@ (8008324 <pvPortMalloc+0x198>)
 80082de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80082e0:	f7fe fcde 	bl	8006ca0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80082e4:	69fb      	ldr	r3, [r7, #28]
 80082e6:	f003 0307 	and.w	r3, r3, #7
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d00b      	beq.n	8008306 <pvPortMalloc+0x17a>
	__asm volatile
 80082ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082f2:	f383 8811 	msr	BASEPRI, r3
 80082f6:	f3bf 8f6f 	isb	sy
 80082fa:	f3bf 8f4f 	dsb	sy
 80082fe:	60fb      	str	r3, [r7, #12]
}
 8008300:	bf00      	nop
 8008302:	bf00      	nop
 8008304:	e7fd      	b.n	8008302 <pvPortMalloc+0x176>
	return pvReturn;
 8008306:	69fb      	ldr	r3, [r7, #28]
}
 8008308:	4618      	mov	r0, r3
 800830a:	3728      	adds	r7, #40	@ 0x28
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}
 8008310:	20001c70 	.word	0x20001c70
 8008314:	20001c84 	.word	0x20001c84
 8008318:	20001c74 	.word	0x20001c74
 800831c:	20001c68 	.word	0x20001c68
 8008320:	20001c78 	.word	0x20001c78
 8008324:	20001c7c 	.word	0x20001c7c

08008328 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b086      	sub	sp, #24
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d04f      	beq.n	80083da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800833a:	2308      	movs	r3, #8
 800833c:	425b      	negs	r3, r3
 800833e:	697a      	ldr	r2, [r7, #20]
 8008340:	4413      	add	r3, r2
 8008342:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008344:	697b      	ldr	r3, [r7, #20]
 8008346:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	685a      	ldr	r2, [r3, #4]
 800834c:	4b25      	ldr	r3, [pc, #148]	@ (80083e4 <vPortFree+0xbc>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	4013      	ands	r3, r2
 8008352:	2b00      	cmp	r3, #0
 8008354:	d10b      	bne.n	800836e <vPortFree+0x46>
	__asm volatile
 8008356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800835a:	f383 8811 	msr	BASEPRI, r3
 800835e:	f3bf 8f6f 	isb	sy
 8008362:	f3bf 8f4f 	dsb	sy
 8008366:	60fb      	str	r3, [r7, #12]
}
 8008368:	bf00      	nop
 800836a:	bf00      	nop
 800836c:	e7fd      	b.n	800836a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800836e:	693b      	ldr	r3, [r7, #16]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d00b      	beq.n	800838e <vPortFree+0x66>
	__asm volatile
 8008376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800837a:	f383 8811 	msr	BASEPRI, r3
 800837e:	f3bf 8f6f 	isb	sy
 8008382:	f3bf 8f4f 	dsb	sy
 8008386:	60bb      	str	r3, [r7, #8]
}
 8008388:	bf00      	nop
 800838a:	bf00      	nop
 800838c:	e7fd      	b.n	800838a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	685a      	ldr	r2, [r3, #4]
 8008392:	4b14      	ldr	r3, [pc, #80]	@ (80083e4 <vPortFree+0xbc>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4013      	ands	r3, r2
 8008398:	2b00      	cmp	r3, #0
 800839a:	d01e      	beq.n	80083da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800839c:	693b      	ldr	r3, [r7, #16]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d11a      	bne.n	80083da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	685a      	ldr	r2, [r3, #4]
 80083a8:	4b0e      	ldr	r3, [pc, #56]	@ (80083e4 <vPortFree+0xbc>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	43db      	mvns	r3, r3
 80083ae:	401a      	ands	r2, r3
 80083b0:	693b      	ldr	r3, [r7, #16]
 80083b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80083b4:	f7fe fc66 	bl	8006c84 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	685a      	ldr	r2, [r3, #4]
 80083bc:	4b0a      	ldr	r3, [pc, #40]	@ (80083e8 <vPortFree+0xc0>)
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	4413      	add	r3, r2
 80083c2:	4a09      	ldr	r2, [pc, #36]	@ (80083e8 <vPortFree+0xc0>)
 80083c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80083c6:	6938      	ldr	r0, [r7, #16]
 80083c8:	f000 f874 	bl	80084b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80083cc:	4b07      	ldr	r3, [pc, #28]	@ (80083ec <vPortFree+0xc4>)
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	3301      	adds	r3, #1
 80083d2:	4a06      	ldr	r2, [pc, #24]	@ (80083ec <vPortFree+0xc4>)
 80083d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80083d6:	f7fe fc63 	bl	8006ca0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80083da:	bf00      	nop
 80083dc:	3718      	adds	r7, #24
 80083de:	46bd      	mov	sp, r7
 80083e0:	bd80      	pop	{r7, pc}
 80083e2:	bf00      	nop
 80083e4:	20001c84 	.word	0x20001c84
 80083e8:	20001c74 	.word	0x20001c74
 80083ec:	20001c80 	.word	0x20001c80

080083f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80083f0:	b480      	push	{r7}
 80083f2:	b085      	sub	sp, #20
 80083f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80083f6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80083fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80083fc:	4b27      	ldr	r3, [pc, #156]	@ (800849c <prvHeapInit+0xac>)
 80083fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	f003 0307 	and.w	r3, r3, #7
 8008406:	2b00      	cmp	r3, #0
 8008408:	d00c      	beq.n	8008424 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	3307      	adds	r3, #7
 800840e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	f023 0307 	bic.w	r3, r3, #7
 8008416:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008418:	68ba      	ldr	r2, [r7, #8]
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	1ad3      	subs	r3, r2, r3
 800841e:	4a1f      	ldr	r2, [pc, #124]	@ (800849c <prvHeapInit+0xac>)
 8008420:	4413      	add	r3, r2
 8008422:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008428:	4a1d      	ldr	r2, [pc, #116]	@ (80084a0 <prvHeapInit+0xb0>)
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800842e:	4b1c      	ldr	r3, [pc, #112]	@ (80084a0 <prvHeapInit+0xb0>)
 8008430:	2200      	movs	r2, #0
 8008432:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	68ba      	ldr	r2, [r7, #8]
 8008438:	4413      	add	r3, r2
 800843a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800843c:	2208      	movs	r2, #8
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	1a9b      	subs	r3, r3, r2
 8008442:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	f023 0307 	bic.w	r3, r3, #7
 800844a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	4a15      	ldr	r2, [pc, #84]	@ (80084a4 <prvHeapInit+0xb4>)
 8008450:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008452:	4b14      	ldr	r3, [pc, #80]	@ (80084a4 <prvHeapInit+0xb4>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	2200      	movs	r2, #0
 8008458:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800845a:	4b12      	ldr	r3, [pc, #72]	@ (80084a4 <prvHeapInit+0xb4>)
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	2200      	movs	r2, #0
 8008460:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	68fa      	ldr	r2, [r7, #12]
 800846a:	1ad2      	subs	r2, r2, r3
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008470:	4b0c      	ldr	r3, [pc, #48]	@ (80084a4 <prvHeapInit+0xb4>)
 8008472:	681a      	ldr	r2, [r3, #0]
 8008474:	683b      	ldr	r3, [r7, #0]
 8008476:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	4a0a      	ldr	r2, [pc, #40]	@ (80084a8 <prvHeapInit+0xb8>)
 800847e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008480:	683b      	ldr	r3, [r7, #0]
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	4a09      	ldr	r2, [pc, #36]	@ (80084ac <prvHeapInit+0xbc>)
 8008486:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008488:	4b09      	ldr	r3, [pc, #36]	@ (80084b0 <prvHeapInit+0xc0>)
 800848a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800848e:	601a      	str	r2, [r3, #0]
}
 8008490:	bf00      	nop
 8008492:	3714      	adds	r7, #20
 8008494:	46bd      	mov	sp, r7
 8008496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849a:	4770      	bx	lr
 800849c:	200010b0 	.word	0x200010b0
 80084a0:	20001c68 	.word	0x20001c68
 80084a4:	20001c70 	.word	0x20001c70
 80084a8:	20001c78 	.word	0x20001c78
 80084ac:	20001c74 	.word	0x20001c74
 80084b0:	20001c84 	.word	0x20001c84

080084b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80084b4:	b480      	push	{r7}
 80084b6:	b085      	sub	sp, #20
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80084bc:	4b28      	ldr	r3, [pc, #160]	@ (8008560 <prvInsertBlockIntoFreeList+0xac>)
 80084be:	60fb      	str	r3, [r7, #12]
 80084c0:	e002      	b.n	80084c8 <prvInsertBlockIntoFreeList+0x14>
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	60fb      	str	r3, [r7, #12]
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	687a      	ldr	r2, [r7, #4]
 80084ce:	429a      	cmp	r2, r3
 80084d0:	d8f7      	bhi.n	80084c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	685b      	ldr	r3, [r3, #4]
 80084da:	68ba      	ldr	r2, [r7, #8]
 80084dc:	4413      	add	r3, r2
 80084de:	687a      	ldr	r2, [r7, #4]
 80084e0:	429a      	cmp	r2, r3
 80084e2:	d108      	bne.n	80084f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	685a      	ldr	r2, [r3, #4]
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	441a      	add	r2, r3
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	685b      	ldr	r3, [r3, #4]
 80084fe:	68ba      	ldr	r2, [r7, #8]
 8008500:	441a      	add	r2, r3
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	429a      	cmp	r2, r3
 8008508:	d118      	bne.n	800853c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681a      	ldr	r2, [r3, #0]
 800850e:	4b15      	ldr	r3, [pc, #84]	@ (8008564 <prvInsertBlockIntoFreeList+0xb0>)
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	429a      	cmp	r2, r3
 8008514:	d00d      	beq.n	8008532 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	685a      	ldr	r2, [r3, #4]
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	685b      	ldr	r3, [r3, #4]
 8008520:	441a      	add	r2, r3
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	681a      	ldr	r2, [r3, #0]
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	601a      	str	r2, [r3, #0]
 8008530:	e008      	b.n	8008544 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008532:	4b0c      	ldr	r3, [pc, #48]	@ (8008564 <prvInsertBlockIntoFreeList+0xb0>)
 8008534:	681a      	ldr	r2, [r3, #0]
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	601a      	str	r2, [r3, #0]
 800853a:	e003      	b.n	8008544 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681a      	ldr	r2, [r3, #0]
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008544:	68fa      	ldr	r2, [r7, #12]
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	429a      	cmp	r2, r3
 800854a:	d002      	beq.n	8008552 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	687a      	ldr	r2, [r7, #4]
 8008550:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008552:	bf00      	nop
 8008554:	3714      	adds	r7, #20
 8008556:	46bd      	mov	sp, r7
 8008558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855c:	4770      	bx	lr
 800855e:	bf00      	nop
 8008560:	20001c68 	.word	0x20001c68
 8008564:	20001c70 	.word	0x20001c70

08008568 <memset>:
 8008568:	4402      	add	r2, r0
 800856a:	4603      	mov	r3, r0
 800856c:	4293      	cmp	r3, r2
 800856e:	d100      	bne.n	8008572 <memset+0xa>
 8008570:	4770      	bx	lr
 8008572:	f803 1b01 	strb.w	r1, [r3], #1
 8008576:	e7f9      	b.n	800856c <memset+0x4>

08008578 <_reclaim_reent>:
 8008578:	4b2d      	ldr	r3, [pc, #180]	@ (8008630 <_reclaim_reent+0xb8>)
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	4283      	cmp	r3, r0
 800857e:	b570      	push	{r4, r5, r6, lr}
 8008580:	4604      	mov	r4, r0
 8008582:	d053      	beq.n	800862c <_reclaim_reent+0xb4>
 8008584:	69c3      	ldr	r3, [r0, #28]
 8008586:	b31b      	cbz	r3, 80085d0 <_reclaim_reent+0x58>
 8008588:	68db      	ldr	r3, [r3, #12]
 800858a:	b163      	cbz	r3, 80085a6 <_reclaim_reent+0x2e>
 800858c:	2500      	movs	r5, #0
 800858e:	69e3      	ldr	r3, [r4, #28]
 8008590:	68db      	ldr	r3, [r3, #12]
 8008592:	5959      	ldr	r1, [r3, r5]
 8008594:	b9b1      	cbnz	r1, 80085c4 <_reclaim_reent+0x4c>
 8008596:	3504      	adds	r5, #4
 8008598:	2d80      	cmp	r5, #128	@ 0x80
 800859a:	d1f8      	bne.n	800858e <_reclaim_reent+0x16>
 800859c:	69e3      	ldr	r3, [r4, #28]
 800859e:	4620      	mov	r0, r4
 80085a0:	68d9      	ldr	r1, [r3, #12]
 80085a2:	f000 f87b 	bl	800869c <_free_r>
 80085a6:	69e3      	ldr	r3, [r4, #28]
 80085a8:	6819      	ldr	r1, [r3, #0]
 80085aa:	b111      	cbz	r1, 80085b2 <_reclaim_reent+0x3a>
 80085ac:	4620      	mov	r0, r4
 80085ae:	f000 f875 	bl	800869c <_free_r>
 80085b2:	69e3      	ldr	r3, [r4, #28]
 80085b4:	689d      	ldr	r5, [r3, #8]
 80085b6:	b15d      	cbz	r5, 80085d0 <_reclaim_reent+0x58>
 80085b8:	4629      	mov	r1, r5
 80085ba:	4620      	mov	r0, r4
 80085bc:	682d      	ldr	r5, [r5, #0]
 80085be:	f000 f86d 	bl	800869c <_free_r>
 80085c2:	e7f8      	b.n	80085b6 <_reclaim_reent+0x3e>
 80085c4:	680e      	ldr	r6, [r1, #0]
 80085c6:	4620      	mov	r0, r4
 80085c8:	f000 f868 	bl	800869c <_free_r>
 80085cc:	4631      	mov	r1, r6
 80085ce:	e7e1      	b.n	8008594 <_reclaim_reent+0x1c>
 80085d0:	6961      	ldr	r1, [r4, #20]
 80085d2:	b111      	cbz	r1, 80085da <_reclaim_reent+0x62>
 80085d4:	4620      	mov	r0, r4
 80085d6:	f000 f861 	bl	800869c <_free_r>
 80085da:	69e1      	ldr	r1, [r4, #28]
 80085dc:	b111      	cbz	r1, 80085e4 <_reclaim_reent+0x6c>
 80085de:	4620      	mov	r0, r4
 80085e0:	f000 f85c 	bl	800869c <_free_r>
 80085e4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80085e6:	b111      	cbz	r1, 80085ee <_reclaim_reent+0x76>
 80085e8:	4620      	mov	r0, r4
 80085ea:	f000 f857 	bl	800869c <_free_r>
 80085ee:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80085f0:	b111      	cbz	r1, 80085f8 <_reclaim_reent+0x80>
 80085f2:	4620      	mov	r0, r4
 80085f4:	f000 f852 	bl	800869c <_free_r>
 80085f8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80085fa:	b111      	cbz	r1, 8008602 <_reclaim_reent+0x8a>
 80085fc:	4620      	mov	r0, r4
 80085fe:	f000 f84d 	bl	800869c <_free_r>
 8008602:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008604:	b111      	cbz	r1, 800860c <_reclaim_reent+0x94>
 8008606:	4620      	mov	r0, r4
 8008608:	f000 f848 	bl	800869c <_free_r>
 800860c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800860e:	b111      	cbz	r1, 8008616 <_reclaim_reent+0x9e>
 8008610:	4620      	mov	r0, r4
 8008612:	f000 f843 	bl	800869c <_free_r>
 8008616:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008618:	b111      	cbz	r1, 8008620 <_reclaim_reent+0xa8>
 800861a:	4620      	mov	r0, r4
 800861c:	f000 f83e 	bl	800869c <_free_r>
 8008620:	6a23      	ldr	r3, [r4, #32]
 8008622:	b11b      	cbz	r3, 800862c <_reclaim_reent+0xb4>
 8008624:	4620      	mov	r0, r4
 8008626:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800862a:	4718      	bx	r3
 800862c:	bd70      	pop	{r4, r5, r6, pc}
 800862e:	bf00      	nop
 8008630:	20000018 	.word	0x20000018

08008634 <__libc_init_array>:
 8008634:	b570      	push	{r4, r5, r6, lr}
 8008636:	4d0d      	ldr	r5, [pc, #52]	@ (800866c <__libc_init_array+0x38>)
 8008638:	4c0d      	ldr	r4, [pc, #52]	@ (8008670 <__libc_init_array+0x3c>)
 800863a:	1b64      	subs	r4, r4, r5
 800863c:	10a4      	asrs	r4, r4, #2
 800863e:	2600      	movs	r6, #0
 8008640:	42a6      	cmp	r6, r4
 8008642:	d109      	bne.n	8008658 <__libc_init_array+0x24>
 8008644:	4d0b      	ldr	r5, [pc, #44]	@ (8008674 <__libc_init_array+0x40>)
 8008646:	4c0c      	ldr	r4, [pc, #48]	@ (8008678 <__libc_init_array+0x44>)
 8008648:	f000 f87e 	bl	8008748 <_init>
 800864c:	1b64      	subs	r4, r4, r5
 800864e:	10a4      	asrs	r4, r4, #2
 8008650:	2600      	movs	r6, #0
 8008652:	42a6      	cmp	r6, r4
 8008654:	d105      	bne.n	8008662 <__libc_init_array+0x2e>
 8008656:	bd70      	pop	{r4, r5, r6, pc}
 8008658:	f855 3b04 	ldr.w	r3, [r5], #4
 800865c:	4798      	blx	r3
 800865e:	3601      	adds	r6, #1
 8008660:	e7ee      	b.n	8008640 <__libc_init_array+0xc>
 8008662:	f855 3b04 	ldr.w	r3, [r5], #4
 8008666:	4798      	blx	r3
 8008668:	3601      	adds	r6, #1
 800866a:	e7f2      	b.n	8008652 <__libc_init_array+0x1e>
 800866c:	08008888 	.word	0x08008888
 8008670:	08008888 	.word	0x08008888
 8008674:	08008888 	.word	0x08008888
 8008678:	0800888c 	.word	0x0800888c

0800867c <__retarget_lock_acquire_recursive>:
 800867c:	4770      	bx	lr

0800867e <__retarget_lock_release_recursive>:
 800867e:	4770      	bx	lr

08008680 <memcpy>:
 8008680:	440a      	add	r2, r1
 8008682:	4291      	cmp	r1, r2
 8008684:	f100 33ff 	add.w	r3, r0, #4294967295
 8008688:	d100      	bne.n	800868c <memcpy+0xc>
 800868a:	4770      	bx	lr
 800868c:	b510      	push	{r4, lr}
 800868e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008692:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008696:	4291      	cmp	r1, r2
 8008698:	d1f9      	bne.n	800868e <memcpy+0xe>
 800869a:	bd10      	pop	{r4, pc}

0800869c <_free_r>:
 800869c:	b538      	push	{r3, r4, r5, lr}
 800869e:	4605      	mov	r5, r0
 80086a0:	2900      	cmp	r1, #0
 80086a2:	d041      	beq.n	8008728 <_free_r+0x8c>
 80086a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80086a8:	1f0c      	subs	r4, r1, #4
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	bfb8      	it	lt
 80086ae:	18e4      	addlt	r4, r4, r3
 80086b0:	f000 f83e 	bl	8008730 <__malloc_lock>
 80086b4:	4a1d      	ldr	r2, [pc, #116]	@ (800872c <_free_r+0x90>)
 80086b6:	6813      	ldr	r3, [r2, #0]
 80086b8:	b933      	cbnz	r3, 80086c8 <_free_r+0x2c>
 80086ba:	6063      	str	r3, [r4, #4]
 80086bc:	6014      	str	r4, [r2, #0]
 80086be:	4628      	mov	r0, r5
 80086c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086c4:	f000 b83a 	b.w	800873c <__malloc_unlock>
 80086c8:	42a3      	cmp	r3, r4
 80086ca:	d908      	bls.n	80086de <_free_r+0x42>
 80086cc:	6820      	ldr	r0, [r4, #0]
 80086ce:	1821      	adds	r1, r4, r0
 80086d0:	428b      	cmp	r3, r1
 80086d2:	bf01      	itttt	eq
 80086d4:	6819      	ldreq	r1, [r3, #0]
 80086d6:	685b      	ldreq	r3, [r3, #4]
 80086d8:	1809      	addeq	r1, r1, r0
 80086da:	6021      	streq	r1, [r4, #0]
 80086dc:	e7ed      	b.n	80086ba <_free_r+0x1e>
 80086de:	461a      	mov	r2, r3
 80086e0:	685b      	ldr	r3, [r3, #4]
 80086e2:	b10b      	cbz	r3, 80086e8 <_free_r+0x4c>
 80086e4:	42a3      	cmp	r3, r4
 80086e6:	d9fa      	bls.n	80086de <_free_r+0x42>
 80086e8:	6811      	ldr	r1, [r2, #0]
 80086ea:	1850      	adds	r0, r2, r1
 80086ec:	42a0      	cmp	r0, r4
 80086ee:	d10b      	bne.n	8008708 <_free_r+0x6c>
 80086f0:	6820      	ldr	r0, [r4, #0]
 80086f2:	4401      	add	r1, r0
 80086f4:	1850      	adds	r0, r2, r1
 80086f6:	4283      	cmp	r3, r0
 80086f8:	6011      	str	r1, [r2, #0]
 80086fa:	d1e0      	bne.n	80086be <_free_r+0x22>
 80086fc:	6818      	ldr	r0, [r3, #0]
 80086fe:	685b      	ldr	r3, [r3, #4]
 8008700:	6053      	str	r3, [r2, #4]
 8008702:	4408      	add	r0, r1
 8008704:	6010      	str	r0, [r2, #0]
 8008706:	e7da      	b.n	80086be <_free_r+0x22>
 8008708:	d902      	bls.n	8008710 <_free_r+0x74>
 800870a:	230c      	movs	r3, #12
 800870c:	602b      	str	r3, [r5, #0]
 800870e:	e7d6      	b.n	80086be <_free_r+0x22>
 8008710:	6820      	ldr	r0, [r4, #0]
 8008712:	1821      	adds	r1, r4, r0
 8008714:	428b      	cmp	r3, r1
 8008716:	bf04      	itt	eq
 8008718:	6819      	ldreq	r1, [r3, #0]
 800871a:	685b      	ldreq	r3, [r3, #4]
 800871c:	6063      	str	r3, [r4, #4]
 800871e:	bf04      	itt	eq
 8008720:	1809      	addeq	r1, r1, r0
 8008722:	6021      	streq	r1, [r4, #0]
 8008724:	6054      	str	r4, [r2, #4]
 8008726:	e7ca      	b.n	80086be <_free_r+0x22>
 8008728:	bd38      	pop	{r3, r4, r5, pc}
 800872a:	bf00      	nop
 800872c:	20001dc4 	.word	0x20001dc4

08008730 <__malloc_lock>:
 8008730:	4801      	ldr	r0, [pc, #4]	@ (8008738 <__malloc_lock+0x8>)
 8008732:	f7ff bfa3 	b.w	800867c <__retarget_lock_acquire_recursive>
 8008736:	bf00      	nop
 8008738:	20001dc0 	.word	0x20001dc0

0800873c <__malloc_unlock>:
 800873c:	4801      	ldr	r0, [pc, #4]	@ (8008744 <__malloc_unlock+0x8>)
 800873e:	f7ff bf9e 	b.w	800867e <__retarget_lock_release_recursive>
 8008742:	bf00      	nop
 8008744:	20001dc0 	.word	0x20001dc0

08008748 <_init>:
 8008748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800874a:	bf00      	nop
 800874c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800874e:	bc08      	pop	{r3}
 8008750:	469e      	mov	lr, r3
 8008752:	4770      	bx	lr

08008754 <_fini>:
 8008754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008756:	bf00      	nop
 8008758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800875a:	bc08      	pop	{r3}
 800875c:	469e      	mov	lr, r3
 800875e:	4770      	bx	lr
