

================================================================
== Vitis HLS Report for 'convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2'
================================================================
* Date:           Wed Nov  6 15:52:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Sobel_Edge_Detector_PL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       98|       98|  0.980 us|  0.980 us|   98|   98|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1_VITIS_LOOP_21_2  |       96|       96|        25|          9|          1|     9|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 9, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.24>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [convolution.cpp:14]   --->   Operation 28 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar20 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add_ln181 = alloca i32 1"   --->   Operation 30 'alloca' 'add_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [convolution.cpp:14]   --->   Operation 31 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar = alloca i32 1"   --->   Operation 32 'alloca' 'indvar' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 33 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r"   --->   Operation 35 'read' 'output_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%w_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_7"   --->   Operation 36 'read' 'w_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%w_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_3"   --->   Operation 37 'read' 'w_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%w_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_4"   --->   Operation 38 'read' 'w_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%w_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_6"   --->   Operation 39 'read' 'w_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w"   --->   Operation 40 'read' 'w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%w_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_8"   --->   Operation 41 'read' 'w_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%w_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_1"   --->   Operation 42 'read' 'w_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%w_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_5"   --->   Operation 43 'read' 'w_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%w_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %w_2"   --->   Operation 44 'read' 'w_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x"   --->   Operation 45 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln0 = store i2 0, i2 %indvar"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln14 = store i3 1, i3 %i" [convolution.cpp:14]   --->   Operation 48 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln0 = store i2 0, i2 %indvar20"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln14 = store i3 1, i3 %j" [convolution.cpp:14]   --->   Operation 50 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 51 [1/1] (0.46ns)   --->   "%br_ln0 = br void %VITIS_LOOP_25_3"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.VITIS_LOOP_25_3.split"   --->   Operation 52 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%j_1 = load i3 %j" [convolution.cpp:31]   --->   Operation 53 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [convolution.cpp:18]   --->   Operation 54 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.80ns)   --->   "%icmp_ln18 = icmp_eq  i4 %indvar_flatten_load, i4 9" [convolution.cpp:18]   --->   Operation 56 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.80ns)   --->   "%add_ln18_1 = add i4 %indvar_flatten_load, i4 1" [convolution.cpp:18]   --->   Operation 57 'add' 'add_ln18_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc30, void %for.end32.exitStub" [convolution.cpp:18]   --->   Operation 58 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%indvar20_load = load i2 %indvar20" [convolution.cpp:14]   --->   Operation 59 'load' 'indvar20_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add_ln181_load = load i2 %add_ln181" [convolution.cpp:18]   --->   Operation 60 'load' 'add_ln181_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%i_load = load i3 %i"   --->   Operation 61 'load' 'i_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_load = load i2 %indvar" [convolution.cpp:18]   --->   Operation 62 'load' 'indvar_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_18_1_VITIS_LOOP_21_2_str"   --->   Operation 63 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.71ns)   --->   "%icmp_ln21 = icmp_eq  i3 %j_1, i3 4" [convolution.cpp:21]   --->   Operation 65 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.14ns)   --->   "%or_ln14 = or i1 %icmp_ln21, i1 %first_iter_0" [convolution.cpp:14]   --->   Operation 66 'or' 'or_ln14' <Predicate = (!icmp_ln18)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.34ns)   --->   "%select_ln14 = select i1 %icmp_ln21, i2 0, i2 %indvar20_load" [convolution.cpp:14]   --->   Operation 67 'select' 'select_ln14' <Predicate = (!icmp_ln18)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.34ns)   --->   "%select_ln18 = select i1 %icmp_ln21, i2 %add_ln181_load, i2 %indvar_load" [convolution.cpp:18]   --->   Operation 68 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.71ns)   --->   "%indvars_iv_next26_dup3 = add i3 %i_load, i3 1"   --->   Operation 69 'add' 'indvars_iv_next26_dup3' <Predicate = (!icmp_ln18)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.34ns)   --->   "%select_ln18_1 = select i1 %icmp_ln21, i3 %indvars_iv_next26_dup3, i3 %i_load" [convolution.cpp:18]   --->   Operation 70 'select' 'select_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%empty_21 = trunc i3 %select_ln18_1" [convolution.cpp:18]   --->   Operation 71 'trunc' 'empty_21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2, i2 %empty_21, i2 %empty_21, i2 0" [convolution.cpp:18]   --->   Operation 72 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_cast13 = zext i6 %tmp_2" [convolution.cpp:18]   --->   Operation 73 'zext' 'p_cast13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.84ns)   --->   "%tmp = add i7 %p_cast13, i7 4" [convolution.cpp:18]   --->   Operation 74 'add' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_cast = zext i7 %tmp" [convolution.cpp:18]   --->   Operation 75 'zext' 'tmp_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.36ns)   --->   "%empty_22 = add i64 %tmp_cast, i64 %output_r_read" [convolution.cpp:18]   --->   Operation 76 'add' 'empty_22' <Predicate = (!icmp_ln18)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_22, i32 2, i32 63" [convolution.cpp:21]   --->   Operation 77 'partselect' 'trunc_ln' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i62 %trunc_ln" [convolution.cpp:21]   --->   Operation 78 'sext' 'sext_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln21" [convolution.cpp:21]   --->   Operation 79 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %or_ln14, void %VITIS_LOOP_25_3.split, void %for.first.iter.VITIS_LOOP_25_3" [convolution.cpp:21]   --->   Operation 80 'br' 'br_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_cast15 = zext i6 %tmp_2" [convolution.cpp:18]   --->   Operation 81 'zext' 'p_cast15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%add_ln31_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i2, i2 %select_ln18, i2 %select_ln18, i2 0" [convolution.cpp:31]   --->   Operation 82 'bitconcatenate' 'add_ln31_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %add_ln31_8" [convolution.cpp:31]   --->   Operation 83 'zext' 'zext_ln31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln14, i2 0" [convolution.cpp:31]   --->   Operation 84 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i4 %shl_ln" [convolution.cpp:31]   --->   Operation 85 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i4 %shl_ln" [convolution.cpp:31]   --->   Operation 86 'zext' 'zext_ln31_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln31 = add i64 %zext_ln31, i64 %x_read" [convolution.cpp:31]   --->   Operation 87 'add' 'add_ln31' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 88 [1/1] (0.84ns)   --->   "%add_ln31_1 = add i6 %zext_ln31_2, i6 40" [convolution.cpp:31]   --->   Operation 88 'add' 'add_ln31_1' <Predicate = (!icmp_ln18)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i6 %add_ln31_1" [convolution.cpp:31]   --->   Operation 89 'zext' 'zext_ln31_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln31_2 = add i64 %zext_ln31_3, i64 %add_ln31" [convolution.cpp:31]   --->   Operation 90 'add' 'add_ln31_2' <Predicate = (!icmp_ln18)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 91 [1/1] (1.36ns)   --->   "%add_ln31_3 = add i64 %zext_ln31_1, i64 %x_read" [convolution.cpp:31]   --->   Operation 91 'add' 'add_ln31_3' <Predicate = (!icmp_ln18)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (1.36ns)   --->   "%add_ln31_4 = add i64 %add_ln31_3, i64 %p_cast15" [convolution.cpp:31]   --->   Operation 92 'add' 'add_ln31_4' <Predicate = (!icmp_ln18)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (1.36ns)   --->   "%add_ln31_5 = add i64 %add_ln31_3, i64 %zext_ln31" [convolution.cpp:31]   --->   Operation 93 'add' 'add_ln31_5' <Predicate = (!icmp_ln18)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31_5, i32 2, i32 63" [convolution.cpp:31]   --->   Operation 94 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln1" [convolution.cpp:31]   --->   Operation 95 'sext' 'sext_ln31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln31" [convolution.cpp:31]   --->   Operation 96 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.71ns)   --->   "%add_ln31_6 = add i3 %j_1, i3 1" [convolution.cpp:31]   --->   Operation 97 'add' 'add_ln31_6' <Predicate = (!icmp_ln18)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.34ns)   --->   "%select_ln31 = select i1 %icmp_ln21, i3 2, i3 %add_ln31_6" [convolution.cpp:31]   --->   Operation 98 'select' 'select_ln31' <Predicate = (!icmp_ln18)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln31_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31_4, i32 2, i32 63" [convolution.cpp:31]   --->   Operation 99 'partselect' 'trunc_ln31_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln31_1 = sext i62 %trunc_ln31_1" [convolution.cpp:31]   --->   Operation 100 'sext' 'sext_ln31_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln31_1" [convolution.cpp:31]   --->   Operation 101 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln31_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31_2, i32 2, i32 63" [convolution.cpp:31]   --->   Operation 102 'partselect' 'trunc_ln31_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln31_2 = sext i62 %trunc_ln31_2" [convolution.cpp:31]   --->   Operation 103 'sext' 'sext_ln31_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln31_2" [convolution.cpp:31]   --->   Operation 104 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.62ns)   --->   "%add_ln21 = add i2 %select_ln14, i2 1" [convolution.cpp:21]   --->   Operation 105 'add' 'add_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.71ns)   --->   "%icmp_ln21_1 = icmp_eq  i3 %select_ln31, i3 4" [convolution.cpp:21]   --->   Operation 106 'icmp' 'icmp_ln21_1' <Predicate = (!icmp_ln18)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.62ns)   --->   "%add_ln18 = add i2 %select_ln18, i2 1" [convolution.cpp:18]   --->   Operation 107 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21_1, void %new.latch.VITIS_LOOP_25_3.split, void %last.iter.VITIS_LOOP_25_3.split" [convolution.cpp:21]   --->   Operation 108 'br' 'br_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.46ns)   --->   "%store_ln18 = store i4 %add_ln18_1, i4 %indvar_flatten" [convolution.cpp:18]   --->   Operation 109 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.46>
ST_1 : Operation 110 [1/1] (0.46ns)   --->   "%store_ln18 = store i2 %select_ln18, i2 %indvar" [convolution.cpp:18]   --->   Operation 110 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.46>
ST_1 : Operation 111 [1/1] (0.46ns)   --->   "%store_ln14 = store i3 %select_ln18_1, i3 %i" [convolution.cpp:14]   --->   Operation 111 'store' 'store_ln14' <Predicate = (!icmp_ln18)> <Delay = 0.46>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln18 = store i2 %add_ln18, i2 %add_ln181" [convolution.cpp:18]   --->   Operation 112 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.46ns)   --->   "%store_ln21 = store i2 %add_ln21, i2 %indvar20" [convolution.cpp:21]   --->   Operation 113 'store' 'store_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.46>
ST_1 : Operation 114 [1/1] (0.46ns)   --->   "%store_ln14 = store i3 %select_ln31, i3 %j" [convolution.cpp:14]   --->   Operation 114 'store' 'store_ln14' <Predicate = (!icmp_ln18)> <Delay = 0.46>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln21 = br void %VITIS_LOOP_25_3" [convolution.cpp:21]   --->   Operation 115 'br' 'br_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 116 [1/1] (7.30ns)   --->   "%empty_20 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr, i32 3" [convolution.cpp:21]   --->   Operation 116 'writereq' 'empty_20' <Predicate = (!icmp_ln18 & or_ln14)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln21 = br void %VITIS_LOOP_25_3.split" [convolution.cpp:21]   --->   Operation 117 'br' 'br_ln21' <Predicate = (!icmp_ln18 & or_ln14)> <Delay = 0.00>
ST_2 : Operation 118 [8/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [convolution.cpp:31]   --->   Operation 118 'readreq' 'empty_17' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 119 [7/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [convolution.cpp:31]   --->   Operation 119 'readreq' 'empty_17' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 120 [6/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [convolution.cpp:31]   --->   Operation 120 'readreq' 'empty_17' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 121 [5/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [convolution.cpp:31]   --->   Operation 121 'readreq' 'empty_17' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 122 [8/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [convolution.cpp:31]   --->   Operation 122 'readreq' 'empty_18' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 123 [4/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [convolution.cpp:31]   --->   Operation 123 'readreq' 'empty_17' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 124 [7/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [convolution.cpp:31]   --->   Operation 124 'readreq' 'empty_18' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 125 [3/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [convolution.cpp:31]   --->   Operation 125 'readreq' 'empty_17' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 126 [6/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [convolution.cpp:31]   --->   Operation 126 'readreq' 'empty_18' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 127 [2/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [convolution.cpp:31]   --->   Operation 127 'readreq' 'empty_17' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 128 [5/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [convolution.cpp:31]   --->   Operation 128 'readreq' 'empty_18' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 129 [8/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [convolution.cpp:31]   --->   Operation 129 'readreq' 'empty_19' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 130 [1/8] (7.30ns)   --->   "%empty_17 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 3" [convolution.cpp:31]   --->   Operation 130 'readreq' 'empty_17' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 131 [4/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [convolution.cpp:31]   --->   Operation 131 'readreq' 'empty_18' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 132 [7/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [convolution.cpp:31]   --->   Operation 132 'readreq' 'empty_19' <Predicate = (!icmp_ln18)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 133 [1/1] (7.30ns)   --->   "%a = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [convolution.cpp:31]   --->   Operation 133 'read' 'a' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 134 [3/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [convolution.cpp:31]   --->   Operation 134 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 135 [6/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [convolution.cpp:31]   --->   Operation 135 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 136 [1/1] (7.30ns)   --->   "%a_1 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [convolution.cpp:31]   --->   Operation 136 'read' 'a_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 137 [2/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [convolution.cpp:31]   --->   Operation 137 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 138 [5/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [convolution.cpp:31]   --->   Operation 138 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 139 [1/1] (3.90ns)   --->   "%mul_ln33_4 = mul i32 %a, i32 %w_read" [convolution.cpp:33]   --->   Operation 139 'mul' 'mul_ln33_4' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 140 [1/1] (7.30ns)   --->   "%a_2 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [convolution.cpp:31]   --->   Operation 140 'read' 'a_2' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 141 [1/8] (7.30ns)   --->   "%empty_18 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_2, i32 3" [convolution.cpp:31]   --->   Operation 141 'readreq' 'empty_18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 142 [4/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [convolution.cpp:31]   --->   Operation 142 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 143 [1/1] (3.90ns)   --->   "%mul_ln33_2 = mul i32 %a_1, i32 %w_1_read" [convolution.cpp:33]   --->   Operation 143 'mul' 'mul_ln33_2' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (1.14ns)   --->   "%add_ln33 = add i32 %mul_ln33_2, i32 %mul_ln33_4" [convolution.cpp:33]   --->   Operation 144 'add' 'add_ln33' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 145 [1/1] (7.30ns)   --->   "%a_3 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2" [convolution.cpp:31]   --->   Operation 145 'read' 'a_3' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 146 [3/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [convolution.cpp:31]   --->   Operation 146 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 147 [1/1] (3.90ns)   --->   "%mul_ln33 = mul i32 %a_2, i32 %w_2_read" [convolution.cpp:33]   --->   Operation 147 'mul' 'mul_ln33' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 148 [1/1] (7.30ns)   --->   "%a_4 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2" [convolution.cpp:31]   --->   Operation 148 'read' 'a_4' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 149 [2/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [convolution.cpp:31]   --->   Operation 149 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 150 [1/1] (3.90ns)   --->   "%mul_ln33_7 = mul i32 %a_3, i32 %w_3_read" [convolution.cpp:33]   --->   Operation 150 'mul' 'mul_ln33_7' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [1/1] (1.14ns)   --->   "%add_ln33_1 = add i32 %mul_ln33, i32 %mul_ln33_7" [convolution.cpp:33]   --->   Operation 151 'add' 'add_ln33_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 152 [1/1] (7.30ns)   --->   "%a_5 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_2" [convolution.cpp:31]   --->   Operation 152 'read' 'a_5' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 153 [1/8] (7.30ns)   --->   "%empty_19 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_3, i32 3" [convolution.cpp:31]   --->   Operation 153 'readreq' 'empty_19' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 154 [1/1] (3.90ns)   --->   "%mul_ln33_6 = mul i32 %a_4, i32 %w_4_read" [convolution.cpp:33]   --->   Operation 154 'mul' 'mul_ln33_6' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 155 [1/1] (7.30ns)   --->   "%a_6 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3" [convolution.cpp:31]   --->   Operation 155 'read' 'a_6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 156 [1/1] (3.90ns)   --->   "%mul_ln33_1 = mul i32 %a_5, i32 %w_5_read" [convolution.cpp:33]   --->   Operation 156 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 176 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 157 [1/1] (7.30ns)   --->   "%a_7 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3" [convolution.cpp:31]   --->   Operation 157 'read' 'a_7' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 158 [1/1] (3.90ns)   --->   "%mul_ln33_5 = mul i32 %a_6, i32 %w_6_read" [convolution.cpp:33]   --->   Operation 158 'mul' 'mul_ln33_5' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 159 [1/1] (7.30ns)   --->   "%a_8 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_3" [convolution.cpp:31]   --->   Operation 159 'read' 'a_8' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 160 [1/1] (3.90ns)   --->   "%mul_ln33_8 = mul i32 %a_7, i32 %w_7_read" [convolution.cpp:33]   --->   Operation 160 'mul' 'mul_ln33_8' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.62>
ST_19 : Operation 161 [1/1] (3.90ns)   --->   "%mul_ln33_3 = mul i32 %a_8, i32 %w_8_read" [convolution.cpp:33]   --->   Operation 161 'mul' 'mul_ln33_3' <Predicate = true> <Delay = 3.90> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_2 = add i32 %add_ln33_1, i32 %add_ln33" [convolution.cpp:33]   --->   Operation 162 'add' 'add_ln33_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_3 = add i32 %mul_ln33_6, i32 %mul_ln33_1" [convolution.cpp:33]   --->   Operation 163 'add' 'add_ln33_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_4 = add i32 %mul_ln33_8, i32 %mul_ln33_3" [convolution.cpp:33]   --->   Operation 164 'add' 'add_ln33_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 165 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln33_5 = add i32 %add_ln33_4, i32 %mul_ln33_5" [convolution.cpp:33]   --->   Operation 165 'add' 'add_ln33_5' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 166 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln33_6 = add i32 %add_ln33_5, i32 %add_ln33_3" [convolution.cpp:33]   --->   Operation 166 'add' 'add_ln33_6' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 167 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%sum = add i32 %add_ln33_6, i32 %add_ln33_2" [convolution.cpp:33]   --->   Operation 167 'add' 'sum' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [convolution.cpp:23]   --->   Operation 168 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 169 [1/1] (7.30ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %sum, i4 15" [convolution.cpp:36]   --->   Operation 169 'write' 'write_ln36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 170 [5/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [convolution.cpp:18]   --->   Operation 170 'writeresp' 'empty' <Predicate = (icmp_ln21_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 171 [4/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [convolution.cpp:18]   --->   Operation 171 'writeresp' 'empty' <Predicate = (icmp_ln21_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 172 [3/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [convolution.cpp:18]   --->   Operation 172 'writeresp' 'empty' <Predicate = (icmp_ln21_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 173 [2/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [convolution.cpp:18]   --->   Operation 173 'writeresp' 'empty' <Predicate = (icmp_ln21_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 174 [1/5] (7.30ns)   --->   "%empty = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr" [convolution.cpp:18]   --->   Operation 174 'writeresp' 'empty' <Predicate = (icmp_ln21_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln21 = br void %new.latch.VITIS_LOOP_25_3.split" [convolution.cpp:21]   --->   Operation 175 'br' 'br_ln21' <Predicate = (icmp_ln21_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.244ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln14', convolution.cpp:14) of constant 1 on local variable 'j', convolution.cpp:14 [35]  (0.460 ns)
	'load' operation 3 bit ('j', convolution.cpp:31) on local variable 'j', convolution.cpp:14 [39]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln21', convolution.cpp:21) [52]  (0.715 ns)
	'select' operation 2 bit ('select_ln14', convolution.cpp:14) [54]  (0.345 ns)
	'add' operation 64 bit ('add_ln31_3', convolution.cpp:31) [83]  (1.362 ns)
	'add' operation 64 bit ('add_ln31_4', convolution.cpp:31) [84]  (1.362 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_20', convolution.cpp:21) on port 'gmem' (convolution.cpp:21) [69]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_17', convolution.cpp:31) on port 'gmem' (convolution.cpp:31) [89]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_17', convolution.cpp:31) on port 'gmem' (convolution.cpp:31) [89]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_17', convolution.cpp:31) on port 'gmem' (convolution.cpp:31) [89]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_17', convolution.cpp:31) on port 'gmem' (convolution.cpp:31) [89]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_17', convolution.cpp:31) on port 'gmem' (convolution.cpp:31) [89]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_17', convolution.cpp:31) on port 'gmem' (convolution.cpp:31) [89]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_17', convolution.cpp:31) on port 'gmem' (convolution.cpp:31) [89]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('a', convolution.cpp:31) on port 'gmem' (convolution.cpp:31) [90]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('a', convolution.cpp:31) on port 'gmem' (convolution.cpp:31) [91]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('a', convolution.cpp:31) on port 'gmem' (convolution.cpp:31) [92]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus read operation ('a', convolution.cpp:31) on port 'gmem' (convolution.cpp:31) [99]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus read operation ('a', convolution.cpp:31) on port 'gmem' (convolution.cpp:31) [100]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus read operation ('a', convolution.cpp:31) on port 'gmem' (convolution.cpp:31) [101]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus read operation ('a', convolution.cpp:31) on port 'gmem' (convolution.cpp:31) [106]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus read operation ('a', convolution.cpp:31) on port 'gmem' (convolution.cpp:31) [107]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus read operation ('a', convolution.cpp:31) on port 'gmem' (convolution.cpp:31) [108]  (7.300 ns)

 <State 19>: 6.621ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln33_3', convolution.cpp:33) [112]  (3.900 ns)
	'add' operation 32 bit ('add_ln33_4', convolution.cpp:33) [122]  (0.000 ns)
	'add' operation 32 bit ('add_ln33_5', convolution.cpp:33) [123]  (0.907 ns)
	'add' operation 32 bit ('add_ln33_6', convolution.cpp:33) [124]  (0.907 ns)
	'add' operation 32 bit ('sum', convolution.cpp:33) [125]  (0.907 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln36', convolution.cpp:36) on port 'gmem' (convolution.cpp:36) [126]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', convolution.cpp:18) on port 'gmem' (convolution.cpp:18) [132]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', convolution.cpp:18) on port 'gmem' (convolution.cpp:18) [132]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', convolution.cpp:18) on port 'gmem' (convolution.cpp:18) [132]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', convolution.cpp:18) on port 'gmem' (convolution.cpp:18) [132]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty', convolution.cpp:18) on port 'gmem' (convolution.cpp:18) [132]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
