INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Jul 20 05:09:51 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : sumi3_mem
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 oehb2/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            oehb2/data_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        3.667ns  (logic 0.513ns (13.990%)  route 3.154ns (86.010%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 6.510 - 6.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=508, unset)          0.537     0.537    oehb2/clk
                         FDCE                                         r  oehb2/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175     0.712 r  oehb2/data_reg_reg[4]/Q
                         net (fo=3, unplaced)         0.452     1.164    tehb4/data_reg_reg[11]_0[4]
                         LUT5 (Prop_lut5_I0_O)        0.123     1.287 f  tehb4/Memory_reg[6][0]_srl7_i_2/O
                         net (fo=1, unplaced)         0.742     2.029    tehb4/Memory_reg[6][0]_srl7_i_2_n_0
                         LUT5 (Prop_lut5_I0_O)        0.043     2.072 f  tehb4/Memory_reg[6][0]_srl7_i_1__0/O
                         net (fo=13, unplaced)        0.320     2.392    control_merge2/oehb1/cmpi1_dataOutArray_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.435 r  control_merge2/oehb1/a_address1[5]_INST_0_i_2/O
                         net (fo=6, unplaced)         0.439     2.874    control_merge2/oehb1/a_address1[5]_INST_0_i_2_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     2.917 f  control_merge2/oehb1/a_address1[3]_INST_0_i_1/O
                         net (fo=4, unplaced)         0.766     3.683    control_merge2/oehb1/D[3]
                         LUT6 (Prop_lut6_I1_O)        0.043     3.726 f  control_merge2/oehb1/data_reg[11]_i_3/O
                         net (fo=5, unplaced)         0.435     4.161    mux2/tehb1/data_reg_reg[11]
                         LUT6 (Prop_lut6_I3_O)        0.043     4.204 r  mux2/tehb1/data_reg[11]_i_2/O
                         net (fo=1, unplaced)         0.000     4.204    oehb2/D[11]
                         FDCE                                         r  oehb2/data_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=508, unset)          0.510     6.510    oehb2/clk
                         FDCE                                         r  oehb2/data_reg_reg[11]/C
                         clock pessimism              0.000     6.510    
                         clock uncertainty           -0.035     6.475    
                         FDCE (Setup_fdce_C_D)       -0.003     6.472    oehb2/data_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          6.472    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  2.268    




