Loading plugins phase: Elapsed time ==> 0s.211ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\Tic Tac Toe\vga.cydsn\vga.cyprj -d CY8C5868AXI-LP035 -s C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\Tic Tac Toe\vga.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0060: warning: Warning in component: cy_boot. CY_BOOT: Function: CyPmSaveClocks() has a known defect that may cause unexpected operation when using the PLL. Symptoms include device reset during or after the function call or failure to return from a low power mode, such as sleep. See KBA90954 (http://www.cypress.com/?id=4&rID=91681) for the details.

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.347ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.051ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  vga.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\Tic Tac Toe\vga.cydsn\vga.cyprj -dcpsoc3 vga.v -verilog
======================================================================

======================================================================
Compiling:  vga.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\Tic Tac Toe\vga.cydsn\vga.cyprj -dcpsoc3 vga.v -verilog
======================================================================

======================================================================
Compiling:  vga.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\Tic Tac Toe\vga.cydsn\vga.cyprj -dcpsoc3 -verilog vga.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue May 10 06:16:18 2022


======================================================================
Compiling:  vga.v
Program  :   vpp
Options  :    -yv2 -q10 vga.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue May 10 06:16:18 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'vga.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 955, col 28):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v (line 985, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  vga.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\Tic Tac Toe\vga.cydsn\vga.cyprj -dcpsoc3 -verilog vga.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue May 10 06:16:19 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\Tic Tac Toe\vga.cydsn\codegentemp\vga.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\Tic Tac Toe\vga.cydsn\codegentemp\vga.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  vga.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\Tic Tac Toe\vga.cydsn\vga.cyprj -dcpsoc3 -verilog vga.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue May 10 06:16:19 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\Tic Tac Toe\vga.cydsn\codegentemp\vga.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_0\B_PWM_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\Tic Tac Toe\vga.cydsn\codegentemp\vga.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\VERT:PWMUDB:km_run\
	\VERT:PWMUDB:ctrl_cmpmode2_2\
	\VERT:PWMUDB:ctrl_cmpmode2_1\
	\VERT:PWMUDB:ctrl_cmpmode2_0\
	\VERT:PWMUDB:ctrl_cmpmode1_2\
	\VERT:PWMUDB:ctrl_cmpmode1_1\
	\VERT:PWMUDB:ctrl_cmpmode1_0\
	\VERT:PWMUDB:capt_rising\
	\VERT:PWMUDB:capt_falling\
	\VERT:PWMUDB:trig_rise\
	\VERT:PWMUDB:trig_fall\
	\VERT:PWMUDB:sc_kill\
	\VERT:PWMUDB:min_kill\
	\VERT:PWMUDB:km_tc\
	\VERT:PWMUDB:db_tc\
	\VERT:PWMUDB:dith_sel\
	\VERT:PWMUDB:compare2\
	\VERT:Net_101\
	Net_1438
	Net_1439
	\VERT:PWMUDB:cmp2\
	\VERT:PWMUDB:MODULE_1:b_31\
	\VERT:PWMUDB:MODULE_1:b_30\
	\VERT:PWMUDB:MODULE_1:b_29\
	\VERT:PWMUDB:MODULE_1:b_28\
	\VERT:PWMUDB:MODULE_1:b_27\
	\VERT:PWMUDB:MODULE_1:b_26\
	\VERT:PWMUDB:MODULE_1:b_25\
	\VERT:PWMUDB:MODULE_1:b_24\
	\VERT:PWMUDB:MODULE_1:b_23\
	\VERT:PWMUDB:MODULE_1:b_22\
	\VERT:PWMUDB:MODULE_1:b_21\
	\VERT:PWMUDB:MODULE_1:b_20\
	\VERT:PWMUDB:MODULE_1:b_19\
	\VERT:PWMUDB:MODULE_1:b_18\
	\VERT:PWMUDB:MODULE_1:b_17\
	\VERT:PWMUDB:MODULE_1:b_16\
	\VERT:PWMUDB:MODULE_1:b_15\
	\VERT:PWMUDB:MODULE_1:b_14\
	\VERT:PWMUDB:MODULE_1:b_13\
	\VERT:PWMUDB:MODULE_1:b_12\
	\VERT:PWMUDB:MODULE_1:b_11\
	\VERT:PWMUDB:MODULE_1:b_10\
	\VERT:PWMUDB:MODULE_1:b_9\
	\VERT:PWMUDB:MODULE_1:b_8\
	\VERT:PWMUDB:MODULE_1:b_7\
	\VERT:PWMUDB:MODULE_1:b_6\
	\VERT:PWMUDB:MODULE_1:b_5\
	\VERT:PWMUDB:MODULE_1:b_4\
	\VERT:PWMUDB:MODULE_1:b_3\
	\VERT:PWMUDB:MODULE_1:b_2\
	\VERT:PWMUDB:MODULE_1:b_1\
	\VERT:PWMUDB:MODULE_1:b_0\
	\VERT:PWMUDB:MODULE_1:g2:a0:a_31\
	\VERT:PWMUDB:MODULE_1:g2:a0:a_30\
	\VERT:PWMUDB:MODULE_1:g2:a0:a_29\
	\VERT:PWMUDB:MODULE_1:g2:a0:a_28\
	\VERT:PWMUDB:MODULE_1:g2:a0:a_27\
	\VERT:PWMUDB:MODULE_1:g2:a0:a_26\
	\VERT:PWMUDB:MODULE_1:g2:a0:a_25\
	\VERT:PWMUDB:MODULE_1:g2:a0:a_24\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_31\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_30\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_29\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_28\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_27\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_26\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_25\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_24\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_23\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_22\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_21\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_20\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_19\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_18\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_17\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_16\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_15\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_14\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_13\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_12\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_11\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_10\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_9\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_8\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_7\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_6\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_5\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_4\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_3\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_2\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_1\
	\VERT:PWMUDB:MODULE_1:g2:a0:b_0\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_31\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_30\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_29\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_28\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_27\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_26\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_25\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_24\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_23\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_22\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_21\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_20\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_19\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_18\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_17\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_16\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_15\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_14\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_13\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_12\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_11\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_10\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_9\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_8\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_7\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_6\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_5\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_4\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_3\
	\VERT:PWMUDB:MODULE_1:g2:a0:s_2\
	\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1440
	Net_1437
	\VERT:Net_113\
	\VERT:Net_107\
	\VERT:Net_114\
	\HORIZ:PWMUDB:km_run\
	\HORIZ:PWMUDB:ctrl_cmpmode2_2\
	\HORIZ:PWMUDB:ctrl_cmpmode2_1\
	\HORIZ:PWMUDB:ctrl_cmpmode2_0\
	\HORIZ:PWMUDB:ctrl_cmpmode1_2\
	\HORIZ:PWMUDB:ctrl_cmpmode1_1\
	\HORIZ:PWMUDB:ctrl_cmpmode1_0\
	\HORIZ:PWMUDB:capt_rising\
	\HORIZ:PWMUDB:capt_falling\
	\HORIZ:PWMUDB:trig_rise\
	\HORIZ:PWMUDB:trig_fall\
	\HORIZ:PWMUDB:sc_kill\
	\HORIZ:PWMUDB:min_kill\
	\HORIZ:PWMUDB:km_tc\
	\HORIZ:PWMUDB:db_tc\
	\HORIZ:PWMUDB:dith_sel\
	\HORIZ:Net_101\
	\HORIZ:Net_96\
	\HORIZ:PWMUDB:MODULE_2:b_31\
	\HORIZ:PWMUDB:MODULE_2:b_30\
	\HORIZ:PWMUDB:MODULE_2:b_29\
	\HORIZ:PWMUDB:MODULE_2:b_28\
	\HORIZ:PWMUDB:MODULE_2:b_27\
	\HORIZ:PWMUDB:MODULE_2:b_26\
	\HORIZ:PWMUDB:MODULE_2:b_25\
	\HORIZ:PWMUDB:MODULE_2:b_24\
	\HORIZ:PWMUDB:MODULE_2:b_23\
	\HORIZ:PWMUDB:MODULE_2:b_22\
	\HORIZ:PWMUDB:MODULE_2:b_21\
	\HORIZ:PWMUDB:MODULE_2:b_20\
	\HORIZ:PWMUDB:MODULE_2:b_19\
	\HORIZ:PWMUDB:MODULE_2:b_18\
	\HORIZ:PWMUDB:MODULE_2:b_17\
	\HORIZ:PWMUDB:MODULE_2:b_16\
	\HORIZ:PWMUDB:MODULE_2:b_15\
	\HORIZ:PWMUDB:MODULE_2:b_14\
	\HORIZ:PWMUDB:MODULE_2:b_13\
	\HORIZ:PWMUDB:MODULE_2:b_12\
	\HORIZ:PWMUDB:MODULE_2:b_11\
	\HORIZ:PWMUDB:MODULE_2:b_10\
	\HORIZ:PWMUDB:MODULE_2:b_9\
	\HORIZ:PWMUDB:MODULE_2:b_8\
	\HORIZ:PWMUDB:MODULE_2:b_7\
	\HORIZ:PWMUDB:MODULE_2:b_6\
	\HORIZ:PWMUDB:MODULE_2:b_5\
	\HORIZ:PWMUDB:MODULE_2:b_4\
	\HORIZ:PWMUDB:MODULE_2:b_3\
	\HORIZ:PWMUDB:MODULE_2:b_2\
	\HORIZ:PWMUDB:MODULE_2:b_1\
	\HORIZ:PWMUDB:MODULE_2:b_0\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:a_31\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:a_30\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:a_29\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:a_28\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:a_27\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:a_26\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:a_25\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:a_24\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_31\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_30\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_29\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_28\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_27\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_26\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_25\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_24\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_23\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_22\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_21\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_20\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_19\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_18\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_17\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_16\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_15\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_14\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_13\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_12\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_11\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_10\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_9\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_8\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_7\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_6\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_5\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_4\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_3\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_2\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_1\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:b_0\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_31\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_30\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_29\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_28\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_27\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_26\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_25\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_24\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_23\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_22\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_21\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_20\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_19\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_18\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_17\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_16\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_15\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_14\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_13\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_12\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_11\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_10\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_9\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_8\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_7\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_6\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_5\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_4\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_3\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:s_2\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1457
	Net_1451
	Net_1603
	\HORIZ:Net_113\
	\HORIZ:Net_107\
	\HORIZ:Net_114\
	\VSYNC:PWMUDB:km_run\
	\VSYNC:PWMUDB:ctrl_cmpmode2_2\
	\VSYNC:PWMUDB:ctrl_cmpmode2_1\
	\VSYNC:PWMUDB:ctrl_cmpmode2_0\
	\VSYNC:PWMUDB:ctrl_cmpmode1_2\
	\VSYNC:PWMUDB:ctrl_cmpmode1_1\
	\VSYNC:PWMUDB:ctrl_cmpmode1_0\
	\VSYNC:PWMUDB:capt_rising\
	\VSYNC:PWMUDB:capt_falling\
	\VSYNC:PWMUDB:trig_fall\
	\VSYNC:PWMUDB:sc_kill\
	\VSYNC:PWMUDB:min_kill\
	\VSYNC:PWMUDB:km_tc\
	\VSYNC:PWMUDB:db_tc\
	\VSYNC:PWMUDB:dith_sel\
	\VSYNC:PWMUDB:compare2\
	\VSYNC:Net_101\
	Net_1370
	Net_1371
	\VSYNC:PWMUDB:cmp2\
	\VSYNC:PWMUDB:MODULE_3:b_31\
	\VSYNC:PWMUDB:MODULE_3:b_30\
	\VSYNC:PWMUDB:MODULE_3:b_29\
	\VSYNC:PWMUDB:MODULE_3:b_28\
	\VSYNC:PWMUDB:MODULE_3:b_27\
	\VSYNC:PWMUDB:MODULE_3:b_26\
	\VSYNC:PWMUDB:MODULE_3:b_25\
	\VSYNC:PWMUDB:MODULE_3:b_24\
	\VSYNC:PWMUDB:MODULE_3:b_23\
	\VSYNC:PWMUDB:MODULE_3:b_22\
	\VSYNC:PWMUDB:MODULE_3:b_21\
	\VSYNC:PWMUDB:MODULE_3:b_20\
	\VSYNC:PWMUDB:MODULE_3:b_19\
	\VSYNC:PWMUDB:MODULE_3:b_18\
	\VSYNC:PWMUDB:MODULE_3:b_17\
	\VSYNC:PWMUDB:MODULE_3:b_16\
	\VSYNC:PWMUDB:MODULE_3:b_15\
	\VSYNC:PWMUDB:MODULE_3:b_14\
	\VSYNC:PWMUDB:MODULE_3:b_13\
	\VSYNC:PWMUDB:MODULE_3:b_12\
	\VSYNC:PWMUDB:MODULE_3:b_11\
	\VSYNC:PWMUDB:MODULE_3:b_10\
	\VSYNC:PWMUDB:MODULE_3:b_9\
	\VSYNC:PWMUDB:MODULE_3:b_8\
	\VSYNC:PWMUDB:MODULE_3:b_7\
	\VSYNC:PWMUDB:MODULE_3:b_6\
	\VSYNC:PWMUDB:MODULE_3:b_5\
	\VSYNC:PWMUDB:MODULE_3:b_4\
	\VSYNC:PWMUDB:MODULE_3:b_3\
	\VSYNC:PWMUDB:MODULE_3:b_2\
	\VSYNC:PWMUDB:MODULE_3:b_1\
	\VSYNC:PWMUDB:MODULE_3:b_0\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_31\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_30\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_29\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_28\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_27\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_26\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_25\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:a_24\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_31\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_30\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_29\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_28\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_27\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_26\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_25\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_24\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_23\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_22\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_21\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_20\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_19\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_18\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_17\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_16\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_15\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_14\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_13\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_12\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_11\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_10\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_9\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_8\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_7\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_6\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_5\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_4\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_3\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_2\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_1\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:b_0\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_31\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_30\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_29\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_28\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_27\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_26\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_25\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_24\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_23\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_22\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_21\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_20\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_19\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_18\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_17\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_16\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_15\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_14\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_13\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_12\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_11\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_10\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_9\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_8\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_7\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_6\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_5\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_4\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_3\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:s_2\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1372
	Net_1369
	\VSYNC:Net_113\
	\VSYNC:Net_107\
	\VSYNC:Net_114\
	\HSYNC:PWMUDB:km_run\
	\HSYNC:PWMUDB:ctrl_cmpmode2_2\
	\HSYNC:PWMUDB:ctrl_cmpmode2_1\
	\HSYNC:PWMUDB:ctrl_cmpmode2_0\
	\HSYNC:PWMUDB:ctrl_cmpmode1_2\
	\HSYNC:PWMUDB:ctrl_cmpmode1_1\
	\HSYNC:PWMUDB:ctrl_cmpmode1_0\
	\HSYNC:PWMUDB:capt_rising\
	\HSYNC:PWMUDB:capt_falling\
	\HSYNC:PWMUDB:trig_fall\
	\HSYNC:PWMUDB:sc_kill\
	\HSYNC:PWMUDB:min_kill\
	\HSYNC:PWMUDB:km_tc\
	\HSYNC:PWMUDB:db_tc\
	\HSYNC:PWMUDB:dith_sel\
	\HSYNC:PWMUDB:compare2\
	\HSYNC:Net_101\
	Net_1349
	Net_1350
	\HSYNC:PWMUDB:cmp2\
	\HSYNC:PWMUDB:MODULE_4:b_31\
	\HSYNC:PWMUDB:MODULE_4:b_30\
	\HSYNC:PWMUDB:MODULE_4:b_29\
	\HSYNC:PWMUDB:MODULE_4:b_28\
	\HSYNC:PWMUDB:MODULE_4:b_27\
	\HSYNC:PWMUDB:MODULE_4:b_26\
	\HSYNC:PWMUDB:MODULE_4:b_25\
	\HSYNC:PWMUDB:MODULE_4:b_24\
	\HSYNC:PWMUDB:MODULE_4:b_23\
	\HSYNC:PWMUDB:MODULE_4:b_22\
	\HSYNC:PWMUDB:MODULE_4:b_21\
	\HSYNC:PWMUDB:MODULE_4:b_20\
	\HSYNC:PWMUDB:MODULE_4:b_19\
	\HSYNC:PWMUDB:MODULE_4:b_18\
	\HSYNC:PWMUDB:MODULE_4:b_17\
	\HSYNC:PWMUDB:MODULE_4:b_16\
	\HSYNC:PWMUDB:MODULE_4:b_15\
	\HSYNC:PWMUDB:MODULE_4:b_14\
	\HSYNC:PWMUDB:MODULE_4:b_13\
	\HSYNC:PWMUDB:MODULE_4:b_12\
	\HSYNC:PWMUDB:MODULE_4:b_11\
	\HSYNC:PWMUDB:MODULE_4:b_10\
	\HSYNC:PWMUDB:MODULE_4:b_9\
	\HSYNC:PWMUDB:MODULE_4:b_8\
	\HSYNC:PWMUDB:MODULE_4:b_7\
	\HSYNC:PWMUDB:MODULE_4:b_6\
	\HSYNC:PWMUDB:MODULE_4:b_5\
	\HSYNC:PWMUDB:MODULE_4:b_4\
	\HSYNC:PWMUDB:MODULE_4:b_3\
	\HSYNC:PWMUDB:MODULE_4:b_2\
	\HSYNC:PWMUDB:MODULE_4:b_1\
	\HSYNC:PWMUDB:MODULE_4:b_0\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_31\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_30\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_29\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_28\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_27\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_26\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_25\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:a_24\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_31\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_30\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_29\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_28\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_27\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_26\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_25\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_24\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_23\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_22\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_21\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_20\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_19\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_18\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_17\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_16\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_15\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_14\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_13\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_12\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_11\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_10\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_9\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_8\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_7\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_6\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_5\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_4\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_3\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_2\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_1\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:b_0\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_31\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_30\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_29\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_28\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_27\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_26\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_25\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_24\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_23\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_22\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_21\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_20\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_19\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_18\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_17\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_16\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_15\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_14\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_13\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_12\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_11\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_10\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_9\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_8\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_7\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_6\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_5\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_4\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_3\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:s_2\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1351
	Net_1348
	\HSYNC:Net_113\
	\HSYNC:Net_107\
	\HSYNC:Net_114\
	\PIXEL:control_bus_7\
	\PIXEL:control_bus_6\
	\UART_1:BUART:reset_sr\
	Net_1773
	Net_1774
	\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	Net_1769
	\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_9:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_9:lt\
	\UART_1:BUART:sRX:MODULE_9:eq\
	\UART_1:BUART:sRX:MODULE_9:gt\
	\UART_1:BUART:sRX:MODULE_9:gte\
	\UART_1:BUART:sRX:MODULE_9:lte\
	Net_1793

    Synthesized names
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_31\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_30\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_29\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_28\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_27\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_26\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_25\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_24\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_23\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_22\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_21\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_20\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_19\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_18\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_17\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_16\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_15\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_14\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_13\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_12\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_11\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_10\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_9\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_8\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_7\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_6\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_5\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_4\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_3\
	\VERT:PWMUDB:add_vi_vv_MODGEN_1_2\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_31\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_30\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_29\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_28\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_27\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_26\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_25\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_24\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_23\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_22\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_21\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_20\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_19\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_18\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_17\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_16\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_15\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_14\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_13\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_12\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_11\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_10\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_9\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_8\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_7\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_6\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_5\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_4\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_3\
	\HORIZ:PWMUDB:add_vi_vv_MODGEN_2_2\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_31\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_30\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_29\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_28\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_27\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_26\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_25\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_24\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_23\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_22\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_21\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_20\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_19\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_18\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_17\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_16\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_15\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_14\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_13\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_12\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_11\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_10\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_9\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_8\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_7\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_6\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_5\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_4\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_3\
	\VSYNC:PWMUDB:add_vi_vv_MODGEN_3_2\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_31\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_30\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_29\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_28\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_27\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_26\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_25\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_24\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_23\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_22\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_21\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_20\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_19\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_18\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_17\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_16\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_15\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_14\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_13\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_12\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_11\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_10\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_9\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_8\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_7\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_6\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_5\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_4\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_3\
	\HSYNC:PWMUDB:add_vi_vv_MODGEN_4_2\

Deleted 566 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \VERT:PWMUDB:hwCapture\ to zero
Aliasing \VERT:PWMUDB:trig_out\ to one
Aliasing \VERT:PWMUDB:runmode_enable\\R\ to zero
Aliasing \VERT:PWMUDB:runmode_enable\\S\ to zero
Aliasing \VERT:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \VERT:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \VERT:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \VERT:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \VERT:PWMUDB:final_kill\ to one
Aliasing \VERT:PWMUDB:dith_count_1\\R\ to zero
Aliasing \VERT:PWMUDB:dith_count_1\\S\ to zero
Aliasing \VERT:PWMUDB:dith_count_0\\R\ to zero
Aliasing \VERT:PWMUDB:dith_count_0\\S\ to zero
Aliasing \VERT:PWMUDB:cs_addr_0\ to zero
Aliasing \VERT:PWMUDB:pwm1_i\ to zero
Aliasing \VERT:PWMUDB:pwm2_i\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__VGA_net_5 to one
Aliasing tmpOE__VGA_net_4 to one
Aliasing tmpOE__VGA_net_3 to one
Aliasing tmpOE__VGA_net_2 to one
Aliasing tmpOE__VGA_net_1 to one
Aliasing tmpOE__VGA_net_0 to one
Aliasing \HORIZ:PWMUDB:hwCapture\ to zero
Aliasing \HORIZ:PWMUDB:trig_out\ to one
Aliasing \HORIZ:PWMUDB:runmode_enable\\R\ to zero
Aliasing \HORIZ:PWMUDB:runmode_enable\\S\ to zero
Aliasing \HORIZ:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \HORIZ:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \HORIZ:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \HORIZ:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \HORIZ:PWMUDB:final_kill\ to one
Aliasing \HORIZ:PWMUDB:dith_count_1\\R\ to zero
Aliasing \HORIZ:PWMUDB:dith_count_1\\S\ to zero
Aliasing \HORIZ:PWMUDB:dith_count_0\\R\ to zero
Aliasing \HORIZ:PWMUDB:dith_count_0\\S\ to zero
Aliasing \HORIZ:PWMUDB:cs_addr_0\ to zero
Aliasing \HORIZ:PWMUDB:pwm_temp\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing Net_1517_5 to zero
Aliasing Net_1517_4 to zero
Aliasing Net_1517_3 to zero
Aliasing Net_1517_2 to zero
Aliasing Net_1517_1 to zero
Aliasing Net_1517_0 to zero
Aliasing \VSYNC:PWMUDB:hwCapture\ to zero
Aliasing \VSYNC:PWMUDB:runmode_enable\\R\ to zero
Aliasing \VSYNC:PWMUDB:runmode_enable\\S\ to zero
Aliasing \VSYNC:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \VSYNC:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \VSYNC:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \VSYNC:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \VSYNC:PWMUDB:final_kill\ to one
Aliasing \VSYNC:PWMUDB:dith_count_1\\R\ to zero
Aliasing \VSYNC:PWMUDB:dith_count_1\\S\ to zero
Aliasing \VSYNC:PWMUDB:dith_count_0\\R\ to zero
Aliasing \VSYNC:PWMUDB:dith_count_0\\S\ to zero
Aliasing \VSYNC:PWMUDB:cs_addr_0\ to zero
Aliasing \VSYNC:PWMUDB:pwm1_i\ to zero
Aliasing \VSYNC:PWMUDB:pwm2_i\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \HSYNC:PWMUDB:hwCapture\ to zero
Aliasing \HSYNC:PWMUDB:runmode_enable\\R\ to zero
Aliasing \HSYNC:PWMUDB:runmode_enable\\S\ to zero
Aliasing \HSYNC:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \HSYNC:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \HSYNC:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \HSYNC:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \HSYNC:PWMUDB:final_kill\ to one
Aliasing \HSYNC:PWMUDB:dith_count_1\\R\ to zero
Aliasing \HSYNC:PWMUDB:dith_count_1\\S\ to zero
Aliasing \HSYNC:PWMUDB:dith_count_0\\R\ to zero
Aliasing \HSYNC:PWMUDB:dith_count_0\\S\ to zero
Aliasing \HSYNC:PWMUDB:cs_addr_0\ to zero
Aliasing \HSYNC:PWMUDB:pwm1_i\ to zero
Aliasing \HSYNC:PWMUDB:pwm2_i\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PIXEL:clk\ to zero
Aliasing \PIXEL:rst\ to zero
Aliasing tmpOE__HSYNC_OUT_net_0 to one
Aliasing tmpOE__VSYNC_OUT_net_0 to one
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN6_1\ to \UART_1:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN6_0\ to \UART_1:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN7_1\ to \UART_1:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN7_0\ to \UART_1:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_0\ to one
Aliasing Net_12 to zero
Aliasing \Timer_1:Net_260\ to zero
Aliasing \Timer_1:Net_102\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \VERT:PWMUDB:min_kill_reg\\D\ to one
Aliasing \VERT:PWMUDB:prevCapture\\D\ to zero
Aliasing \VERT:PWMUDB:trig_last\\D\ to zero
Aliasing \VERT:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \HORIZ:PWMUDB:min_kill_reg\\D\ to one
Aliasing \HORIZ:PWMUDB:prevCapture\\D\ to zero
Aliasing \HORIZ:PWMUDB:trig_last\\D\ to zero
Aliasing \HORIZ:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \VSYNC:PWMUDB:min_kill_reg\\D\ to one
Aliasing \VSYNC:PWMUDB:prevCapture\\D\ to zero
Aliasing \VSYNC:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \HSYNC:PWMUDB:min_kill_reg\\D\ to one
Aliasing \HSYNC:PWMUDB:prevCapture\\D\ to zero
Aliasing \HSYNC:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Removing Rhs of wire Net_1700[3] = \HORIZ:PWMUDB:pwm1_reg_i\[489]
Removing Lhs of wire \VERT:PWMUDB:ctrl_enable\[18] = \VERT:PWMUDB:control_7\[10]
Removing Lhs of wire \VERT:PWMUDB:hwCapture\[28] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:hwEnable\[29] = \VERT:PWMUDB:control_7\[10]
Removing Lhs of wire \VERT:PWMUDB:trig_out\[33] = one[4]
Removing Lhs of wire \VERT:PWMUDB:runmode_enable\\R\[35] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:runmode_enable\\S\[36] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:final_enable\[37] = \VERT:PWMUDB:runmode_enable\[34]
Removing Lhs of wire \VERT:PWMUDB:ltch_kill_reg\\R\[41] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:ltch_kill_reg\\S\[42] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:min_kill_reg\\R\[43] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:min_kill_reg\\S\[44] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:final_kill\[47] = one[4]
Removing Lhs of wire \VERT:PWMUDB:add_vi_vv_MODGEN_1_1\[51] = \VERT:PWMUDB:MODULE_1:g2:a0:s_1\[317]
Removing Lhs of wire \VERT:PWMUDB:add_vi_vv_MODGEN_1_0\[53] = \VERT:PWMUDB:MODULE_1:g2:a0:s_0\[318]
Removing Lhs of wire \VERT:PWMUDB:dith_count_1\\R\[54] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:dith_count_1\\S\[55] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:dith_count_0\\R\[56] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:dith_count_0\\S\[57] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:cs_addr_2\[59] = \VERT:PWMUDB:tc_i\[39]
Removing Lhs of wire \VERT:PWMUDB:cs_addr_1\[60] = \VERT:PWMUDB:runmode_enable\[34]
Removing Lhs of wire \VERT:PWMUDB:cs_addr_0\[61] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:compare1\[143] = \VERT:PWMUDB:cmp1_less\[113]
Removing Lhs of wire \VERT:PWMUDB:pwm1_i\[148] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:pwm2_i\[150] = zero[9]
Removing Rhs of wire \VERT:Net_96\[153] = \VERT:PWMUDB:pwm_reg_i\[145]
Removing Rhs of wire \VERT:PWMUDB:pwm_temp\[156] = \VERT:PWMUDB:cmp1\[157]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_23\[199] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_22\[200] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_21\[201] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_20\[202] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_19\[203] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_18\[204] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_17\[205] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_16\[206] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_15\[207] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_14\[208] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_13\[209] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_12\[210] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_11\[211] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_10\[212] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_9\[213] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_8\[214] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_7\[215] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_6\[216] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_5\[217] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_4\[218] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_3\[219] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_2\[220] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_1\[221] = \VERT:PWMUDB:MODIN1_1\[222]
Removing Lhs of wire \VERT:PWMUDB:MODIN1_1\[222] = \VERT:PWMUDB:dith_count_1\[50]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:a_0\[223] = \VERT:PWMUDB:MODIN1_0\[224]
Removing Lhs of wire \VERT:PWMUDB:MODIN1_0\[224] = \VERT:PWMUDB:dith_count_0\[52]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[356] = one[4]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[357] = one[4]
Removing Rhs of wire Net_923[358] = \VERT:Net_96\[153]
Removing Lhs of wire tmpOE__VGA_net_5[366] = one[4]
Removing Lhs of wire tmpOE__VGA_net_4[367] = one[4]
Removing Lhs of wire tmpOE__VGA_net_3[368] = one[4]
Removing Lhs of wire tmpOE__VGA_net_2[369] = one[4]
Removing Lhs of wire tmpOE__VGA_net_1[370] = one[4]
Removing Lhs of wire tmpOE__VGA_net_0[371] = one[4]
Removing Rhs of wire Net_1733_5[372] = \mux_1:tmp__mux_1_reg_5\[726]
Removing Rhs of wire Net_1733_4[373] = \mux_1:tmp__mux_1_reg_4\[729]
Removing Rhs of wire Net_1733_3[374] = \mux_1:tmp__mux_1_reg_3\[731]
Removing Rhs of wire Net_1733_2[375] = \mux_1:tmp__mux_1_reg_2\[733]
Removing Rhs of wire Net_1733_1[376] = \mux_1:tmp__mux_1_reg_1\[735]
Removing Rhs of wire Net_1733_0[377] = \mux_1:tmp__mux_1_reg_0\[737]
Removing Lhs of wire \HORIZ:PWMUDB:ctrl_enable\[408] = \HORIZ:PWMUDB:control_7\[400]
Removing Lhs of wire \HORIZ:PWMUDB:hwCapture\[418] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:hwEnable\[419] = \HORIZ:PWMUDB:control_7\[400]
Removing Lhs of wire \HORIZ:PWMUDB:trig_out\[423] = one[4]
Removing Lhs of wire \HORIZ:PWMUDB:runmode_enable\\R\[425] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:runmode_enable\\S\[426] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:final_enable\[427] = \HORIZ:PWMUDB:runmode_enable\[424]
Removing Lhs of wire \HORIZ:PWMUDB:ltch_kill_reg\\R\[431] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:ltch_kill_reg\\S\[432] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:min_kill_reg\\R\[433] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:min_kill_reg\\S\[434] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:final_kill\[437] = one[4]
Removing Lhs of wire \HORIZ:PWMUDB:add_vi_vv_MODGEN_2_1\[441] = \HORIZ:PWMUDB:MODULE_2:g2:a0:s_1\[658]
Removing Lhs of wire \HORIZ:PWMUDB:add_vi_vv_MODGEN_2_0\[443] = \HORIZ:PWMUDB:MODULE_2:g2:a0:s_0\[659]
Removing Lhs of wire \HORIZ:PWMUDB:dith_count_1\\R\[444] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:dith_count_1\\S\[445] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:dith_count_0\\R\[446] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:dith_count_0\\S\[447] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:cs_addr_2\[449] = \HORIZ:PWMUDB:tc_i\[429]
Removing Lhs of wire \HORIZ:PWMUDB:cs_addr_1\[450] = \HORIZ:PWMUDB:runmode_enable\[424]
Removing Lhs of wire \HORIZ:PWMUDB:cs_addr_0\[451] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:compare2\[486] = \HORIZ:PWMUDB:cmp2_less\[458]
Removing Rhs of wire Net_584[496] = \HORIZ:PWMUDB:pwm2_reg_i\[491]
Removing Lhs of wire \HORIZ:PWMUDB:pwm_temp\[497] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_23\[540] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_22\[541] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_21\[542] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_20\[543] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_19\[544] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_18\[545] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_17\[546] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_16\[547] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_15\[548] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_14\[549] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_13\[550] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_12\[551] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_11\[552] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_10\[553] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_9\[554] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_8\[555] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_7\[556] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_6\[557] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_5\[558] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_4\[559] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_3\[560] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_2\[561] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_1\[562] = \HORIZ:PWMUDB:MODIN2_1\[563]
Removing Lhs of wire \HORIZ:PWMUDB:MODIN2_1\[563] = \HORIZ:PWMUDB:dith_count_1\[440]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:a_0\[564] = \HORIZ:PWMUDB:MODIN2_0\[565]
Removing Lhs of wire \HORIZ:PWMUDB:MODIN2_0\[565] = \HORIZ:PWMUDB:dith_count_0\[442]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[697] = one[4]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[698] = one[4]
Removing Rhs of wire Net_1709_5[707] = \PIXEL:control_out_5\[1375]
Removing Rhs of wire Net_1709_5[707] = \PIXEL:control_5\[1384]
Removing Rhs of wire Net_1709_4[709] = \PIXEL:control_out_4\[1376]
Removing Rhs of wire Net_1709_4[709] = \PIXEL:control_4\[1385]
Removing Rhs of wire Net_1709_3[711] = \PIXEL:control_out_3\[1377]
Removing Rhs of wire Net_1709_3[711] = \PIXEL:control_3\[1386]
Removing Rhs of wire Net_1709_2[713] = \PIXEL:control_out_2\[1378]
Removing Rhs of wire Net_1709_2[713] = \PIXEL:control_2\[1387]
Removing Rhs of wire Net_1709_1[715] = \PIXEL:control_out_1\[1379]
Removing Rhs of wire Net_1709_1[715] = \PIXEL:control_1\[1388]
Removing Rhs of wire Net_1709_0[717] = \PIXEL:control_out_0\[1380]
Removing Rhs of wire Net_1709_0[717] = \PIXEL:control_0\[1389]
Removing Lhs of wire Net_1725_5[718] = cydff_1_5[706]
Removing Lhs of wire Net_1725_4[719] = cydff_1_4[708]
Removing Lhs of wire Net_1725_3[720] = cydff_1_3[710]
Removing Lhs of wire Net_1725_2[721] = cydff_1_2[712]
Removing Lhs of wire Net_1725_1[722] = cydff_1_1[714]
Removing Lhs of wire Net_1725_0[723] = cydff_1_0[716]
Removing Lhs of wire Net_1517_5[728] = zero[9]
Removing Lhs of wire Net_1517_4[730] = zero[9]
Removing Lhs of wire Net_1517_3[732] = zero[9]
Removing Lhs of wire Net_1517_2[734] = zero[9]
Removing Lhs of wire Net_1517_1[736] = zero[9]
Removing Lhs of wire Net_1517_0[738] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:ctrl_enable\[756] = \VSYNC:PWMUDB:control_7\[748]
Removing Lhs of wire \VSYNC:PWMUDB:hwCapture\[766] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:hwEnable\[767] = \VSYNC:PWMUDB:control_7\[748]
Removing Lhs of wire \VSYNC:PWMUDB:trig_out\[771] = \VSYNC:PWMUDB:trig_rise\[769]
Removing Lhs of wire \VSYNC:PWMUDB:runmode_enable\\R\[774] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:runmode_enable\\S\[775] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:final_enable\[776] = \VSYNC:PWMUDB:runmode_enable\[772]
Removing Lhs of wire \VSYNC:PWMUDB:ltch_kill_reg\\R\[779] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:ltch_kill_reg\\S\[780] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:min_kill_reg\\R\[781] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:min_kill_reg\\S\[782] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:final_kill\[785] = one[4]
Removing Lhs of wire \VSYNC:PWMUDB:add_vi_vv_MODGEN_3_1\[789] = \VSYNC:PWMUDB:MODULE_3:g2:a0:s_1\[1007]
Removing Lhs of wire \VSYNC:PWMUDB:add_vi_vv_MODGEN_3_0\[791] = \VSYNC:PWMUDB:MODULE_3:g2:a0:s_0\[1008]
Removing Lhs of wire \VSYNC:PWMUDB:dith_count_1\\R\[792] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:dith_count_1\\S\[793] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:dith_count_0\\R\[794] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:dith_count_0\\S\[795] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:cs_addr_2\[797] = \VSYNC:PWMUDB:tc_i\[773]
Removing Lhs of wire \VSYNC:PWMUDB:cs_addr_1\[798] = \VSYNC:PWMUDB:runmode_enable\[772]
Removing Lhs of wire \VSYNC:PWMUDB:cs_addr_0\[799] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:compare1\[833] = \VSYNC:PWMUDB:cmp1_eq\[802]
Removing Lhs of wire \VSYNC:PWMUDB:pwm1_i\[838] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:pwm2_i\[840] = zero[9]
Removing Rhs of wire \VSYNC:Net_96\[843] = \VSYNC:PWMUDB:pwm_reg_i\[835]
Removing Rhs of wire \VSYNC:PWMUDB:pwm_temp\[846] = \VSYNC:PWMUDB:cmp1\[847]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_23\[889] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_22\[890] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_21\[891] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_20\[892] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_19\[893] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_18\[894] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_17\[895] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_16\[896] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_15\[897] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_14\[898] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_13\[899] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_12\[900] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_11\[901] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_10\[902] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_9\[903] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_8\[904] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_7\[905] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_6\[906] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_5\[907] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_4\[908] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_3\[909] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_2\[910] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_1\[911] = \VSYNC:PWMUDB:MODIN3_1\[912]
Removing Lhs of wire \VSYNC:PWMUDB:MODIN3_1\[912] = \VSYNC:PWMUDB:dith_count_1\[788]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:a_0\[913] = \VSYNC:PWMUDB:MODIN3_0\[914]
Removing Lhs of wire \VSYNC:PWMUDB:MODIN3_0\[914] = \VSYNC:PWMUDB:dith_count_0\[790]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1046] = one[4]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1047] = one[4]
Removing Rhs of wire Net_1730[1048] = \VSYNC:Net_96\[843]
Removing Lhs of wire \HSYNC:PWMUDB:ctrl_enable\[1070] = \HSYNC:PWMUDB:control_7\[1062]
Removing Lhs of wire \HSYNC:PWMUDB:hwCapture\[1080] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:hwEnable\[1081] = \HSYNC:PWMUDB:control_7\[1062]
Removing Lhs of wire \HSYNC:PWMUDB:trig_out\[1085] = \HSYNC:PWMUDB:trig_rise\[1083]
Removing Lhs of wire \HSYNC:PWMUDB:runmode_enable\\R\[1088] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:runmode_enable\\S\[1089] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:final_enable\[1090] = \HSYNC:PWMUDB:runmode_enable\[1086]
Removing Lhs of wire \HSYNC:PWMUDB:ltch_kill_reg\\R\[1093] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:ltch_kill_reg\\S\[1094] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:min_kill_reg\\R\[1095] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:min_kill_reg\\S\[1096] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:final_kill\[1099] = one[4]
Removing Lhs of wire \HSYNC:PWMUDB:add_vi_vv_MODGEN_4_1\[1103] = \HSYNC:PWMUDB:MODULE_4:g2:a0:s_1\[1321]
Removing Lhs of wire \HSYNC:PWMUDB:add_vi_vv_MODGEN_4_0\[1105] = \HSYNC:PWMUDB:MODULE_4:g2:a0:s_0\[1322]
Removing Lhs of wire \HSYNC:PWMUDB:dith_count_1\\R\[1106] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:dith_count_1\\S\[1107] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:dith_count_0\\R\[1108] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:dith_count_0\\S\[1109] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:cs_addr_2\[1111] = \HSYNC:PWMUDB:tc_i\[1087]
Removing Lhs of wire \HSYNC:PWMUDB:cs_addr_1\[1112] = \HSYNC:PWMUDB:runmode_enable\[1086]
Removing Lhs of wire \HSYNC:PWMUDB:cs_addr_0\[1113] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:compare1\[1147] = \HSYNC:PWMUDB:cmp1_eq\[1116]
Removing Lhs of wire \HSYNC:PWMUDB:pwm1_i\[1152] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:pwm2_i\[1154] = zero[9]
Removing Rhs of wire \HSYNC:Net_96\[1157] = \HSYNC:PWMUDB:pwm_reg_i\[1149]
Removing Rhs of wire \HSYNC:PWMUDB:pwm_temp\[1160] = \HSYNC:PWMUDB:cmp1\[1161]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_23\[1203] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_22\[1204] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_21\[1205] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_20\[1206] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_19\[1207] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_18\[1208] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_17\[1209] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_16\[1210] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_15\[1211] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_14\[1212] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_13\[1213] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_12\[1214] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_11\[1215] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_10\[1216] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_9\[1217] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_8\[1218] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_7\[1219] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_6\[1220] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_5\[1221] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_4\[1222] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_3\[1223] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_2\[1224] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_1\[1225] = \HSYNC:PWMUDB:MODIN4_1\[1226]
Removing Lhs of wire \HSYNC:PWMUDB:MODIN4_1\[1226] = \HSYNC:PWMUDB:dith_count_1\[1102]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:a_0\[1227] = \HSYNC:PWMUDB:MODIN4_0\[1228]
Removing Lhs of wire \HSYNC:PWMUDB:MODIN4_0\[1228] = \HSYNC:PWMUDB:dith_count_0\[1104]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1360] = one[4]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1361] = one[4]
Removing Rhs of wire Net_1731[1362] = \HSYNC:Net_96\[1157]
Removing Lhs of wire \PIXEL:clk\[1369] = zero[9]
Removing Lhs of wire \PIXEL:rst\[1370] = zero[9]
Removing Lhs of wire tmpOE__HSYNC_OUT_net_0[1391] = one[4]
Removing Lhs of wire tmpOE__VSYNC_OUT_net_0[1397] = one[4]
Removing Lhs of wire \UART_1:Net_61\[1404] = \UART_1:Net_9\[1403]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[1408] = zero[9]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[1409] = zero[9]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[1410] = zero[9]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[1411] = zero[9]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[1412] = zero[9]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[1413] = zero[9]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[1414] = zero[9]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[1415] = zero[9]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[1427] = \UART_1:BUART:tx_bitclk_dp\[1463]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[1473] = \UART_1:BUART:tx_counter_dp\[1464]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[1474] = zero[9]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[1475] = zero[9]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[1476] = zero[9]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[1478] = \UART_1:BUART:tx_fifo_empty\[1441]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[1480] = \UART_1:BUART:tx_fifo_notfull\[1440]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[1540] = zero[9]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_1\[1548] = \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\[1559]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_0\[1550] = \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\[1560]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_6\[1551] = \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\[1576]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[1552] = \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[1590]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_1\[1553] = \UART_1:BUART:sRX:s23Poll:MODIN5_1\[1554]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN5_1\[1554] = \UART_1:BUART:pollcount_1\[1546]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_0\[1555] = \UART_1:BUART:sRX:s23Poll:MODIN5_0\[1556]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN5_0\[1556] = \UART_1:BUART:pollcount_0\[1549]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1562] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1563] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_1\[1564] = \UART_1:BUART:pollcount_1\[1546]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN6_1\[1565] = \UART_1:BUART:pollcount_1\[1546]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_0\[1566] = \UART_1:BUART:pollcount_0\[1549]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN6_0\[1567] = \UART_1:BUART:pollcount_0\[1549]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\[1568] = zero[9]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\[1569] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_1\[1570] = \UART_1:BUART:pollcount_1\[1546]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_0\[1571] = \UART_1:BUART:pollcount_0\[1549]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_1\[1572] = zero[9]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_0\[1573] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[1578] = \UART_1:BUART:pollcount_1\[1546]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN7_1\[1579] = \UART_1:BUART:pollcount_1\[1546]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[1580] = \UART_1:BUART:pollcount_0\[1549]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN7_0\[1581] = \UART_1:BUART:pollcount_0\[1549]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[1582] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[1583] = zero[9]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[1584] = \UART_1:BUART:pollcount_1\[1546]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[1585] = \UART_1:BUART:pollcount_0\[1549]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[1586] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[1587] = zero[9]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[1594] = zero[9]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[1595] = \UART_1:BUART:rx_parity_error_status\[1596]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[1597] = \UART_1:BUART:rx_stop_bit_error\[1598]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_8\[1608] = \UART_1:BUART:sRX:MODULE_8:g2:a0:lta_0\[1657]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_9\[1612] = \UART_1:BUART:sRX:MODULE_9:g1:a0:xneq\[1679]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_6\[1613] = zero[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_5\[1614] = zero[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_4\[1615] = zero[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_3\[1616] = \UART_1:BUART:sRX:MODIN8_6\[1617]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN8_6\[1617] = \UART_1:BUART:rx_count_6\[1535]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_2\[1618] = \UART_1:BUART:sRX:MODIN8_5\[1619]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN8_5\[1619] = \UART_1:BUART:rx_count_5\[1536]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_1\[1620] = \UART_1:BUART:sRX:MODIN8_4\[1621]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN8_4\[1621] = \UART_1:BUART:rx_count_4\[1537]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newa_0\[1622] = \UART_1:BUART:sRX:MODIN8_3\[1623]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN8_3\[1623] = \UART_1:BUART:rx_count_3\[1538]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_6\[1624] = zero[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_5\[1625] = zero[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_4\[1626] = zero[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_3\[1627] = zero[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_2\[1628] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_1\[1629] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:newb_0\[1630] = zero[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:dataa_6\[1631] = zero[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:dataa_5\[1632] = zero[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:dataa_4\[1633] = zero[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:dataa_3\[1634] = \UART_1:BUART:rx_count_6\[1535]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:dataa_2\[1635] = \UART_1:BUART:rx_count_5\[1536]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:dataa_1\[1636] = \UART_1:BUART:rx_count_4\[1537]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:dataa_0\[1637] = \UART_1:BUART:rx_count_3\[1538]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:datab_6\[1638] = zero[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:datab_5\[1639] = zero[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:datab_4\[1640] = zero[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:datab_3\[1641] = zero[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:datab_2\[1642] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:datab_1\[1643] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_8:g2:a0:datab_0\[1644] = zero[9]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g1:a0:newa_0\[1659] = \UART_1:BUART:rx_postpoll\[1494]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g1:a0:newb_0\[1660] = \UART_1:BUART:rx_parity_bit\[1611]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g1:a0:dataa_0\[1661] = \UART_1:BUART:rx_postpoll\[1494]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g1:a0:datab_0\[1662] = \UART_1:BUART:rx_parity_bit\[1611]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:a_0\[1663] = \UART_1:BUART:rx_postpoll\[1494]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:b_0\[1664] = \UART_1:BUART:rx_parity_bit\[1611]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_0\[1666] = one[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:eq_0\[1667] = \UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\[1665]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:eqi_0\[1668] = \UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\[1665]
Removing Lhs of wire Net_12[1689] = zero[9]
Removing Lhs of wire \Timer_1:Net_260\[1692] = zero[9]
Removing Lhs of wire \Timer_1:Net_266\[1693] = one[4]
Removing Rhs of wire Net_1735[1697] = \Timer_1:Net_57\[1696]
Removing Lhs of wire \Timer_1:Net_102\[1699] = one[4]
Removing Lhs of wire tmpOE__Rx_1_net_0[1703] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[1708] = one[4]
Removing Lhs of wire \VERT:PWMUDB:min_kill_reg\\D\[1713] = one[4]
Removing Lhs of wire \VERT:PWMUDB:prevCapture\\D\[1714] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:trig_last\\D\[1715] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:ltch_kill_reg\\D\[1718] = one[4]
Removing Lhs of wire \VERT:PWMUDB:pwm_reg_i\\D\[1721] = \VERT:PWMUDB:pwm_i\[146]
Removing Lhs of wire \VERT:PWMUDB:pwm1_reg_i\\D\[1722] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:pwm2_reg_i\\D\[1723] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:min_kill_reg\\D\[1725] = one[4]
Removing Lhs of wire \HORIZ:PWMUDB:prevCapture\\D\[1726] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:trig_last\\D\[1727] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:ltch_kill_reg\\D\[1730] = one[4]
Removing Lhs of wire \HORIZ:PWMUDB:pwm_reg_i\\D\[1733] = \HORIZ:PWMUDB:pwm_i\[488]
Removing Lhs of wire \HORIZ:PWMUDB:pwm1_reg_i\\D\[1734] = \HORIZ:PWMUDB:pwm1_i\[490]
Removing Lhs of wire \HORIZ:PWMUDB:pwm2_reg_i\\D\[1735] = \HORIZ:PWMUDB:pwm2_i\[492]
Removing Lhs of wire cydff_1_5D[1737] = Net_1709_5[707]
Removing Lhs of wire cydff_1_4D[1738] = Net_1709_4[709]
Removing Lhs of wire cydff_1_3D[1739] = Net_1709_3[711]
Removing Lhs of wire cydff_1_2D[1740] = Net_1709_2[713]
Removing Lhs of wire cydff_1_1D[1741] = Net_1709_1[715]
Removing Lhs of wire cydff_1_0D[1742] = Net_1709_0[717]
Removing Lhs of wire \VSYNC:PWMUDB:min_kill_reg\\D\[1743] = one[4]
Removing Lhs of wire \VSYNC:PWMUDB:prevCapture\\D\[1744] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:trig_last\\D\[1745] = Net_923[358]
Removing Lhs of wire \VSYNC:PWMUDB:ltch_kill_reg\\D\[1748] = one[4]
Removing Lhs of wire \VSYNC:PWMUDB:pwm_reg_i\\D\[1751] = \VSYNC:PWMUDB:pwm_i\[836]
Removing Lhs of wire \VSYNC:PWMUDB:pwm1_reg_i\\D\[1752] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:pwm2_reg_i\\D\[1753] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:min_kill_reg\\D\[1755] = one[4]
Removing Lhs of wire \HSYNC:PWMUDB:prevCapture\\D\[1756] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:trig_last\\D\[1757] = Net_584[496]
Removing Lhs of wire \HSYNC:PWMUDB:ltch_kill_reg\\D\[1760] = one[4]
Removing Lhs of wire \HSYNC:PWMUDB:pwm_reg_i\\D\[1763] = \HSYNC:PWMUDB:pwm_i\[1150]
Removing Lhs of wire \HSYNC:PWMUDB:pwm1_reg_i\\D\[1764] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:pwm2_reg_i\\D\[1765] = zero[9]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1767] = zero[9]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1782] = \UART_1:BUART:rx_bitclk_pre\[1529]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1791] = \UART_1:BUART:rx_parity_error_pre\[1606]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1792] = zero[9]

------------------------------------------------------
Aliased 0 equations, 396 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:pwm_temp\' (cost = 0):
\VERT:PWMUDB:pwm_temp\ <= (\VERT:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\VERT:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \VERT:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\VERT:PWMUDB:dith_count_1\ and \VERT:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_1515' (cost = 6):
Net_1515 <= (Net_584
	OR Net_923);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:compare1\' (cost = 2):
\HORIZ:PWMUDB:compare1\ <= (\HORIZ:PWMUDB:cmp1_less\
	OR \HORIZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:cmp1\' (cost = 2):
\HORIZ:PWMUDB:cmp1\ <= (\HORIZ:PWMUDB:cmp1_less\
	OR \HORIZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:cmp2\' (cost = 0):
\HORIZ:PWMUDB:cmp2\ <= (\HORIZ:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\HORIZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \HORIZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\HORIZ:PWMUDB:dith_count_1\ and \HORIZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:trig_rise\' (cost = 1):
\VSYNC:PWMUDB:trig_rise\ <= ((not \VSYNC:PWMUDB:trig_last\ and Net_923));

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:pwm_temp\' (cost = 0):
\VSYNC:PWMUDB:pwm_temp\ <= (\VSYNC:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\VSYNC:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \VSYNC:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\VSYNC:PWMUDB:dith_count_1\ and \VSYNC:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:trig_rise\' (cost = 1):
\HSYNC:PWMUDB:trig_rise\ <= ((not \HSYNC:PWMUDB:trig_last\ and Net_584));

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:pwm_temp\' (cost = 0):
\HSYNC:PWMUDB:pwm_temp\ <= (\HSYNC:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\HSYNC:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \HSYNC:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\HSYNC:PWMUDB:dith_count_1\ and \HSYNC:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_8:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_8:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\VERT:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \VERT:PWMUDB:dith_count_0\ and \VERT:PWMUDB:dith_count_1\)
	OR (not \VERT:PWMUDB:dith_count_1\ and \VERT:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\HORIZ:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \HORIZ:PWMUDB:dith_count_0\ and \HORIZ:PWMUDB:dith_count_1\)
	OR (not \HORIZ:PWMUDB:dith_count_1\ and \HORIZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\VSYNC:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \VSYNC:PWMUDB:dith_count_0\ and \VSYNC:PWMUDB:dith_count_1\)
	OR (not \VSYNC:PWMUDB:dith_count_1\ and \VSYNC:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\HSYNC:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \HSYNC:PWMUDB:dith_count_0\ and \HSYNC:PWMUDB:dith_count_1\)
	OR (not \HSYNC:PWMUDB:dith_count_1\ and \HSYNC:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_1761 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_1761 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_1761 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_1761 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_1761 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 134 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \VERT:PWMUDB:final_capture\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \HORIZ:PWMUDB:final_capture\ to zero
Aliasing \HORIZ:PWMUDB:pwm_i\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \VSYNC:PWMUDB:final_capture\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \HSYNC:PWMUDB:final_capture\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \VERT:PWMUDB:final_capture\[63] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[327] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[337] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[347] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:final_capture\[453] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:pwm_i\[488] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[668] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[678] = zero[9]
Removing Lhs of wire \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[688] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:final_capture\[801] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1017] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1027] = zero[9]
Removing Lhs of wire \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1037] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:final_capture\[1115] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1331] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1341] = zero[9]
Removing Lhs of wire \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1351] = zero[9]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[1493] = \UART_1:BUART:rx_bitclk\[1541]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[1592] = zero[9]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[1601] = zero[9]
Removing Lhs of wire \VERT:PWMUDB:runmode_enable\\D\[1716] = \VERT:PWMUDB:control_7\[10]
Removing Lhs of wire \HORIZ:PWMUDB:runmode_enable\\D\[1728] = \HORIZ:PWMUDB:control_7\[400]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1774] = \UART_1:BUART:tx_ctrl_mark_last\[1484]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1786] = zero[9]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1787] = zero[9]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1789] = zero[9]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1790] = \UART_1:BUART:rx_markspace_pre\[1605]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1795] = \UART_1:BUART:rx_parity_bit\[1611]

------------------------------------------------------
Aliased 0 equations, 28 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_9:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_1761 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_1761 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\Tic Tac Toe\vga.cydsn\vga.cyprj" -dcpsoc3 vga.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.711ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Tuesday, 10 May 2022 06:16:20
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ologa\Documents\MIT\Senior S22\6.1151\Final Project\Tic Tac Toe\vga.cydsn\vga.cyprj -d CY8C5868AXI-LP035 vga.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \VERT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \HORIZ:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \VSYNC:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \HSYNC:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \VERT:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \VERT:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \VERT:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \VERT:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \HORIZ:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \HORIZ:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \HORIZ:PWMUDB:pwm_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \VSYNC:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \VSYNC:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \VSYNC:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \HSYNC:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \HSYNC:PWMUDB:pwm1_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \HSYNC:PWMUDB:pwm2_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'VGA_CLK'. Fanout=10, Signal=Net_1241
    Digital Clock 1: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_10
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \VERT:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Net_1700:macrocell.q was determined to be a routed clock that is synchronous to VGA_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: VGA_CLK, EnableOut: Net_1700:macrocell.q
    UDB Clk/Enable \VERT:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Net_1700:macrocell.q was determined to be a routed clock that is synchronous to VGA_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: VGA_CLK, EnableOut: Net_1700:macrocell.q
    UDB Clk/Enable \HORIZ:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: VGA_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: VGA_CLK, EnableOut: Constant 1
    UDB Clk/Enable \HORIZ:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: VGA_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: VGA_CLK, EnableOut: Constant 1
    UDB Clk/Enable \VSYNC:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Net_1700:macrocell.q was determined to be a routed clock that is synchronous to VGA_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: VGA_CLK, EnableOut: Net_1700:macrocell.q
    UDB Clk/Enable \VSYNC:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Net_1700:macrocell.q was determined to be a routed clock that is synchronous to VGA_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: VGA_CLK, EnableOut: Net_1700:macrocell.q
    UDB Clk/Enable \HSYNC:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: VGA_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: VGA_CLK, EnableOut: Constant 1
    UDB Clk/Enable \HSYNC:PWMUDB:genblk1:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: VGA_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: VGA_CLK, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = VGA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA(0)__PA ,
            input => Net_1733_0 ,
            pad => VGA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA(1)__PA ,
            input => Net_1733_1 ,
            pad => VGA(1)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA(2)__PA ,
            input => Net_1733_2 ,
            pad => VGA(2)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA(3)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA(3)__PA ,
            input => Net_1733_3 ,
            pad => VGA(3)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA(4)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA(4)__PA ,
            input => Net_1733_4 ,
            pad => VGA(4)_PAD );
        Properties:
        {
        }

    Pin : Name = VGA(5)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VGA(5)__PA ,
            input => Net_1733_5 ,
            pad => VGA(5)_PAD );
        Properties:
        {
        }

    Pin : Name = HSYNC_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => HSYNC_OUT(0)__PA ,
            input => Net_1731 ,
            pad => HSYNC_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VSYNC_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VSYNC_OUT(0)__PA ,
            input => Net_1730 ,
            pad => VSYNC_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_1761 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_1756 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1733_5, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_5
        );
        Output = Net_1733_5 (fanout=1)

    MacroCell: Name=Net_1733_4, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_4
        );
        Output = Net_1733_4 (fanout=1)

    MacroCell: Name=Net_1733_3, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_3
        );
        Output = Net_1733_3 (fanout=1)

    MacroCell: Name=Net_1733_2, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_2
        );
        Output = Net_1733_2 (fanout=1)

    MacroCell: Name=Net_1733_1, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_1
        );
        Output = Net_1733_1 (fanout=1)

    MacroCell: Name=Net_1733_0, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_0
        );
        Output = Net_1733_0 (fanout=1)

    MacroCell: Name=Net_1756, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_1756 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_1761_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\VERT:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VERT:PWMUDB:control_7\
        );
        Output = \VERT:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_923, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VERT:PWMUDB:control_7\ * \VERT:PWMUDB:cmp1_less\
        );
        Output = Net_923 (fanout=8)

    MacroCell: Name=\HORIZ:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HORIZ:PWMUDB:control_7\
        );
        Output = \HORIZ:PWMUDB:runmode_enable\ (fanout=1)

    MacroCell: Name=Net_1700, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \HORIZ:PWMUDB:control_7\ * \HORIZ:PWMUDB:cmp1_eq\
            + \HORIZ:PWMUDB:control_7\ * \HORIZ:PWMUDB:cmp1_less\
        );
        Output = Net_1700 (fanout=11)

    MacroCell: Name=Net_584, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HORIZ:PWMUDB:control_7\ * \HORIZ:PWMUDB:cmp2_less\
        );
        Output = Net_584 (fanout=8)

    MacroCell: Name=cydff_1_5, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_5
        );
        Output = cydff_1_5 (fanout=1)

    MacroCell: Name=cydff_1_4, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_4
        );
        Output = cydff_1_4 (fanout=1)

    MacroCell: Name=cydff_1_3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_3
        );
        Output = cydff_1_3 (fanout=1)

    MacroCell: Name=cydff_1_2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_2
        );
        Output = cydff_1_2 (fanout=1)

    MacroCell: Name=cydff_1_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_1
        );
        Output = cydff_1_1 (fanout=1)

    MacroCell: Name=cydff_1_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_0
        );
        Output = cydff_1_0 (fanout=1)

    MacroCell: Name=\VSYNC:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              Net_923
        );
        Output = \VSYNC:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=\VSYNC:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 2 pterms
        (
              Net_923 * \VSYNC:PWMUDB:control_7\ * !\VSYNC:PWMUDB:trig_last\
            + \VSYNC:PWMUDB:control_7\ * \VSYNC:PWMUDB:runmode_enable\ * 
              !\VSYNC:PWMUDB:tc_i\
        );
        Output = \VSYNC:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_1730, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VSYNC:PWMUDB:control_7\ * \VSYNC:PWMUDB:cmp1_eq\
        );
        Output = Net_1730 (fanout=1)

    MacroCell: Name=\HSYNC:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_584
        );
        Output = \HSYNC:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=\HSYNC:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_584 * \HSYNC:PWMUDB:control_7\ * !\HSYNC:PWMUDB:trig_last\
            + \HSYNC:PWMUDB:control_7\ * \HSYNC:PWMUDB:runmode_enable\ * 
              !\HSYNC:PWMUDB:tc_i\
        );
        Output = \HSYNC:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_1731, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HSYNC:PWMUDB:control_7\ * \HSYNC:PWMUDB:cmp1_eq\
        );
        Output = Net_1731 (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_1761_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_1761_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_1761_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_1761_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_1761_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_1761_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_1761_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1761_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\VERT:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1241 ,
            cs_addr_2 => \VERT:PWMUDB:tc_i\ ,
            cs_addr_1 => \VERT:PWMUDB:runmode_enable\ ,
            chain_out => \VERT:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Net_1700 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1700)
        Next in chain : \VERT:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\VERT:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1241 ,
            cs_addr_2 => \VERT:PWMUDB:tc_i\ ,
            cs_addr_1 => \VERT:PWMUDB:runmode_enable\ ,
            cl0_comb => \VERT:PWMUDB:cmp1_less\ ,
            z0_comb => \VERT:PWMUDB:tc_i\ ,
            chain_in => \VERT:PWMUDB:sP16:pwmdp:carry\ ,
            clk_en => Net_1700 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1700)
        Previous in chain : \VERT:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\HORIZ:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1241 ,
            cs_addr_2 => \HORIZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \HORIZ:PWMUDB:runmode_enable\ ,
            ce0_comb => \HORIZ:PWMUDB:cmp1_eq\ ,
            cl0_comb => \HORIZ:PWMUDB:cmp1_less\ ,
            z0_comb => \HORIZ:PWMUDB:tc_i\ ,
            cl1_comb => \HORIZ:PWMUDB:cmp2_less\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\VSYNC:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1241 ,
            cs_addr_2 => \VSYNC:PWMUDB:tc_i\ ,
            cs_addr_1 => \VSYNC:PWMUDB:runmode_enable\ ,
            ce0_comb => \VSYNC:PWMUDB:cmp1_eq\ ,
            z0_comb => \VSYNC:PWMUDB:tc_i\ ,
            clk_en => Net_1700 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1700)

    datapathcell: Name =\HSYNC:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_1241 ,
            cs_addr_2 => \HSYNC:PWMUDB:tc_i\ ,
            cs_addr_1 => \HSYNC:PWMUDB:runmode_enable\ ,
            ce0_comb => \HSYNC:PWMUDB:cmp1_eq\ ,
            z0_comb => \HSYNC:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Rx_1(0)_SYNC
        PORT MAP (
            in => Net_1761 ,
            out => Net_1761_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\VERT:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1241 ,
            control_7 => \VERT:PWMUDB:control_7\ ,
            control_6 => \VERT:PWMUDB:control_6\ ,
            control_5 => \VERT:PWMUDB:control_5\ ,
            control_4 => \VERT:PWMUDB:control_4\ ,
            control_3 => \VERT:PWMUDB:control_3\ ,
            control_2 => \VERT:PWMUDB:control_2\ ,
            control_1 => \VERT:PWMUDB:control_1\ ,
            control_0 => \VERT:PWMUDB:control_0\ ,
            clk_en => Net_1700 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1700)

    controlcell: Name =\HORIZ:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1241 ,
            control_7 => \HORIZ:PWMUDB:control_7\ ,
            control_6 => \HORIZ:PWMUDB:control_6\ ,
            control_5 => \HORIZ:PWMUDB:control_5\ ,
            control_4 => \HORIZ:PWMUDB:control_4\ ,
            control_3 => \HORIZ:PWMUDB:control_3\ ,
            control_2 => \HORIZ:PWMUDB:control_2\ ,
            control_1 => \HORIZ:PWMUDB:control_1\ ,
            control_0 => \HORIZ:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\VSYNC:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1241 ,
            control_7 => \VSYNC:PWMUDB:control_7\ ,
            control_6 => \VSYNC:PWMUDB:control_6\ ,
            control_5 => \VSYNC:PWMUDB:control_5\ ,
            control_4 => \VSYNC:PWMUDB:control_4\ ,
            control_3 => \VSYNC:PWMUDB:control_3\ ,
            control_2 => \VSYNC:PWMUDB:control_2\ ,
            control_1 => \VSYNC:PWMUDB:control_1\ ,
            control_0 => \VSYNC:PWMUDB:control_0\ ,
            clk_en => Net_1700 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1700)

    controlcell: Name =\HSYNC:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1241 ,
            control_7 => \HSYNC:PWMUDB:control_7\ ,
            control_6 => \HSYNC:PWMUDB:control_6\ ,
            control_5 => \HSYNC:PWMUDB:control_5\ ,
            control_4 => \HSYNC:PWMUDB:control_4\ ,
            control_3 => \HSYNC:PWMUDB:control_3\ ,
            control_2 => \HSYNC:PWMUDB:control_2\ ,
            control_1 => \HSYNC:PWMUDB:control_1\ ,
            control_0 => \HSYNC:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PIXEL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \PIXEL:control_7\ ,
            control_6 => \PIXEL:control_6\ ,
            control_5 => Net_1709_5 ,
            control_4 => Net_1709_4 ,
            control_3 => Net_1709_3 ,
            control_2 => Net_1709_2 ,
            control_1 => Net_1709_1 ,
            control_0 => Net_1709_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_1700 ,
            termin => zero ,
            termout => Net_1534 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =NEWLINE
        PORT MAP (
            interrupt => Net_1534 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =ISR_1
        PORT MAP (
            interrupt => Net_1735 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   15 :   57 :   72 : 20.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   48 :  144 :  192 : 25.00 %
  Unique P-terms              :   70 :  314 :  384 : 18.23 %
  Total P-terms               :   79 :      :      :        
  Datapath Cells              :    8 :   16 :   24 : 33.33 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    StatusI Registers         :    2 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.083ms
Tech mapping phase: Elapsed time ==> 0s.136ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : HSYNC_OUT(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Rx_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Tx_1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : VGA(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : VGA(1) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : VGA(2) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : VGA(3) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : VGA(4) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : VGA(5) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : VSYNC_OUT(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.012ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   17 :   31 :   48 :  35.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.71
                   Pterms :            4.41
               Macrocells :            2.82
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 409, final cost is 409 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          9 :       8.11 :       5.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\VERT:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1241 ,
        cs_addr_2 => \VERT:PWMUDB:tc_i\ ,
        cs_addr_1 => \VERT:PWMUDB:runmode_enable\ ,
        chain_out => \VERT:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Net_1700 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1700)
    Next in chain : \VERT:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\VERT:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1241 ,
        control_7 => \VERT:PWMUDB:control_7\ ,
        control_6 => \VERT:PWMUDB:control_6\ ,
        control_5 => \VERT:PWMUDB:control_5\ ,
        control_4 => \VERT:PWMUDB:control_4\ ,
        control_3 => \VERT:PWMUDB:control_3\ ,
        control_2 => \VERT:PWMUDB:control_2\ ,
        control_1 => \VERT:PWMUDB:control_1\ ,
        control_0 => \VERT:PWMUDB:control_0\ ,
        clk_en => Net_1700 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1700)

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_1761_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_1761_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_1761_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_1761_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_1761_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_1761_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_1761_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1761_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_1761_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\HORIZ:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1241 ,
        control_7 => \HORIZ:PWMUDB:control_7\ ,
        control_6 => \HORIZ:PWMUDB:control_6\ ,
        control_5 => \HORIZ:PWMUDB:control_5\ ,
        control_4 => \HORIZ:PWMUDB:control_4\ ,
        control_3 => \HORIZ:PWMUDB:control_3\ ,
        control_2 => \HORIZ:PWMUDB:control_2\ ,
        control_1 => \HORIZ:PWMUDB:control_1\ ,
        control_0 => \HORIZ:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_1730, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VSYNC:PWMUDB:control_7\ * \VSYNC:PWMUDB:cmp1_eq\
        );
        Output = Net_1730 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\VERT:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VERT:PWMUDB:control_7\
        );
        Output = \VERT:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_923, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              \VERT:PWMUDB:control_7\ * \VERT:PWMUDB:cmp1_less\
        );
        Output = Net_923 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\VSYNC:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 2 pterms
        (
              Net_923 * \VSYNC:PWMUDB:control_7\ * !\VSYNC:PWMUDB:trig_last\
            + \VSYNC:PWMUDB:control_7\ * \VSYNC:PWMUDB:runmode_enable\ * 
              !\VSYNC:PWMUDB:tc_i\
        );
        Output = \VSYNC:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=cydff_1_5, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_5
        );
        Output = cydff_1_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1733_2, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_2
        );
        Output = Net_1733_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1733_5, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_5
        );
        Output = Net_1733_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cydff_1_2, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_2
        );
        Output = cydff_1_2 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\VERT:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1241 ,
        cs_addr_2 => \VERT:PWMUDB:tc_i\ ,
        cs_addr_1 => \VERT:PWMUDB:runmode_enable\ ,
        cl0_comb => \VERT:PWMUDB:cmp1_less\ ,
        z0_comb => \VERT:PWMUDB:tc_i\ ,
        chain_in => \VERT:PWMUDB:sP16:pwmdp:carry\ ,
        clk_en => Net_1700 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1700)
    Previous in chain : \VERT:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PIXEL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \PIXEL:control_7\ ,
        control_6 => \PIXEL:control_6\ ,
        control_5 => Net_1709_5 ,
        control_4 => Net_1709_4 ,
        control_3 => Net_1709_3 ,
        control_2 => Net_1709_2 ,
        control_1 => Net_1709_1 ,
        control_0 => Net_1709_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=cydff_1_0, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_0
        );
        Output = cydff_1_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=cydff_1_4, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_4
        );
        Output = cydff_1_4 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\VSYNC:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: PosEdge(Net_1700)
        Main Equation            : 1 pterm
        (
              Net_923
        );
        Output = \VSYNC:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1733_4, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_4
        );
        Output = Net_1733_4 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\VSYNC:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1241 ,
        cs_addr_2 => \VSYNC:PWMUDB:tc_i\ ,
        cs_addr_1 => \VSYNC:PWMUDB:runmode_enable\ ,
        ce0_comb => \VSYNC:PWMUDB:cmp1_eq\ ,
        z0_comb => \VSYNC:PWMUDB:tc_i\ ,
        clk_en => Net_1700 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1700)

controlcell: Name =\VSYNC:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1241 ,
        control_7 => \VSYNC:PWMUDB:control_7\ ,
        control_6 => \VSYNC:PWMUDB:control_6\ ,
        control_5 => \VSYNC:PWMUDB:control_5\ ,
        control_4 => \VSYNC:PWMUDB:control_4\ ,
        control_3 => \VSYNC:PWMUDB:control_3\ ,
        control_2 => \VSYNC:PWMUDB:control_2\ ,
        control_1 => \VSYNC:PWMUDB:control_1\ ,
        control_0 => \VSYNC:PWMUDB:control_0\ ,
        clk_en => Net_1700 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1700)

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=cydff_1_1, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_1
        );
        Output = cydff_1_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1733_1, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_1
        );
        Output = Net_1733_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1733_0, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_0
        );
        Output = Net_1733_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1733_3, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923 * !Net_584 * cydff_1_3
        );
        Output = Net_1733_3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cydff_1_3, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1709_3
        );
        Output = cydff_1_3 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\HSYNC:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1241 ,
        cs_addr_2 => \HSYNC:PWMUDB:tc_i\ ,
        cs_addr_1 => \HSYNC:PWMUDB:runmode_enable\ ,
        ce0_comb => \HSYNC:PWMUDB:cmp1_eq\ ,
        z0_comb => \HSYNC:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_1(0)_SYNC
    PORT MAP (
        in => Net_1761 ,
        out => Net_1761_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_1700, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \HORIZ:PWMUDB:control_7\ * \HORIZ:PWMUDB:cmp1_eq\
            + \HORIZ:PWMUDB:control_7\ * \HORIZ:PWMUDB:cmp1_less\
        );
        Output = Net_1700 (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\HORIZ:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HORIZ:PWMUDB:control_7\
        );
        Output = \HORIZ:PWMUDB:runmode_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_584, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HORIZ:PWMUDB:control_7\ * \HORIZ:PWMUDB:cmp2_less\
        );
        Output = Net_584 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\HSYNC:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_584
        );
        Output = \HSYNC:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\HSYNC:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_584 * \HSYNC:PWMUDB:control_7\ * !\HSYNC:PWMUDB:trig_last\
            + \HSYNC:PWMUDB:control_7\ * \HSYNC:PWMUDB:runmode_enable\ * 
              !\HSYNC:PWMUDB:tc_i\
        );
        Output = \HSYNC:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1731, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1241) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \HSYNC:PWMUDB:control_7\ * \HSYNC:PWMUDB:cmp1_eq\
        );
        Output = Net_1731 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1756, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_1756 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\HORIZ:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_1241 ,
        cs_addr_2 => \HORIZ:PWMUDB:tc_i\ ,
        cs_addr_1 => \HORIZ:PWMUDB:runmode_enable\ ,
        ce0_comb => \HORIZ:PWMUDB:cmp1_eq\ ,
        cl0_comb => \HORIZ:PWMUDB:cmp1_less\ ,
        z0_comb => \HORIZ:PWMUDB:tc_i\ ,
        cl1_comb => \HORIZ:PWMUDB:cmp2_less\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\HSYNC:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1241 ,
        control_7 => \HSYNC:PWMUDB:control_7\ ,
        control_6 => \HSYNC:PWMUDB:control_6\ ,
        control_5 => \HSYNC:PWMUDB:control_5\ ,
        control_4 => \HSYNC:PWMUDB:control_4\ ,
        control_3 => \HSYNC:PWMUDB:control_3\ ,
        control_2 => \HSYNC:PWMUDB:control_2\ ,
        control_1 => \HSYNC:PWMUDB:control_1\ ,
        control_0 => \HSYNC:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =NEWLINE
        PORT MAP (
            interrupt => Net_1534 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =ISR_1
        PORT MAP (
            interrupt => Net_1735 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_1700 ,
            termin => zero ,
            termout => Net_1534 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_1756 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_1761 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = VSYNC_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VSYNC_OUT(0)__PA ,
        input => Net_1730 ,
        pad => VSYNC_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = HSYNC_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => HSYNC_OUT(0)__PA ,
        input => Net_1731 ,
        pad => HSYNC_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = VGA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA(0)__PA ,
        input => Net_1733_0 ,
        pad => VGA(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = VGA(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA(1)__PA ,
        input => Net_1733_1 ,
        pad => VGA(1)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = VGA(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA(2)__PA ,
        input => Net_1733_2 ,
        pad => VGA(2)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = VGA(3)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA(3)__PA ,
        input => Net_1733_3 ,
        pad => VGA(3)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = VGA(4)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA(4)__PA ,
        input => Net_1733_4 ,
        pad => VGA(4)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = VGA(5)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VGA(5)__PA ,
        input => Net_1733_5 ,
        pad => VGA(5)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Port 5 is empty
Port 6 is empty
Port 12 is empty
Port 15 is empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1241 ,
            dclk_0 => Net_1241_local ,
            dclk_glb_1 => \UART_1:Net_9\ ,
            dclk_1 => \UART_1:Net_9_local\ ,
            dclk_glb_2 => Net_10 ,
            dclk_2 => Net_10_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_1:TimerHW\
        PORT MAP (
            clock => Net_10 ,
            enable => __ONE__ ,
            tc => \Timer_1:Net_51\ ,
            cmp => \Timer_1:Net_261\ ,
            irq => Net_1735 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+---------------
   1 |   6 |     * |      NONE |         CMOS_OUT |      Tx_1(0) | In(Net_1756)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |      Rx_1(0) | FB(Net_1761)
-----+-----+-------+-----------+------------------+--------------+---------------
   2 |   0 |     * |      NONE |         CMOS_OUT | VSYNC_OUT(0) | In(Net_1730)
     |   1 |     * |      NONE |         CMOS_OUT | HSYNC_OUT(0) | In(Net_1731)
     |   2 |     * |      NONE |         CMOS_OUT |       VGA(0) | In(Net_1733_0)
     |   3 |     * |      NONE |         CMOS_OUT |       VGA(1) | In(Net_1733_1)
     |   4 |     * |      NONE |         CMOS_OUT |       VGA(2) | In(Net_1733_2)
     |   5 |     * |      NONE |         CMOS_OUT |       VGA(3) | In(Net_1733_3)
     |   6 |     * |      NONE |         CMOS_OUT |       VGA(4) | In(Net_1733_4)
     |   7 |     * |      NONE |         CMOS_OUT |       VGA(5) | In(Net_1733_5)
---------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 1s.217ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.441ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.144ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in vga_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.407ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.145ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.598ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.635ms
API generation phase: Elapsed time ==> 0s.702ms
Dependency generation phase: Elapsed time ==> 0s.019ms
Cleanup phase: Elapsed time ==> 0s.000ms
