#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Feb  6 09:22:21 2022
# Process ID: 1224
# Current directory: C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.runs/synth_1
# Command line: vivado.exe -log Test_modulator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Test_modulator.tcl
# Log file: C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.runs/synth_1/Test_modulator.vds
# Journal file: C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.runs/synth_1\vivado.jou
# Running On: WIN-T9MF38RDMDH, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 8379 MB
#-----------------------------------------------------------
source Test_modulator.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/utils_1/imports/synth_1/Test_cordic.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/utils_1/imports/synth_1/Test_cordic.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Test_modulator -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7000
WARNING: [Synth 8-6901] identifier 'DEGREE_WIDTH' is used before its declaration [C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Cordic.v:8]
WARNING: [Synth 8-6901] identifier 'quadrant' is used before its declaration [C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Cordic.v:89]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1267.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Test_modulator' [C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Test_modulator.v:3]
WARNING: [Synth 8-85] always block has no event control specified [C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Test_modulator.v:7]
INFO: [Synth 8-6157] synthesizing module 'Chirp_modulator' [C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Chirp_modulator.v:1]
INFO: [Synth 8-6157] synthesizing module 'Cordic' [C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Cordic.v:1]
	Parameter D_PHAZE_MEAN bound to: 36000 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-324] index 16 out of range [C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Cordic.v:51]
WARNING: [Synth 8-324] index 16 out of range [C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Cordic.v:52]
WARNING: [Synth 8-324] index 16 out of range [C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Cordic.v:53]
WARNING: [Synth 8-324] index 16 out of range [C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Cordic.v:56]
WARNING: [Synth 8-324] index 16 out of range [C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Cordic.v:57]
WARNING: [Synth 8-324] index 16 out of range [C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Cordic.v:58]
WARNING: [Synth 8-6014] Unused sequential element z_reg[15] was removed.  [C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Cordic.v:37]
INFO: [Synth 8-6155] done synthesizing module 'Cordic' (1#1) [C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Cordic.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Chirp_modulator' (2#1) [C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Chirp_modulator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Test_modulator' (3#1) [C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.srcs/sources_1/new/Test_modulator.v:3]
WARNING: [Synth 8-7129] Port phaze_int[23] in module Cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port phaze_int[22] in module Cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port phaze_int[21] in module Cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port phaze_int[20] in module Cordic is either unconnected or has no load
WARNING: [Synth 8-7129] Port phaze_int[19] in module Cordic is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1267.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1267.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1267.059 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1267.059 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   29 Bit       Adders := 1     
	   3 Input   24 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 15    
	   2 Input   19 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 30    
	   2 Input   18 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               29 Bit    Registers := 1     
	               24 Bit    Registers := 17    
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 31    
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input   29 Bit        Muxes := 1     
	   4 Input   24 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 31    
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1267.059 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1267.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1267.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1267.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1267.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1267.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1267.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1267.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1267.059 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1267.059 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1267.059 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1267.059 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1267.059 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1267.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5332824c
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1267.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Project/Chirp_Verilog/Chirp_Verilog/Chirp_Verilog.runs/synth_1/Test_modulator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Test_modulator_utilization_synth.rpt -pb Test_modulator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Feb  6 09:22:40 2022...
