

================================================================
== Vitis HLS Report for 'pu_kernel_1_Pipeline_VITIS_LOOP_235_2'
================================================================
* Date:           Tue Sep  2 16:52:41 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.342 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_235_2  |        ?|        ?|        17|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       58|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|      636|      396|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|      303|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|      939|      522|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U103  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U104  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   4|  636|  396|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln235_fu_102_p2  |         +|   0|  0|  37|          30|           1|
    |icmp_ln235_fu_96_p2  |      icmp|   0|  0|  19|          30|          30|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  58|          61|          33|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_5     |   9|          2|   30|         60|
    |j_fu_28                  |   9|          2|   30|         60|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   62|        124|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |AU0_addr_reg_141                   |  16|   0|   16|          0|
    |AU0_load_reg_162                   |  32|   0|   32|          0|
    |add3_i_reg_167                     |  32|   0|   32|          0|
    |add_i_reg_157                      |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |j_fu_28                            |  30|   0|   30|          0|
    |resA_load_reg_147                  |  32|   0|   32|          0|
    |resB_load_reg_152                  |  32|   0|   32|          0|
    |AU0_addr_reg_141                   |  64|  32|   16|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 303|  32|  255|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  pu_kernel.1_Pipeline_VITIS_LOOP_235_2|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  pu_kernel.1_Pipeline_VITIS_LOOP_235_2|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  pu_kernel.1_Pipeline_VITIS_LOOP_235_2|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  pu_kernel.1_Pipeline_VITIS_LOOP_235_2|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  pu_kernel.1_Pipeline_VITIS_LOOP_235_2|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  pu_kernel.1_Pipeline_VITIS_LOOP_235_2|  return value|
|trunc_ln       |   in|   30|     ap_none|                               trunc_ln|        scalar|
|resA_address0  |  out|   16|   ap_memory|                                   resA|         array|
|resA_ce0       |  out|    1|   ap_memory|                                   resA|         array|
|resA_q0        |   in|   32|   ap_memory|                                   resA|         array|
|resB_address0  |  out|   16|   ap_memory|                                   resB|         array|
|resB_ce0       |  out|    1|   ap_memory|                                   resB|         array|
|resB_q0        |   in|   32|   ap_memory|                                   resB|         array|
|AU0_address0   |  out|   16|   ap_memory|                                    AU0|         array|
|AU0_ce0        |  out|    1|   ap_memory|                                    AU0|         array|
|AU0_we0        |  out|    1|   ap_memory|                                    AU0|         array|
|AU0_d0         |  out|   32|   ap_memory|                                    AU0|         array|
|AU0_address1   |  out|   16|   ap_memory|                                    AU0|         array|
|AU0_ce1        |  out|    1|   ap_memory|                                    AU0|         array|
|AU0_q1         |   in|   32|   ap_memory|                                    AU0|         array|
+---------------+-----+-----+------------+---------------------------------------+--------------+

