[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile
[Configurations]
compile=EX_WB
[Library]
EX_WB=.\EX_WB\EX_WB.lib
[$LibMap$]
EX_WB=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=
[SpecTracer]
WindowVisible=0
[HierarchyViewer]
HierarchyInformation=
ShowHide=ShowTopLevel
Selected=
[Files]
/EX_WB.vhd=-1
[Files.Data]
.\src\EX_WB.vhd=VHDL Source Code
