#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri May 26 12:38:11 2017
# Process ID: 15248
# Log file: D:/multi-CPU/vivado.log
# Journal file: D:/multi-CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/大二下/计组实验/单周期CPU/CPU/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 671.871 ; gain = 96.648
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/大二下/计组实验/单周期CPU/CPU/CPU.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/大二下/计组实验/单周期CPU/CPU/CPU.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Fri May 26 12:40:15 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 91.582 ; gain = 0.008
INFO: [Common 17-206] Exiting Webtalk at Fri May 26 12:40:15 2017...
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 671.871 ; gain = 0.000
open_project D:/multi-CPU/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/data/ip'.
reset_run synth_1
launch_runs impl_1
[Fri May 26 18:20:19 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Fri May 26 18:20:20 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri May 26 18:23:15 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Fri May 26 18:23:15 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri May 26 19:06:51 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Fri May 26 19:06:51 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri May 26 19:07:45 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Fri May 26 19:07:45 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri May 26 19:08:30 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Fri May 26 19:08:30 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
ERROR: [VRFC 10-91] RegOut is not declared [D:/multi-CPU/CPU.srcs/sources_1/new/CU.v:150]
ERROR: [VRFC 10-91] RegOut is not declared [D:/multi-CPU/CPU.srcs/sources_1/new/CU.v:151]
ERROR: [VRFC 10-91] _RW is not declared [D:/multi-CPU/CPU.srcs/sources_1/new/CU.v:178]
ERROR: [VRFC 10-1040] module CU ignored due to previous errors [D:/multi-CPU/CPU.srcs/sources_1/new/CU.v:21]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/multi-CPU/CPU.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/ALU.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/CU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Extend.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/Extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/InsMem.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/InsMem.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/PC1.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/imports/new/PC1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Reg.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/Reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v:1]
[Fri May 26 19:12:44 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/ALU.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/ALU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/CU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Extend.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/Extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/InsMem.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/InsMem.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/PC1.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/imports/new/PC1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Reg.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/Reg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library work [D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v:1]
[Fri May 26 19:13:24 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri May 26 20:05:44 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Fri May 26 20:05:44 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri May 26 20:06:22 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Fri May 26 20:06:22 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri May 26 20:07:18 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Fri May 26 20:07:18 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri May 26 20:11:19 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Fri May 26 20:11:19 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri May 26 20:12:25 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Fri May 26 20:12:25 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri May 26 20:18:38 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Fri May 26 20:18:38 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri May 26 20:20:47 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Fri May 26 20:20:47 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri May 26 20:23:04 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Fri May 26 20:23:04 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri May 26 20:24:04 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Fri May 26 20:24:04 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri May 26 20:25:29 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Fri May 26 20:25:29 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri May 26 20:26:28 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Fri May 26 20:26:28 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri May 26 20:27:18 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Fri May 26 20:27:18 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Fri May 26 20:29:14 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Fri May 26 20:29:14 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-1315] redeclaration of ansi port read_data1 is not allowed [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port result is not allowed [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:37]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d73a359c4072432ea3aa0df8763a960b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:56]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 32 for port B [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:64]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port o_pc [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port PC4 [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:50]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 5 for port A [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:52]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port rd [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:54]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:60]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Data_Selector4
Compiling module xil_defaultlib.Data_Selector3
Compiling module xil_defaultlib.Data_Selector2
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 26 20:30:07 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 26 20:30:07 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 743.527 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 0
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 16
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 752.438 ; gain = 8.910
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 752.438 ; gain = 8.910
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 0
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 16
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 0
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 1
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 2
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 3
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 4
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 5
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 6
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 7
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 8
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 9
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 10
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 11
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 12
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 13
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 14
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 15
WARNING: Data truncated while reading Datafile: D:/Ins.txt, while loading at index: 16
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 798.008 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-1315] redeclaration of ansi port read_data1 is not allowed [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port result is not allowed [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:37]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d73a359c4072432ea3aa0df8763a960b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:56]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 32 for port B [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:64]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port o_pc [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port PC4 [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:50]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 5 for port A [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:52]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port rd [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:54]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:60]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Data_Selector4
Compiling module xil_defaultlib.Data_Selector3
Compiling module xil_defaultlib.Data_Selector2
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 26 21:00:58 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 26 21:00:58 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 798.008 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 798.008 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 798.008 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-1315] redeclaration of ansi port read_data1 is not allowed [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port result is not allowed [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:37]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d73a359c4072432ea3aa0df8763a960b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:56]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 32 for port B [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:64]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port o_pc [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port PC4 [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:50]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 5 for port A [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:52]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port rd [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:54]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:60]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Data_Selector4
Compiling module xil_defaultlib.Data_Selector3
Compiling module xil_defaultlib.Data_Selector2
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 26 21:08:42 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 26 21:08:42 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 798.008 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 798.008 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 798.008 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-1315] redeclaration of ansi port read_data1 is not allowed [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port result is not allowed [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:37]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d73a359c4072432ea3aa0df8763a960b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:56]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 32 for port B [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:64]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port o_pc [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port PC4 [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:50]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 5 for port A [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:52]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port rd [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:54]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:60]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Data_Selector4
Compiling module xil_defaultlib.Data_Selector3
Compiling module xil_defaultlib.Data_Selector2
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May 26 22:20:38 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri May 26 22:20:38 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 798.008 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 798.008 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
ERROR: [VRFC 10-529] concurrent assignment to a non-net state_out is not permitted [D:/multi-CPU/CPU.srcs/sources_1/new/CU.v:90]
ERROR: [VRFC 10-1040] module CU ignored due to previous errors [D:/multi-CPU/CPU.srcs/sources_1/new/CU.v:21]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/multi-CPU/CPU.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
ERROR: [VRFC 10-529] concurrent assignment to a non-net state_out is not permitted [D:/multi-CPU/CPU.srcs/sources_1/new/CU.v:90]
ERROR: [VRFC 10-1040] module CU ignored due to previous errors [D:/multi-CPU/CPU.srcs/sources_1/new/CU.v:21]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/multi-CPU/CPU.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
reset_run synth_1
launch_runs impl_1
[Fri May 26 23:02:08 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Fri May 26 23:02:08 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-1315] redeclaration of ansi port read_data1 is not allowed [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port result is not allowed [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:37]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d73a359c4072432ea3aa0df8763a960b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:56]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 32 for port B [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:64]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port o_pc [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port PC4 [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:50]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 5 for port A [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:52]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port rd [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:54]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:60]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Data_Selector4
Compiling module xil_defaultlib.Data_Selector3
Compiling module xil_defaultlib.Data_Selector2
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2316159087 -regid "210766071_0_0_148" -xml D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/usage_statistics..."
    (file "D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri May 26 23:03:57 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 798.008 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-1315] redeclaration of ansi port read_data1 is not allowed [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port result is not allowed [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:37]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d73a359c4072432ea3aa0df8763a960b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:56]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 32 for port B [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:64]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port o_pc [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port PC4 [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:50]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 5 for port A [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:52]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port rd [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:54]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:60]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Data_Selector4
Compiling module xil_defaultlib.Data_Selector3
Compiling module xil_defaultlib.Data_Selector2
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1540952278 -regid "210766071_0_0_148" -xml D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/usage_statistics..."
    (file "D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri May 26 23:26:05 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 798.008 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-1315] redeclaration of ansi port read_data1 is not allowed [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port result is not allowed [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:37]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d73a359c4072432ea3aa0df8763a960b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:56]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 32 for port B [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:64]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port o_pc [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port PC4 [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:50]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 5 for port A [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:52]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port rd [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:54]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:60]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Data_Selector4
Compiling module xil_defaultlib.Data_Selector3
Compiling module xil_defaultlib.Data_Selector2
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4208714924 -regid "210766071_0_0_148" -xml D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/usage_statistics..."
    (file "D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri May 26 23:39:24 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 798.008 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
WARNING: [VRFC 10-1315] redeclaration of ansi port read_data1 is not allowed [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:36]
WARNING: [VRFC 10-1315] redeclaration of ansi port result is not allowed [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:37]
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d73a359c4072432ea3aa0df8763a960b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:56]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 32 for port B [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:57]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:64]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port o_pc [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port PC4 [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:50]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 5 for port A [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:52]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port rd [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:54]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:60]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Data_Selector4
Compiling module xil_defaultlib.Data_Selector3
Compiling module xil_defaultlib.Data_Selector2
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1076125146 -regid "210766071_0_0_148" -xml D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/usage_statistics..."
    (file "D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Fri May 26 23:47:04 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 802.039 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 818.590 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
ERROR: [VRFC 10-1412] syntax error near b [D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v:27]
ERROR: [VRFC 10-1040] module PCj ignored due to previous errors [D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v:22]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/multi-CPU/CPU.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
reset_run synth_1
launch_runs impl_1
[Sat May 27 01:13:52 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Sat May 27 01:13:52 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
ERROR: [VRFC 10-529] concurrent assignment to a non-net pcj is not permitted [D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v:27]
ERROR: [VRFC 10-1040] module PCj ignored due to previous errors [D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v:22]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'D:/multi-CPU/CPU.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
reset_run synth_1
launch_runs impl_1
[Sat May 27 01:14:52 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Sat May 27 01:14:52 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sat May 27 01:21:27 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Sat May 27 01:21:27 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sat May 27 01:23:29 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Sat May 27 01:23:29 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sat May 27 01:27:26 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Sat May 27 01:27:26 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sat May 27 01:29:49 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Sat May 27 01:29:49 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d73a359c4072432ea3aa0df8763a960b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:64]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port Y [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:52]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port rd [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:54]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:60]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Data_Selector4
Compiling module xil_defaultlib.Data_Selector3
Compiling module xil_defaultlib.Data_Selector2
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 27 01:33:05 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 27 01:33:05 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 829.617 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 829.617 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d73a359c4072432ea3aa0df8763a960b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port ALUop on this module [D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v:42]
ERROR: [VRFC 10-426] cannot find port ALUop on this module [D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v:45]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:64]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port Y [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:52]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port rd [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:54]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:60]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:65]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-99] Step results log file:'D:/multi-CPU/CPU.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/multi-CPU/CPU.sim/sim_1/behav/elaborate.log' file for more information.
reset_run synth_1
launch_runs impl_1
[Sat May 27 02:03:39 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Sat May 27 02:03:39 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sat May 27 02:04:29 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Sat May 27 02:04:29 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sat May 27 02:06:45 2017] Launched synth_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/synth_1/runme.log
[Sat May 27 02:06:45 2017] Launched impl_1...
Run output will be captured here: D:/multi-CPU/CPU.runs/impl_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d73a359c4072432ea3aa0df8763a960b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port Y [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port rd [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:53]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:59]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Data_Selector4
Compiling module xil_defaultlib.Data_Selector3
Compiling module xil_defaultlib.Data_Selector2
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 27 02:07:27 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 27 02:07:27 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 939.625 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 939.625 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
run 30 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d73a359c4072432ea3aa0df8763a960b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port Y [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port rd [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:53]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:59]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Data_Selector4
Compiling module xil_defaultlib.Data_Selector3
Compiling module xil_defaultlib.Data_Selector2
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 27 02:39:52 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 27 02:39:52 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 982.074 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 982.074 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
run 30 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 982.074 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d73a359c4072432ea3aa0df8763a960b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port Y [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port rd [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:53]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:59]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Data_Selector4
Compiling module xil_defaultlib.Data_Selector3
Compiling module xil_defaultlib.Data_Selector2
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 27 07:18:01 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 27 07:18:01 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 982.074 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 982.074 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
run 30 ns
run 30 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d73a359c4072432ea3aa0df8763a960b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port Y [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port rd [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:53]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:59]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Data_Selector4
Compiling module xil_defaultlib.Data_Selector3
Compiling module xil_defaultlib.Data_Selector2
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 27 07:43:09 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 27 07:43:09 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1031.984 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1031.984 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d73a359c4072432ea3aa0df8763a960b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port Y [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port rd [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:53]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:59]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Data_Selector4
Compiling module xil_defaultlib.Data_Selector3
Compiling module xil_defaultlib.Data_Selector2
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 27 07:57:29 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 27 07:57:29 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1072.043 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1072.043 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
run 30 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'CPU_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj CPU_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_Selector3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Data_selector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PCj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCj
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/imports/new/Data_selector4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Selector4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC01.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.srcs/sources_1/new/CPU_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/multi-CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto d73a359c4072432ea3aa0df8763a960b --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_sim_behav xil_defaultlib.CPU_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    C_INCLUDE_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:55]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:60]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Sign [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:63]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port Y [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:51]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port rd [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:53]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:59]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 1 for port ExtSel [D:/multi-CPU/CPU.srcs/sources_1/new/CPU.v:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InsMem
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.PC4
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.PCj
Compiling module xil_defaultlib.Data_Selector4
Compiling module xil_defaultlib.Data_Selector3
Compiling module xil_defaultlib.Data_Selector2
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Extend
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_sim
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot CPU_sim_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/multi-CPU/CPU.sim/sim_1/behav/xsim.dir/CPU_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 27 08:21:45 2017. For additional details about this file, please refer to the WebTalk help file at F:/Xilinx_Vivado_SDK_2015.2_0626_1/installed/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 27 08:21:45 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1086.793 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/multi-CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_sim_behav -key {Behavioral:sim_1:Functional:CPU_sim} -tclbatch {CPU_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source CPU_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1086.793 ; gain = 0.000
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
remove_forces { {/CPU_sim/uut/Regfile/register[20]} }
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 27 10:57:52 2017...
