#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a8cd6ca3f0 .scope module, "adder" "adder" 2 20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
o000001a8cd73e998 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001a8cd73dc10_0 .net "a", 31 0, o000001a8cd73e998;  0 drivers
o000001a8cd73e9c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001a8cd73db70_0 .net "b", 31 0, o000001a8cd73e9c8;  0 drivers
v000001a8cd73dcb0_0 .net "out", 31 0, L_000001a8cd799290;  1 drivers
L_000001a8cd799290 .arith/sum 32, o000001a8cd73e998, o000001a8cd73e9c8;
S_000001a8cd73e130 .scope module, "mips_cpu" "mips_cpu" 3 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 32 "pc";
    .port_info 2 /OUTPUT 32 "pc_new";
    .port_info 3 /OUTPUT 32 "instruction_memory_a";
    .port_info 4 /INOUT 32 "instruction_memory_rd";
    .port_info 5 /OUTPUT 32 "data_memory_a";
    .port_info 6 /INOUT 32 "data_memory_rd";
    .port_info 7 /OUTPUT 1 "data_memory_we";
    .port_info 8 /OUTPUT 32 "data_memory_wd";
    .port_info 9 /OUTPUT 5 "register_a1";
    .port_info 10 /OUTPUT 5 "register_a2";
    .port_info 11 /OUTPUT 5 "register_a3";
    .port_info 12 /OUTPUT 1 "register_we3";
    .port_info 13 /OUTPUT 32 "register_wd3";
    .port_info 14 /INOUT 32 "register_rd1";
    .port_info 15 /INOUT 32 "register_rd2";
o000001a8cd73f838 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000001a8cd731d60 .functor BUFZ 32, o000001a8cd73f838, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a8cd731580 .functor AND 1, v000001a8cd73da30_0, v000001a8cd73d530_0, C4<1>, C4<1>;
L_000001a8cd7313c0 .functor BUFZ 32, v000001a8cd73dfd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o000001a8cd73f178 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_000001a8cd7319e0 .functor BUFZ 32, o000001a8cd73f178, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a8cd730fd0 .functor BUFZ 32, L_000001a8cd79a0f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a8cd797210_0 .net "ALUControl", 2 0, v000001a8cd73d350_0;  1 drivers
v000001a8cd797530_0 .net "ALUResult", 31 0, v000001a8cd73dfd0_0;  1 drivers
v000001a8cd7970d0_0 .net "ALUSrc", 0 0, v000001a8cd73e070_0;  1 drivers
o000001a8cd73f148 .functor BUFZ 1, C4<z>; HiZ drive
v000001a8cd797170_0 .net "ALUsrc", 0 0, o000001a8cd73f148;  0 drivers
v000001a8cd796770_0 .net "Branch", 0 0, v000001a8cd73da30_0;  1 drivers
v000001a8cd796310_0 .net "PCBranch", 31 0, L_000001a8cd79aeb0;  1 drivers
v000001a8cd796090_0 .net "PCPlus4", 31 0, L_000001a8cd799330;  1 drivers
v000001a8cd797990_0 .net "PCSrc", 0 0, L_000001a8cd731580;  1 drivers
v000001a8cd796590_0 .net "Result", 31 0, L_000001a8cd79a0f0;  1 drivers
v000001a8cd796c70_0 .net "SrcB", 31 0, L_000001a8cd79a230;  1 drivers
v000001a8cd797710_0 .net "Zero", 0 0, v000001a8cd73d530_0;  1 drivers
L_000001a8cd7d0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001a8cd7963b0_0 .net/2u *"_ivl_2", 31 0, L_000001a8cd7d0088;  1 drivers
o000001a8cd73f718 .functor BUFZ 1, C4<z>; HiZ drive
v000001a8cd796db0_0 .net "clk", 0 0, o000001a8cd73f718;  0 drivers
v000001a8cd796e50_0 .net "data_memory_a", 31 0, L_000001a8cd7313c0;  1 drivers
o000001a8cd73f298 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001a8cd796ef0_0 .net "data_memory_rd", 31 0, o000001a8cd73f298;  0 drivers
v000001a8cd796630_0 .net "data_memory_wd", 31 0, L_000001a8cd7319e0;  1 drivers
v000001a8cd7966d0_0 .net "data_memory_we", 0 0, v000001a8cd73d670_0;  1 drivers
v000001a8cd7972b0_0 .net "extend_imm", 31 0, L_000001a8cd7995b0;  1 drivers
v000001a8cd796950_0 .net "f_15to11", 4 0, L_000001a8cd799fb0;  1 drivers
v000001a8cd7973f0_0 .net "f_20to16", 4 0, L_000001a8cd799650;  1 drivers
v000001a8cd7977b0_0 .net "funct", 5 0, L_000001a8cd799d30;  1 drivers
v000001a8cd797850_0 .net "imm", 15 0, L_000001a8cd79aa50;  1 drivers
v000001a8cd7961d0_0 .net "instruction_memory_a", 31 0, L_000001a8cd731d60;  1 drivers
o000001a8cd73f808 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001a8cd7978f0_0 .net "instruction_memory_rd", 31 0, o000001a8cd73f808;  0 drivers
v000001a8cd796270_0 .net "memToReg", 0 0, v000001a8cd73d710_0;  1 drivers
v000001a8cd797a30_0 .net "opcode", 5 0, L_000001a8cd799830;  1 drivers
v000001a8cd797ad0_0 .net "pc", 31 0, o000001a8cd73f838;  0 drivers
v000001a8cd797b70_0 .net "pc_new", 31 0, L_000001a8cd7998d0;  1 drivers
v000001a8cd797df0_0 .net "regDST", 0 0, v000001a8cd73d7b0_0;  1 drivers
v000001a8cd797cb0_0 .net "register_a1", 4 0, L_000001a8cd799dd0;  1 drivers
v000001a8cd796450_0 .net "register_a2", 4 0, L_000001a8cd79af50;  1 drivers
v000001a8cd79a550_0 .net "register_a3", 4 0, L_000001a8cd799470;  1 drivers
o000001a8cd73eae8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001a8cd799bf0_0 .net "register_rd1", 31 0, o000001a8cd73eae8;  0 drivers
v000001a8cd799e70_0 .net "register_rd2", 31 0, o000001a8cd73f178;  0 drivers
v000001a8cd799c90_0 .net "register_wd3", 31 0, L_000001a8cd730fd0;  1 drivers
v000001a8cd7996f0_0 .net "register_we3", 0 0, v000001a8cd73ddf0_0;  1 drivers
v000001a8cd799970_0 .net "shl_imm", 31 0, L_000001a8cd799790;  1 drivers
L_000001a8cd799330 .arith/sum 32, o000001a8cd73f838, L_000001a8cd7d0088;
L_000001a8cd799830 .part o000001a8cd73f808, 26, 6;
L_000001a8cd799d30 .part o000001a8cd73f808, 0, 6;
L_000001a8cd799dd0 .part o000001a8cd73f808, 21, 5;
L_000001a8cd79af50 .part o000001a8cd73f808, 16, 5;
L_000001a8cd79aa50 .part o000001a8cd73f808, 0, 16;
L_000001a8cd799650 .part o000001a8cd73f808, 16, 5;
L_000001a8cd799fb0 .part o000001a8cd73f808, 11, 5;
L_000001a8cd79aeb0 .arith/sum 32, L_000001a8cd799330, L_000001a8cd799790;
S_000001a8cd73e3d0 .scope module, "alu_name" "alu" 3 67, 4 1 0, S_000001a8cd73e130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "res";
    .port_info 4 /OUTPUT 1 "zero";
v000001a8cd73d490_0 .net "ALUControl", 2 0, v000001a8cd73d350_0;  alias, 1 drivers
v000001a8cd73d2b0_0 .net "a", 31 0, o000001a8cd73eae8;  alias, 0 drivers
v000001a8cd73df30_0 .net "b", 31 0, L_000001a8cd79a230;  alias, 1 drivers
v000001a8cd73dfd0_0 .var "res", 31 0;
v000001a8cd73d530_0 .var "zero", 0 0;
E_000001a8cd70fa30 .event anyedge, v000001a8cd73d490_0, v000001a8cd73d2b0_0, v000001a8cd73df30_0;
S_000001a8cd6ce1b0 .scope module, "control_unit" "ctr_unit" 3 47, 5 1 0, S_000001a8cd73e130;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "memToReg";
    .port_info 3 /OUTPUT 1 "memWrite";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 3 "ALUControl";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "regDST";
    .port_info 8 /OUTPUT 1 "RegWrite";
v000001a8cd73d350_0 .var "ALUControl", 2 0;
v000001a8cd73e070_0 .var "ALUSrc", 0 0;
v000001a8cd73da30_0 .var "Branch", 0 0;
v000001a8cd73ddf0_0 .var "RegWrite", 0 0;
v000001a8cd73d5d0_0 .net "funct", 5 0, L_000001a8cd799d30;  alias, 1 drivers
v000001a8cd73d710_0 .var "memToReg", 0 0;
v000001a8cd73d670_0 .var "memWrite", 0 0;
v000001a8cd73de90_0 .net "opcode", 5 0, L_000001a8cd799830;  alias, 1 drivers
v000001a8cd73d7b0_0 .var "regDST", 0 0;
E_000001a8cd70fd30 .event anyedge, v000001a8cd73de90_0, v000001a8cd73d5d0_0;
S_000001a8cd6ce340 .scope module, "mux2_32_1" "mux2_32" 3 81, 2 28 0, S_000001a8cd73e130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v000001a8cd73d850_0 .net "a", 0 0, L_000001a8cd731580;  alias, 1 drivers
v000001a8cd73dad0_0 .net "d0", 31 0, L_000001a8cd799330;  alias, 1 drivers
v000001a8cd73d990_0 .net "d1", 31 0, L_000001a8cd79aeb0;  alias, 1 drivers
v000001a8cd73d8f0_0 .net "out", 31 0, L_000001a8cd7998d0;  alias, 1 drivers
L_000001a8cd7998d0 .functor MUXZ 32, L_000001a8cd799330, L_000001a8cd79aeb0, L_000001a8cd731580, C4<>;
S_000001a8cd6ccbb0 .scope module, "mux2_32_2" "mux2_32" 3 63, 2 28 0, S_000001a8cd73e130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v000001a8cd73d170_0 .net "a", 0 0, o000001a8cd73f148;  alias, 0 drivers
v000001a8cd796d10_0 .net "d0", 31 0, o000001a8cd73f178;  alias, 0 drivers
v000001a8cd7968b0_0 .net "d1", 31 0, L_000001a8cd7995b0;  alias, 1 drivers
v000001a8cd797490_0 .net "out", 31 0, L_000001a8cd79a230;  alias, 1 drivers
L_000001a8cd79a230 .functor MUXZ 32, o000001a8cd73f178, L_000001a8cd7995b0, o000001a8cd73f148, C4<>;
S_000001a8cd6ccd40 .scope module, "mux2_32_3" "mux2_32" 3 78, 2 28 0, S_000001a8cd73e130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 32 "out";
v000001a8cd796a90_0 .net "a", 0 0, v000001a8cd73d710_0;  alias, 1 drivers
v000001a8cd7975d0_0 .net "d0", 31 0, v000001a8cd73dfd0_0;  alias, 1 drivers
v000001a8cd796bd0_0 .net "d1", 31 0, o000001a8cd73f298;  alias, 0 drivers
v000001a8cd7969f0_0 .net "out", 31 0, L_000001a8cd79a0f0;  alias, 1 drivers
L_000001a8cd79a0f0 .functor MUXZ 32, v000001a8cd73dfd0_0, o000001a8cd73f298, v000001a8cd73d710_0, C4<>;
S_000001a8cd72b470 .scope module, "mux2_5_name" "mux2_5" 3 51, 2 36 0, S_000001a8cd73e130;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "a";
    .port_info 3 /OUTPUT 5 "out";
v000001a8cd7964f0_0 .net "a", 0 0, v000001a8cd73d7b0_0;  alias, 1 drivers
v000001a8cd797030_0 .net "d0", 4 0, L_000001a8cd79af50;  alias, 1 drivers
v000001a8cd797350_0 .net "d1", 4 0, L_000001a8cd799fb0;  alias, 1 drivers
v000001a8cd796810_0 .net "out", 4 0, L_000001a8cd799470;  alias, 1 drivers
L_000001a8cd799470 .functor MUXZ 5, L_000001a8cd79af50, L_000001a8cd799fb0, v000001a8cd73d7b0_0, C4<>;
S_000001a8cd72b600 .scope module, "shl_2_name" "shl_2" 3 57, 2 12 0, S_000001a8cd73e130;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
v000001a8cd796130_0 .net *"_ivl_1", 29 0, L_000001a8cd79a050;  1 drivers
L_000001a8cd7d00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a8cd796b30_0 .net/2u *"_ivl_2", 1 0, L_000001a8cd7d00d0;  1 drivers
v000001a8cd797c10_0 .net "in", 31 0, L_000001a8cd7995b0;  alias, 1 drivers
v000001a8cd797d50_0 .net "out", 31 0, L_000001a8cd799790;  alias, 1 drivers
L_000001a8cd79a050 .part L_000001a8cd7995b0, 0, 30;
L_000001a8cd799790 .concat [ 2 30 0 0], L_000001a8cd7d00d0, L_000001a8cd79a050;
S_000001a8cd7237d0 .scope module, "sign_extend_name" "sign_extend" 3 56, 2 3 0, S_000001a8cd73e130;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v000001a8cd797f30_0 .net *"_ivl_1", 0 0, L_000001a8cd799f10;  1 drivers
v000001a8cd796f90_0 .net *"_ivl_2", 15 0, L_000001a8cd79aaf0;  1 drivers
v000001a8cd797670_0 .net "in", 15 0, L_000001a8cd79aa50;  alias, 1 drivers
v000001a8cd797e90_0 .net "out", 31 0, L_000001a8cd7995b0;  alias, 1 drivers
L_000001a8cd799f10 .part L_000001a8cd79aa50, 15, 1;
LS_000001a8cd79aaf0_0_0 .concat [ 1 1 1 1], L_000001a8cd799f10, L_000001a8cd799f10, L_000001a8cd799f10, L_000001a8cd799f10;
LS_000001a8cd79aaf0_0_4 .concat [ 1 1 1 1], L_000001a8cd799f10, L_000001a8cd799f10, L_000001a8cd799f10, L_000001a8cd799f10;
LS_000001a8cd79aaf0_0_8 .concat [ 1 1 1 1], L_000001a8cd799f10, L_000001a8cd799f10, L_000001a8cd799f10, L_000001a8cd799f10;
LS_000001a8cd79aaf0_0_12 .concat [ 1 1 1 1], L_000001a8cd799f10, L_000001a8cd799f10, L_000001a8cd799f10, L_000001a8cd799f10;
L_000001a8cd79aaf0 .concat [ 4 4 4 4], LS_000001a8cd79aaf0_0_0, LS_000001a8cd79aaf0_0_4, LS_000001a8cd79aaf0_0_8, LS_000001a8cd79aaf0_0_12;
L_000001a8cd7995b0 .concat [ 16 16 0 0], L_000001a8cd79aa50, L_000001a8cd79aaf0;
    .scope S_000001a8cd6ce1b0;
T_0 ;
    %wait E_000001a8cd70fd30;
    %delay 1, 0;
    %load/vec4 v000001a8cd73de90_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8cd73ddf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8cd73d7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8cd73e070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8cd73da30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8cd73d670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8cd73d710_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001a8cd73d350_0, 0, 3;
T_0.0 ;
    %load/vec4 v000001a8cd73de90_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8cd73ddf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8cd73e070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8cd73da30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8cd73d670_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001a8cd73d350_0, 0, 3;
T_0.2 ;
    %load/vec4 v000001a8cd73de90_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8cd73ddf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8cd73e070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8cd73da30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8cd73d670_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001a8cd73d350_0, 0, 3;
T_0.4 ;
    %load/vec4 v000001a8cd73de90_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a8cd73ddf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a8cd73d7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a8cd73e070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a8cd73da30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a8cd73d670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a8cd73d710_0, 0;
    %load/vec4 v000001a8cd73d5d0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001a8cd73d350_0, 0;
T_0.8 ;
    %load/vec4 v000001a8cd73d5d0_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001a8cd73d350_0, 0;
T_0.10 ;
    %load/vec4 v000001a8cd73d5d0_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001a8cd73d350_0, 0;
T_0.12 ;
    %load/vec4 v000001a8cd73d5d0_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_0.14, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001a8cd73d350_0, 0;
T_0.14 ;
    %load/vec4 v000001a8cd73d5d0_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_0.16, 4;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001a8cd73d350_0, 0;
T_0.16 ;
T_0.6 ;
    %load/vec4 v000001a8cd73de90_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_0.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a8cd73e070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a8cd73ddf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a8cd73d710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a8cd73d7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a8cd73d670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a8cd73da30_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001a8cd73d350_0, 0;
T_0.18 ;
    %load/vec4 v000001a8cd73de90_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a8cd73e070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a8cd73ddf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a8cd73d710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a8cd73d7b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a8cd73d670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a8cd73da30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001a8cd73d350_0, 0;
T_0.20 ;
    %delay 1, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001a8cd73e3d0;
T_1 ;
    %wait E_000001a8cd70fa30;
    %delay 1, 0;
    %load/vec4 v000001a8cd73d490_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001a8cd73d2b0_0;
    %load/vec4 v000001a8cd73df30_0;
    %and;
    %store/vec4 v000001a8cd73dfd0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001a8cd73d490_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v000001a8cd73d2b0_0;
    %load/vec4 v000001a8cd73df30_0;
    %or;
    %store/vec4 v000001a8cd73dfd0_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001a8cd73d490_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v000001a8cd73d2b0_0;
    %load/vec4 v000001a8cd73df30_0;
    %add;
    %store/vec4 v000001a8cd73dfd0_0, 0, 32;
T_1.4 ;
    %load/vec4 v000001a8cd73d490_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v000001a8cd73d2b0_0;
    %load/vec4 v000001a8cd73df30_0;
    %sub;
    %store/vec4 v000001a8cd73dfd0_0, 0, 32;
T_1.6 ;
    %load/vec4 v000001a8cd73d490_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v000001a8cd73d2b0_0;
    %load/vec4 v000001a8cd73df30_0;
    %cmp/u;
    %jmp/0xz  T_1.10, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001a8cd73dfd0_0, 0, 32;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a8cd73dfd0_0, 0, 32;
T_1.11 ;
T_1.8 ;
    %load/vec4 v000001a8cd73d2b0_0;
    %load/vec4 v000001a8cd73df30_0;
    %sub;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a8cd73d530_0, 0, 1;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a8cd73d530_0, 0, 1;
T_1.13 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001a8cd73e130;
T_2 ;
    %vpi_call 3 84 "$monitor", "pc_new = %d, register_a1=%d, r=%d", v000001a8cd797b70_0, v000001a8cd797cb0_0, v000001a8cd796450_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./util.v";
    "mips_cpu.v";
    "./ALU.v";
    "./Control_Unit.v";
