// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Full Version"

// DATE "05/19/2015 16:29:02"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module DE1_SoC (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	CLOCK_50,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	KEY,
	LEDR,
	SW);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	reg CLOCK_50 ;
output 	reg [6:0] HEX0 ;
output 	reg [6:0] HEX1 ;
output 	reg [6:0] HEX2 ;
output 	reg [6:0] HEX3 ;
output 	reg [6:0] HEX4 ;
output 	reg [6:0] HEX5 ;
input 	logic [3:0] KEY ;
output 	logic [9:0] LEDR ;
input 	logic [9:0] SW ;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~feeder_combout ;
wire \CLOCK_50~input_o ;
wire \cdiv|divided_clocks[0]~0_combout ;
wire \KEY[0]~input_o ;
wire \resetInput|prev~0_combout ;
wire \resetInput|prev~q ;
wire \SW[0]~input_o ;
wire \downloadStuff|q~0_combout ;
wire \downloadStuff|q~q ;
wire \camera1|Equal5~0_combout ;
wire \camera1|ps.idle~0_combout ;
wire \camera2|ps.downloading~0_combout ;
wire \cam2Percent|percentFilled~1_combout ;
wire \camera1|ps.reaches50~0_combout ;
wire \camera2|ps.idle~0_combout ;
wire \camera2|ps~14_combout ;
wire \camera2|ps~5_q ;
wire \camera2|WideOr5~0_combout ;
wire \cam1Percent|Add2~1_sumout ;
wire \cam1Percent|Add2~18 ;
wire \cam1Percent|Add2~13_sumout ;
wire \cam1Percent|Add2~14 ;
wire \cam1Percent|Add2~9_sumout ;
wire \cam1Percent|Add2~10 ;
wire \cam1Percent|Add2~5_sumout ;
wire \cam1Percent|clkCounter[6]~feeder_combout ;
wire \cam1Percent|Add2~6 ;
wire \cam1Percent|Add2~73_sumout ;
wire \cam1Percent|Add2~74 ;
wire \cam1Percent|Add2~69_sumout ;
wire \cam1Percent|Add2~70 ;
wire \cam1Percent|Add2~65_sumout ;
wire \cam1Percent|Add2~66 ;
wire \cam1Percent|Add2~61_sumout ;
wire \cam1Percent|clkCounter[10]~feeder_combout ;
wire \cam1Percent|Add2~62 ;
wire \cam1Percent|Add2~57_sumout ;
wire \cam1Percent|Add2~58 ;
wire \cam1Percent|Add2~53_sumout ;
wire \cam1Percent|Add2~54 ;
wire \cam1Percent|Add2~49_sumout ;
wire \cam1Percent|Add2~50 ;
wire \cam1Percent|Add2~45_sumout ;
wire \cam1Percent|Add2~46 ;
wire \cam1Percent|Add2~41_sumout ;
wire \cam1Percent|clkCounter[15]~feeder_combout ;
wire \cam1Percent|Add2~42 ;
wire \cam1Percent|Add2~37_sumout ;
wire \cam1Percent|Add2~38 ;
wire \cam1Percent|Add2~33_sumout ;
wire \cam1Percent|clkCounter[17]~feeder_combout ;
wire \cam1Percent|Add2~34 ;
wire \cam1Percent|Add2~29_sumout ;
wire \cam2Percent|Equal0~1_combout ;
wire \cam2Percent|Equal0~2_combout ;
wire \cam1Percent|clkCounter[18]~0_combout ;
wire \cam1Percent|Add2~2 ;
wire \cam1Percent|Add2~25_sumout ;
wire \cam1Percent|Add2~26 ;
wire \cam1Percent|Add2~21_sumout ;
wire \cam1Percent|Add2~22 ;
wire \cam1Percent|Add2~17_sumout ;
wire \cam2Percent|Equal0~0_combout ;
wire \cam2Percent|Equal0~3_combout ;
wire \cam2Percent|percentFilled[1]~2_combout ;
wire \camera2|Equal5~0_combout ;
wire \camera2|Selector6~0_combout ;
wire \camera2|Equal3~0_combout ;
wire \camera2|Selector7~0_combout ;
wire \camera2|Selector6~2_combout ;
wire \camera2|Equal1~0_combout ;
wire \camera2|ps~12_combout ;
wire \camera2|ps~13_combout ;
wire \camera2|ps~4_q ;
wire \camera2|ps.reaches90~0_combout ;
wire \camera2|ps~6_combout ;
wire \camera1|ps.reaches90~0_combout ;
wire \camera2|myFilm~0_combout ;
wire \camera2|myFilm~1_combout ;
wire \camera2|myFilm~q ;
wire \camera2|ps~10_combout ;
wire \camera2|Selector6~1_combout ;
wire \camera2|ps~11_combout ;
wire \camera2|ps~3_q ;
wire \camera2|ps.reaches50~0_combout ;
wire \camera1|ps~14_combout ;
wire \camera1|ps~5_q ;
wire \camera1|emptyBuffer~combout ;
wire \cam1Percent|percentFilled~3_combout ;
wire \cam1Percent|percentFilled[1]~2_combout ;
wire \cam1Percent|percentFilled~4_combout ;
wire \cam1Percent|percentFilled~5_combout ;
wire \cam1Percent|percentFilled~6_combout ;
wire \camera1|Equal3~0_combout ;
wire \camera1|Selector7~0_combout ;
wire \camera1|Selector6~0_combout ;
wire \camera1|ps.active~0_combout ;
wire \camera1|myFilm~0_combout ;
wire \camera1|myFilm~q ;
wire \camera1|Selector2~0_combout ;
wire \camera1|ps~11_combout ;
wire \camera1|ps~3_q ;
wire \camera1|WideOr5~0_combout ;
wire \cam1Percent|percentFilled~0_combout ;
wire \cam1Percent|percentFilled~1_combout ;
wire \camera1|Equal1~0_combout ;
wire \camera1|ps~6_combout ;
wire \camera1|ps.standBy~0_combout ;
wire \camera2|ps.signalToDownload~0_combout ;
wire \camera1|myStandby~0_combout ;
wire \camera1|myStandby~q ;
wire \camera1|ps.lowPower~0_combout ;
wire \camera1|ps~9_combout ;
wire \camera1|ps~7_combout ;
wire \camera1|ps~8_combout ;
wire \camera1|ps~10_combout ;
wire \camera1|ps~2_q ;
wire \camera1|ps~12_combout ;
wire \camera1|Selector7~1_combout ;
wire \camera1|ps~13_combout ;
wire \camera1|ps~4_q ;
wire \camera2|myStandby~0_combout ;
wire \camera2|myStandby~1_combout ;
wire \camera2|myStandby~2_combout ;
wire \camera2|myStandby~q ;
wire \camera2|ps~15_combout ;
wire \camera2|ps~7_combout ;
wire \camera2|ps~8_combout ;
wire \camera2|ps~9_combout ;
wire \camera2|ps~2_q ;
wire \camera2|emptyBuffer~combout ;
wire \cam2Percent|percentFilled~0_combout ;
wire \cam2Percent|percentFilled~3_combout ;
wire \cam2Percent|percentFilled~4_combout ;
wire \cam2Percent|percentFilled~5_combout ;
wire \cam2Percent|percentFilled~6_combout ;
wire \countUpCam2|WideOr6~0_combout ;
wire \countUpCam2|WideOr5~0_combout ;
wire \countUpCam2|WideOr4~0_combout ;
wire \countUpCam2|WideOr3~0_combout ;
wire \countUpCam2|WideOr2~0_combout ;
wire \countUpCam2|WideOr1~0_combout ;
wire \countUpCam2|WideOr0~0_combout ;
wire \camera2|WideOr5~combout ;
wire \camera2|WideOr4~combout ;
wire \camera2|WideOr3~0_combout ;
wire \camera2|WideOr2~combout ;
wire \camera2|WideOr1~combout ;
wire \camera2|ps.lowPower~0_combout ;
wire \camera1|WideOr5~combout ;
wire \camera1|WideOr4~combout ;
wire \camera1|WideOr3~0_combout ;
wire \camera1|WideOr2~combout ;
wire \camera1|WideOr1~combout ;
wire \camera1|ps.downloading~0_combout ;
wire \countUpCam1|WideOr6~0_combout ;
wire \countUpCam1|WideOr5~0_combout ;
wire \countUpCam1|WideOr4~0_combout ;
wire \countUpCam1|WideOr3~0_combout ;
wire \countUpCam1|WideOr2~0_combout ;
wire \countUpCam1|WideOr1~0_combout ;
wire \countUpCam1|WideOr0~0_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~feeder_combout ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~DUPLICATE_q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE_q ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \cdiv|Add0~17_sumout ;
wire \cdiv|Add0~18 ;
wire \cdiv|Add0~13_sumout ;
wire \cdiv|Add0~14 ;
wire \cdiv|Add0~9_sumout ;
wire \cdiv|Add0~10 ;
wire \cdiv|Add0~5_sumout ;
wire \cdiv|Add0~6 ;
wire \cdiv|Add0~1_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[16]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|run~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ;
wire \Flushing_Download_back_to_LP_SB_Active|acq_trigger_in_reg[0]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~13_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~50 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~53_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~54 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~57_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~15_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~58 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~61_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~16_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~62 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~65_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~17_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~66 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~69_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~18_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~70 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~50 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~54 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~58 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~62 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~66 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~38 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~42 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~45_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~11_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~10_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~9_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~53_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~49_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~65_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~57_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~14_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~61_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~15_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~46 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~30 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~34 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~5_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~3_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~4_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~8_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~7_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~6_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~2 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~1_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~6 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[17]~2_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[16]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~49_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~50 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~53_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~54 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~57_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~58 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~61_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~62 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~65_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~66 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~38 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~42 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~46 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE_q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|~GND~combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~1_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[16]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[16]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[30]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[31]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[31]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[32]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[32]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][33]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[33]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][33]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][33]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[33]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][34]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][34]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[34]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][34]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~2 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~6 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~82 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~98 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~118 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~66 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~42 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~46 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~122 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~10 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~38 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~34 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~78 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~74 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~70 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~62 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~58 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~126 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~114 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~110 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~106 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~102 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~94 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~90 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~86 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~30 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~26 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~22 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~18 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~14 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~54 ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~DUPLICATE_q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~DUPLICATE_q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0]~DUPLICATE_q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|~VCC~combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ;
wire \camera2|ps.reaches50~0_wirecell_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[0]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~1_sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15~COUT ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita16~sumout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[2]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ;
wire \camera2|ps.signalToDownload~0_wirecell_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ;
wire \camera2|ps.reaches90~0_wirecell_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[3]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[7]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[8]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[9]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~2_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~1_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79~portbdataout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~3_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~4_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[34]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[33]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[32]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[31]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[16]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ;
wire \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDO ;
wire [5:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit ;
wire [34:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR ;
wire [16:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs ;
wire [15:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [10:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [3:0] \cam2Percent|percentFilled ;
wire [3:0] \cam1Percent|percentFilled ;
wire [18:0] \cam1Percent|clkCounter ;
wire [31:0] \cdiv|divided_clocks ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr ;
wire [34:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [16:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit ;
wire [9:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs ;
wire [34:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|acq_trigger_in_reg ;
wire [9:0] \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg ;
wire [15:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg ;
wire [31:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg ;
wire [16:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|current_segment_delayed ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg ;
wire [16:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed ;
wire [3:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs ;
wire [2:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs ;
wire [9:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs ;
wire [17:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count ;
wire [16:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig ;
wire [17:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter ;
wire [16:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs ;

wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119_PORTBDATAOUT_bus ;
wire [0:0] \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159_PORTBDATAOUT_bus ;

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119_PORTBDATAOUT_bus [0];

assign \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159~portbdataout  = \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159_PORTBDATAOUT_bus [0];

// Location: FF_X33_Y9_N47
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_ff (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y9_N25
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datad(gnd),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .lut_mask = 64'h0F0FF0F00707F2F2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N57
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .lut_mask = 64'h55550000FFFFAAAA;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(!\countUpCam2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(!\countUpCam2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(!\countUpCam2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(!\countUpCam2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(!\countUpCam2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(!\countUpCam2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\countUpCam2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\camera2|WideOr5~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\camera2|WideOr4~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(!\camera2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(!\camera2|WideOr2~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\camera2|WideOr1~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\camera2|ps.downloading~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(\camera2|ps.lowPower~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\camera1|WideOr5~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\camera1|WideOr4~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(!\camera1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(!\camera1|WideOr2~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\camera1|WideOr1~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\camera1|ps.downloading~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(\camera1|ps.lowPower~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(!\countUpCam1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(!\countUpCam1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(!\countUpCam1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(!\countUpCam1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(!\countUpCam1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(!\countUpCam1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\countUpCam1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(!\camera2|myFilm~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(!\camera2|myStandby~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(!\camera1|myFilm~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(!\camera1|myStandby~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
defparam \altera_reserved_tdo~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N57
cyclonev_lcell_comb \cdiv|divided_clocks[0]~0 (
// Equation(s):
// \cdiv|divided_clocks[0]~0_combout  = ( !\cdiv|divided_clocks [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cdiv|divided_clocks [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cdiv|divided_clocks[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cdiv|divided_clocks[0]~0 .extended_lut = "off";
defparam \cdiv|divided_clocks[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \cdiv|divided_clocks[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N41
dffeas \cdiv|divided_clocks[0] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\cdiv|divided_clocks[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[0] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N12
cyclonev_lcell_comb \resetInput|prev~0 (
// Equation(s):
// \resetInput|prev~0_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\resetInput|prev~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \resetInput|prev~0 .extended_lut = "off";
defparam \resetInput|prev~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \resetInput|prev~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N14
dffeas \resetInput|prev (
	.clk(\cdiv|divided_clocks [0]),
	.d(\resetInput|prev~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\resetInput|prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \resetInput|prev .is_wysiwyg = "true";
defparam \resetInput|prev .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N3
cyclonev_lcell_comb \downloadStuff|q~0 (
// Equation(s):
// \downloadStuff|q~0_combout  = ( \resetInput|prev~q  & ( \SW[0]~input_o  ) ) # ( !\resetInput|prev~q  & ( (\KEY[0]~input_o  & \SW[0]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\SW[0]~input_o ),
	.datae(gnd),
	.dataf(!\resetInput|prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\downloadStuff|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \downloadStuff|q~0 .extended_lut = "off";
defparam \downloadStuff|q~0 .lut_mask = 64'h000F000F00FF00FF;
defparam \downloadStuff|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N5
dffeas \downloadStuff|q (
	.clk(\cdiv|divided_clocks [0]),
	.d(\downloadStuff|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\downloadStuff|q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \downloadStuff|q .is_wysiwyg = "true";
defparam \downloadStuff|q .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N57
cyclonev_lcell_comb \camera1|Equal5~0 (
// Equation(s):
// \camera1|Equal5~0_combout  = ( !\cam1Percent|percentFilled [2] & ( (!\cam1Percent|percentFilled [1] & (!\cam1Percent|percentFilled [3] & !\cam1Percent|percentFilled [0])) ) )

	.dataa(!\cam1Percent|percentFilled [1]),
	.datab(!\cam1Percent|percentFilled [3]),
	.datac(!\cam1Percent|percentFilled [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam1Percent|percentFilled [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|Equal5~0 .extended_lut = "off";
defparam \camera1|Equal5~0 .lut_mask = 64'h8080808000000000;
defparam \camera1|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N57
cyclonev_lcell_comb \camera1|ps.idle~0 (
// Equation(s):
// \camera1|ps.idle~0_combout  = ( \camera1|ps~4_q  & ( (\camera1|ps~2_q  & !\camera1|ps~3_q ) ) )

	.dataa(!\camera1|ps~2_q ),
	.datab(!\camera1|ps~3_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera1|ps~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|ps.idle~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|ps.idle~0 .extended_lut = "off";
defparam \camera1|ps.idle~0 .lut_mask = 64'h0000000044444444;
defparam \camera1|ps.idle~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y13_N15
cyclonev_lcell_comb \camera2|ps.downloading~0 (
// Equation(s):
// \camera2|ps.downloading~0_combout  = ( \camera2|ps~4_q  & ( !\camera2|ps~3_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera2|ps~3_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera2|ps~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|ps.downloading~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|ps.downloading~0 .extended_lut = "off";
defparam \camera2|ps.downloading~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \camera2|ps.downloading~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N54
cyclonev_lcell_comb \cam2Percent|percentFilled~1 (
// Equation(s):
// \cam2Percent|percentFilled~1_combout  = ( \resetInput|prev~q  & ( !\cam2Percent|percentFilled [1] $ (((!\cam2Percent|percentFilled [0] & \camera2|emptyBuffer~combout ))) ) ) # ( !\resetInput|prev~q  & ( (\KEY[0]~input_o  & (!\cam2Percent|percentFilled [1] 
// $ (((!\cam2Percent|percentFilled [0] & \camera2|emptyBuffer~combout ))))) ) )

	.dataa(!\cam2Percent|percentFilled [0]),
	.datab(!\cam2Percent|percentFilled [1]),
	.datac(!\camera2|emptyBuffer~combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\resetInput|prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam2Percent|percentFilled~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam2Percent|percentFilled~1 .extended_lut = "off";
defparam \cam2Percent|percentFilled~1 .lut_mask = 64'h00C600C6C6C6C6C6;
defparam \cam2Percent|percentFilled~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N51
cyclonev_lcell_comb \camera1|ps.reaches50~0 (
// Equation(s):
// \camera1|ps.reaches50~0_combout  = ( \camera1|ps~2_q  & ( (!\camera1|ps~4_q  & !\camera1|ps~3_q ) ) )

	.dataa(!\camera1|ps~4_q ),
	.datab(!\camera1|ps~3_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera1|ps~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|ps.reaches50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|ps.reaches50~0 .extended_lut = "off";
defparam \camera1|ps.reaches50~0 .lut_mask = 64'h0000000088888888;
defparam \camera1|ps.reaches50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N45
cyclonev_lcell_comb \camera2|ps.idle~0 (
// Equation(s):
// \camera2|ps.idle~0_combout  = ( \camera2|ps~2_q  & ( (\camera2|ps~4_q  & !\camera2|ps~3_q ) ) )

	.dataa(gnd),
	.datab(!\camera2|ps~4_q ),
	.datac(!\camera2|ps~3_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera2|ps~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|ps.idle~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|ps.idle~0 .extended_lut = "off";
defparam \camera2|ps.idle~0 .lut_mask = 64'h0000000030303030;
defparam \camera2|ps.idle~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N54
cyclonev_lcell_comb \camera2|ps~14 (
// Equation(s):
// \camera2|ps~14_combout  = ( \camera2|ps~5_q  & ( \resetInput|prev~q  & ( (!\camera2|Equal5~0_combout ) # ((\camera1|ps.reaches50~0_combout  & \camera2|ps.idle~0_combout )) ) ) ) # ( !\camera2|ps~5_q  & ( \resetInput|prev~q  & ( 
// (\camera1|ps.reaches50~0_combout  & \camera2|ps.idle~0_combout ) ) ) ) # ( \camera2|ps~5_q  & ( !\resetInput|prev~q  & ( (\KEY[0]~input_o  & ((!\camera2|Equal5~0_combout ) # ((\camera1|ps.reaches50~0_combout  & \camera2|ps.idle~0_combout )))) ) ) ) # ( 
// !\camera2|ps~5_q  & ( !\resetInput|prev~q  & ( (\camera1|ps.reaches50~0_combout  & (\KEY[0]~input_o  & \camera2|ps.idle~0_combout )) ) ) )

	.dataa(!\camera2|Equal5~0_combout ),
	.datab(!\camera1|ps.reaches50~0_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\camera2|ps.idle~0_combout ),
	.datae(!\camera2|ps~5_q ),
	.dataf(!\resetInput|prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|ps~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|ps~14 .extended_lut = "off";
defparam \camera2|ps~14 .lut_mask = 64'h00030A0B0033AABB;
defparam \camera2|ps~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N17
dffeas \camera2|ps~5 (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\camera2|ps~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera2|ps~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera2|ps~5 .is_wysiwyg = "true";
defparam \camera2|ps~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N9
cyclonev_lcell_comb \camera2|WideOr5~0 (
// Equation(s):
// \camera2|WideOr5~0_combout  = (!\camera2|ps~2_q  & (!\camera2|ps~4_q  & (\camera2|ps~3_q  & !\camera2|ps~5_q ))) # (\camera2|ps~2_q  & (!\camera2|ps~4_q  $ ((!\camera2|ps~3_q ))))

	.dataa(!\camera2|ps~2_q ),
	.datab(!\camera2|ps~4_q ),
	.datac(!\camera2|ps~3_q ),
	.datad(!\camera2|ps~5_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|WideOr5~0 .extended_lut = "off";
defparam \camera2|WideOr5~0 .lut_mask = 64'h1C141C141C141C14;
defparam \camera2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N0
cyclonev_lcell_comb \cam1Percent|Add2~1 (
// Equation(s):
// \cam1Percent|Add2~1_sumout  = SUM(( \cam1Percent|clkCounter [0] ) + ( VCC ) + ( !VCC ))
// \cam1Percent|Add2~2  = CARRY(( \cam1Percent|clkCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cam1Percent|clkCounter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cam1Percent|Add2~1_sumout ),
	.cout(\cam1Percent|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|Add2~1 .extended_lut = "off";
defparam \cam1Percent|Add2~1 .lut_mask = 64'h0000000000000F0F;
defparam \cam1Percent|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N9
cyclonev_lcell_comb \cam1Percent|Add2~17 (
// Equation(s):
// \cam1Percent|Add2~17_sumout  = SUM(( \cam1Percent|clkCounter [3] ) + ( GND ) + ( \cam1Percent|Add2~22  ))
// \cam1Percent|Add2~18  = CARRY(( \cam1Percent|clkCounter [3] ) + ( GND ) + ( \cam1Percent|Add2~22  ))

	.dataa(!\cam1Percent|clkCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cam1Percent|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cam1Percent|Add2~17_sumout ),
	.cout(\cam1Percent|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|Add2~17 .extended_lut = "off";
defparam \cam1Percent|Add2~17 .lut_mask = 64'h0000FFFF00005555;
defparam \cam1Percent|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N12
cyclonev_lcell_comb \cam1Percent|Add2~13 (
// Equation(s):
// \cam1Percent|Add2~13_sumout  = SUM(( \cam1Percent|clkCounter [4] ) + ( GND ) + ( \cam1Percent|Add2~18  ))
// \cam1Percent|Add2~14  = CARRY(( \cam1Percent|clkCounter [4] ) + ( GND ) + ( \cam1Percent|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cam1Percent|clkCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cam1Percent|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cam1Percent|Add2~13_sumout ),
	.cout(\cam1Percent|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|Add2~13 .extended_lut = "off";
defparam \cam1Percent|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cam1Percent|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N17
dffeas \cam1Percent|clkCounter[4] (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\cam1Percent|Add2~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cam1Percent|clkCounter[18]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|clkCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|clkCounter[4] .is_wysiwyg = "true";
defparam \cam1Percent|clkCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N15
cyclonev_lcell_comb \cam1Percent|Add2~9 (
// Equation(s):
// \cam1Percent|Add2~9_sumout  = SUM(( \cam1Percent|clkCounter [5] ) + ( GND ) + ( \cam1Percent|Add2~14  ))
// \cam1Percent|Add2~10  = CARRY(( \cam1Percent|clkCounter [5] ) + ( GND ) + ( \cam1Percent|Add2~14  ))

	.dataa(!\cam1Percent|clkCounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cam1Percent|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cam1Percent|Add2~9_sumout ),
	.cout(\cam1Percent|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|Add2~9 .extended_lut = "off";
defparam \cam1Percent|Add2~9 .lut_mask = 64'h0000FFFF00005555;
defparam \cam1Percent|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N59
dffeas \cam1Percent|clkCounter[5] (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\cam1Percent|Add2~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cam1Percent|clkCounter[18]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|clkCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|clkCounter[5] .is_wysiwyg = "true";
defparam \cam1Percent|clkCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N18
cyclonev_lcell_comb \cam1Percent|Add2~5 (
// Equation(s):
// \cam1Percent|Add2~5_sumout  = SUM(( \cam1Percent|clkCounter [6] ) + ( GND ) + ( \cam1Percent|Add2~10  ))
// \cam1Percent|Add2~6  = CARRY(( \cam1Percent|clkCounter [6] ) + ( GND ) + ( \cam1Percent|Add2~10  ))

	.dataa(gnd),
	.datab(!\cam1Percent|clkCounter [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cam1Percent|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cam1Percent|Add2~5_sumout ),
	.cout(\cam1Percent|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|Add2~5 .extended_lut = "off";
defparam \cam1Percent|Add2~5 .lut_mask = 64'h0000FFFF00003333;
defparam \cam1Percent|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N54
cyclonev_lcell_comb \cam1Percent|clkCounter[6]~feeder (
// Equation(s):
// \cam1Percent|clkCounter[6]~feeder_combout  = ( \cam1Percent|Add2~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam1Percent|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam1Percent|clkCounter[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|clkCounter[6]~feeder .extended_lut = "off";
defparam \cam1Percent|clkCounter[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cam1Percent|clkCounter[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N56
dffeas \cam1Percent|clkCounter[6] (
	.clk(\cdiv|divided_clocks [0]),
	.d(\cam1Percent|clkCounter[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cam1Percent|clkCounter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|clkCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|clkCounter[6] .is_wysiwyg = "true";
defparam \cam1Percent|clkCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N21
cyclonev_lcell_comb \cam1Percent|Add2~73 (
// Equation(s):
// \cam1Percent|Add2~73_sumout  = SUM(( \cam1Percent|clkCounter [7] ) + ( GND ) + ( \cam1Percent|Add2~6  ))
// \cam1Percent|Add2~74  = CARRY(( \cam1Percent|clkCounter [7] ) + ( GND ) + ( \cam1Percent|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cam1Percent|clkCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cam1Percent|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cam1Percent|Add2~73_sumout ),
	.cout(\cam1Percent|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|Add2~73 .extended_lut = "off";
defparam \cam1Percent|Add2~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cam1Percent|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N19
dffeas \cam1Percent|clkCounter[7] (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\cam1Percent|Add2~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cam1Percent|clkCounter[18]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|clkCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|clkCounter[7] .is_wysiwyg = "true";
defparam \cam1Percent|clkCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N24
cyclonev_lcell_comb \cam1Percent|Add2~69 (
// Equation(s):
// \cam1Percent|Add2~69_sumout  = SUM(( \cam1Percent|clkCounter [8] ) + ( GND ) + ( \cam1Percent|Add2~74  ))
// \cam1Percent|Add2~70  = CARRY(( \cam1Percent|clkCounter [8] ) + ( GND ) + ( \cam1Percent|Add2~74  ))

	.dataa(gnd),
	.datab(!\cam1Percent|clkCounter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cam1Percent|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cam1Percent|Add2~69_sumout ),
	.cout(\cam1Percent|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|Add2~69 .extended_lut = "off";
defparam \cam1Percent|Add2~69 .lut_mask = 64'h0000FFFF00003333;
defparam \cam1Percent|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N26
dffeas \cam1Percent|clkCounter[8] (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\cam1Percent|Add2~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cam1Percent|clkCounter[18]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|clkCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|clkCounter[8] .is_wysiwyg = "true";
defparam \cam1Percent|clkCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N27
cyclonev_lcell_comb \cam1Percent|Add2~65 (
// Equation(s):
// \cam1Percent|Add2~65_sumout  = SUM(( \cam1Percent|clkCounter [9] ) + ( GND ) + ( \cam1Percent|Add2~70  ))
// \cam1Percent|Add2~66  = CARRY(( \cam1Percent|clkCounter [9] ) + ( GND ) + ( \cam1Percent|Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cam1Percent|clkCounter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cam1Percent|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cam1Percent|Add2~65_sumout ),
	.cout(\cam1Percent|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|Add2~65 .extended_lut = "off";
defparam \cam1Percent|Add2~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cam1Percent|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N2
dffeas \cam1Percent|clkCounter[9] (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\cam1Percent|Add2~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cam1Percent|clkCounter[18]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|clkCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|clkCounter[9] .is_wysiwyg = "true";
defparam \cam1Percent|clkCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N30
cyclonev_lcell_comb \cam1Percent|Add2~61 (
// Equation(s):
// \cam1Percent|Add2~61_sumout  = SUM(( \cam1Percent|clkCounter [10] ) + ( GND ) + ( \cam1Percent|Add2~66  ))
// \cam1Percent|Add2~62  = CARRY(( \cam1Percent|clkCounter [10] ) + ( GND ) + ( \cam1Percent|Add2~66  ))

	.dataa(gnd),
	.datab(!\cam1Percent|clkCounter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cam1Percent|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cam1Percent|Add2~61_sumout ),
	.cout(\cam1Percent|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|Add2~61 .extended_lut = "off";
defparam \cam1Percent|Add2~61 .lut_mask = 64'h0000FFFF00003333;
defparam \cam1Percent|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N57
cyclonev_lcell_comb \cam1Percent|clkCounter[10]~feeder (
// Equation(s):
// \cam1Percent|clkCounter[10]~feeder_combout  = ( \cam1Percent|Add2~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam1Percent|Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam1Percent|clkCounter[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|clkCounter[10]~feeder .extended_lut = "off";
defparam \cam1Percent|clkCounter[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cam1Percent|clkCounter[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N59
dffeas \cam1Percent|clkCounter[10] (
	.clk(\cdiv|divided_clocks [0]),
	.d(\cam1Percent|clkCounter[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cam1Percent|clkCounter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|clkCounter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|clkCounter[10] .is_wysiwyg = "true";
defparam \cam1Percent|clkCounter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N33
cyclonev_lcell_comb \cam1Percent|Add2~57 (
// Equation(s):
// \cam1Percent|Add2~57_sumout  = SUM(( \cam1Percent|clkCounter [11] ) + ( GND ) + ( \cam1Percent|Add2~62  ))
// \cam1Percent|Add2~58  = CARRY(( \cam1Percent|clkCounter [11] ) + ( GND ) + ( \cam1Percent|Add2~62  ))

	.dataa(!\cam1Percent|clkCounter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cam1Percent|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cam1Percent|Add2~57_sumout ),
	.cout(\cam1Percent|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|Add2~57 .extended_lut = "off";
defparam \cam1Percent|Add2~57 .lut_mask = 64'h0000FFFF00005555;
defparam \cam1Percent|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N56
dffeas \cam1Percent|clkCounter[11] (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\cam1Percent|Add2~57_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cam1Percent|clkCounter[18]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|clkCounter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|clkCounter[11] .is_wysiwyg = "true";
defparam \cam1Percent|clkCounter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N36
cyclonev_lcell_comb \cam1Percent|Add2~53 (
// Equation(s):
// \cam1Percent|Add2~53_sumout  = SUM(( \cam1Percent|clkCounter [12] ) + ( GND ) + ( \cam1Percent|Add2~58  ))
// \cam1Percent|Add2~54  = CARRY(( \cam1Percent|clkCounter [12] ) + ( GND ) + ( \cam1Percent|Add2~58  ))

	.dataa(gnd),
	.datab(!\cam1Percent|clkCounter [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cam1Percent|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cam1Percent|Add2~53_sumout ),
	.cout(\cam1Percent|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|Add2~53 .extended_lut = "off";
defparam \cam1Percent|Add2~53 .lut_mask = 64'h0000FFFF00003333;
defparam \cam1Percent|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N41
dffeas \cam1Percent|clkCounter[12] (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\cam1Percent|Add2~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cam1Percent|clkCounter[18]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|clkCounter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|clkCounter[12] .is_wysiwyg = "true";
defparam \cam1Percent|clkCounter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N39
cyclonev_lcell_comb \cam1Percent|Add2~49 (
// Equation(s):
// \cam1Percent|Add2~49_sumout  = SUM(( \cam1Percent|clkCounter [13] ) + ( GND ) + ( \cam1Percent|Add2~54  ))
// \cam1Percent|Add2~50  = CARRY(( \cam1Percent|clkCounter [13] ) + ( GND ) + ( \cam1Percent|Add2~54  ))

	.dataa(!\cam1Percent|clkCounter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cam1Percent|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cam1Percent|Add2~49_sumout ),
	.cout(\cam1Percent|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|Add2~49 .extended_lut = "off";
defparam \cam1Percent|Add2~49 .lut_mask = 64'h0000FFFF00005555;
defparam \cam1Percent|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N13
dffeas \cam1Percent|clkCounter[13] (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\cam1Percent|Add2~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cam1Percent|clkCounter[18]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|clkCounter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|clkCounter[13] .is_wysiwyg = "true";
defparam \cam1Percent|clkCounter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N42
cyclonev_lcell_comb \cam1Percent|Add2~45 (
// Equation(s):
// \cam1Percent|Add2~45_sumout  = SUM(( \cam1Percent|clkCounter [14] ) + ( GND ) + ( \cam1Percent|Add2~50  ))
// \cam1Percent|Add2~46  = CARRY(( \cam1Percent|clkCounter [14] ) + ( GND ) + ( \cam1Percent|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cam1Percent|clkCounter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cam1Percent|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cam1Percent|Add2~45_sumout ),
	.cout(\cam1Percent|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|Add2~45 .extended_lut = "off";
defparam \cam1Percent|Add2~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cam1Percent|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N23
dffeas \cam1Percent|clkCounter[14] (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\cam1Percent|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cam1Percent|clkCounter[18]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|clkCounter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|clkCounter[14] .is_wysiwyg = "true";
defparam \cam1Percent|clkCounter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N45
cyclonev_lcell_comb \cam1Percent|Add2~41 (
// Equation(s):
// \cam1Percent|Add2~41_sumout  = SUM(( \cam1Percent|clkCounter [15] ) + ( GND ) + ( \cam1Percent|Add2~46  ))
// \cam1Percent|Add2~42  = CARRY(( \cam1Percent|clkCounter [15] ) + ( GND ) + ( \cam1Percent|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cam1Percent|clkCounter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cam1Percent|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cam1Percent|Add2~41_sumout ),
	.cout(\cam1Percent|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|Add2~41 .extended_lut = "off";
defparam \cam1Percent|Add2~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cam1Percent|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N9
cyclonev_lcell_comb \cam1Percent|clkCounter[15]~feeder (
// Equation(s):
// \cam1Percent|clkCounter[15]~feeder_combout  = ( \cam1Percent|Add2~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam1Percent|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam1Percent|clkCounter[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|clkCounter[15]~feeder .extended_lut = "off";
defparam \cam1Percent|clkCounter[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cam1Percent|clkCounter[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N11
dffeas \cam1Percent|clkCounter[15] (
	.clk(\cdiv|divided_clocks [0]),
	.d(\cam1Percent|clkCounter[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cam1Percent|clkCounter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|clkCounter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|clkCounter[15] .is_wysiwyg = "true";
defparam \cam1Percent|clkCounter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N48
cyclonev_lcell_comb \cam1Percent|Add2~37 (
// Equation(s):
// \cam1Percent|Add2~37_sumout  = SUM(( \cam1Percent|clkCounter [16] ) + ( GND ) + ( \cam1Percent|Add2~42  ))
// \cam1Percent|Add2~38  = CARRY(( \cam1Percent|clkCounter [16] ) + ( GND ) + ( \cam1Percent|Add2~42  ))

	.dataa(gnd),
	.datab(!\cam1Percent|clkCounter [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cam1Percent|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cam1Percent|Add2~37_sumout ),
	.cout(\cam1Percent|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|Add2~37 .extended_lut = "off";
defparam \cam1Percent|Add2~37 .lut_mask = 64'h0000FFFF00003333;
defparam \cam1Percent|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N20
dffeas \cam1Percent|clkCounter[16] (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\cam1Percent|Add2~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cam1Percent|clkCounter[18]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|clkCounter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|clkCounter[16] .is_wysiwyg = "true";
defparam \cam1Percent|clkCounter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N51
cyclonev_lcell_comb \cam1Percent|Add2~33 (
// Equation(s):
// \cam1Percent|Add2~33_sumout  = SUM(( \cam1Percent|clkCounter [17] ) + ( GND ) + ( \cam1Percent|Add2~38  ))
// \cam1Percent|Add2~34  = CARRY(( \cam1Percent|clkCounter [17] ) + ( GND ) + ( \cam1Percent|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cam1Percent|clkCounter [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cam1Percent|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cam1Percent|Add2~33_sumout ),
	.cout(\cam1Percent|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|Add2~33 .extended_lut = "off";
defparam \cam1Percent|Add2~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cam1Percent|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N48
cyclonev_lcell_comb \cam1Percent|clkCounter[17]~feeder (
// Equation(s):
// \cam1Percent|clkCounter[17]~feeder_combout  = ( \cam1Percent|Add2~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam1Percent|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam1Percent|clkCounter[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|clkCounter[17]~feeder .extended_lut = "off";
defparam \cam1Percent|clkCounter[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cam1Percent|clkCounter[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N50
dffeas \cam1Percent|clkCounter[17] (
	.clk(\cdiv|divided_clocks [0]),
	.d(\cam1Percent|clkCounter[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cam1Percent|clkCounter[18]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|clkCounter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|clkCounter[17] .is_wysiwyg = "true";
defparam \cam1Percent|clkCounter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N54
cyclonev_lcell_comb \cam1Percent|Add2~29 (
// Equation(s):
// \cam1Percent|Add2~29_sumout  = SUM(( \cam1Percent|clkCounter [18] ) + ( GND ) + ( \cam1Percent|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cam1Percent|clkCounter [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cam1Percent|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cam1Percent|Add2~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|Add2~29 .extended_lut = "off";
defparam \cam1Percent|Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cam1Percent|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N47
dffeas \cam1Percent|clkCounter[18] (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\cam1Percent|Add2~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cam1Percent|clkCounter[18]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|clkCounter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|clkCounter[18] .is_wysiwyg = "true";
defparam \cam1Percent|clkCounter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N12
cyclonev_lcell_comb \cam2Percent|Equal0~1 (
// Equation(s):
// \cam2Percent|Equal0~1_combout  = ( \cam1Percent|clkCounter [13] & ( \cam1Percent|clkCounter [15] & ( (\cam1Percent|clkCounter [18] & (\cam1Percent|clkCounter [14] & (!\cam1Percent|clkCounter [17] & \cam1Percent|clkCounter [16]))) ) ) )

	.dataa(!\cam1Percent|clkCounter [18]),
	.datab(!\cam1Percent|clkCounter [14]),
	.datac(!\cam1Percent|clkCounter [17]),
	.datad(!\cam1Percent|clkCounter [16]),
	.datae(!\cam1Percent|clkCounter [13]),
	.dataf(!\cam1Percent|clkCounter [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam2Percent|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam2Percent|Equal0~1 .extended_lut = "off";
defparam \cam2Percent|Equal0~1 .lut_mask = 64'h0000000000000010;
defparam \cam2Percent|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N18
cyclonev_lcell_comb \cam2Percent|Equal0~2 (
// Equation(s):
// \cam2Percent|Equal0~2_combout  = ( \cam1Percent|clkCounter [7] & ( \cam1Percent|clkCounter [8] & ( (!\cam1Percent|clkCounter [11] & (\cam1Percent|clkCounter [12] & (!\cam1Percent|clkCounter [9] & \cam1Percent|clkCounter [10]))) ) ) )

	.dataa(!\cam1Percent|clkCounter [11]),
	.datab(!\cam1Percent|clkCounter [12]),
	.datac(!\cam1Percent|clkCounter [9]),
	.datad(!\cam1Percent|clkCounter [10]),
	.datae(!\cam1Percent|clkCounter [7]),
	.dataf(!\cam1Percent|clkCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam2Percent|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam2Percent|Equal0~2 .extended_lut = "off";
defparam \cam2Percent|Equal0~2 .lut_mask = 64'h0000000000000020;
defparam \cam2Percent|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N42
cyclonev_lcell_comb \cam1Percent|clkCounter[18]~0 (
// Equation(s):
// \cam1Percent|clkCounter[18]~0_combout  = ( \cam2Percent|Equal0~0_combout  & ( \cam2Percent|Equal0~2_combout  & ( (!\cam1Percent|clkCounter [0] & (((!\resetInput|prev~q  & !\KEY[0]~input_o )))) # (\cam1Percent|clkCounter [0] & (((!\resetInput|prev~q  & 
// !\KEY[0]~input_o )) # (\cam2Percent|Equal0~1_combout ))) ) ) ) # ( !\cam2Percent|Equal0~0_combout  & ( \cam2Percent|Equal0~2_combout  & ( (!\resetInput|prev~q  & !\KEY[0]~input_o ) ) ) ) # ( \cam2Percent|Equal0~0_combout  & ( 
// !\cam2Percent|Equal0~2_combout  & ( (!\resetInput|prev~q  & !\KEY[0]~input_o ) ) ) ) # ( !\cam2Percent|Equal0~0_combout  & ( !\cam2Percent|Equal0~2_combout  & ( (!\resetInput|prev~q  & !\KEY[0]~input_o ) ) ) )

	.dataa(!\cam1Percent|clkCounter [0]),
	.datab(!\cam2Percent|Equal0~1_combout ),
	.datac(!\resetInput|prev~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\cam2Percent|Equal0~0_combout ),
	.dataf(!\cam2Percent|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam1Percent|clkCounter[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|clkCounter[18]~0 .extended_lut = "off";
defparam \cam1Percent|clkCounter[18]~0 .lut_mask = 64'hF000F000F000F111;
defparam \cam1Percent|clkCounter[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N2
dffeas \cam1Percent|clkCounter[0] (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\cam1Percent|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cam1Percent|clkCounter[18]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|clkCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|clkCounter[0] .is_wysiwyg = "true";
defparam \cam1Percent|clkCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N3
cyclonev_lcell_comb \cam1Percent|Add2~25 (
// Equation(s):
// \cam1Percent|Add2~25_sumout  = SUM(( \cam1Percent|clkCounter [1] ) + ( GND ) + ( \cam1Percent|Add2~2  ))
// \cam1Percent|Add2~26  = CARRY(( \cam1Percent|clkCounter [1] ) + ( GND ) + ( \cam1Percent|Add2~2  ))

	.dataa(!\cam1Percent|clkCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cam1Percent|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cam1Percent|Add2~25_sumout ),
	.cout(\cam1Percent|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|Add2~25 .extended_lut = "off";
defparam \cam1Percent|Add2~25 .lut_mask = 64'h0000FFFF00005555;
defparam \cam1Percent|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N37
dffeas \cam1Percent|clkCounter[1] (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\cam1Percent|Add2~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cam1Percent|clkCounter[18]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|clkCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|clkCounter[1] .is_wysiwyg = "true";
defparam \cam1Percent|clkCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y12_N6
cyclonev_lcell_comb \cam1Percent|Add2~21 (
// Equation(s):
// \cam1Percent|Add2~21_sumout  = SUM(( \cam1Percent|clkCounter [2] ) + ( GND ) + ( \cam1Percent|Add2~26  ))
// \cam1Percent|Add2~22  = CARRY(( \cam1Percent|clkCounter [2] ) + ( GND ) + ( \cam1Percent|Add2~26  ))

	.dataa(gnd),
	.datab(!\cam1Percent|clkCounter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cam1Percent|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cam1Percent|Add2~21_sumout ),
	.cout(\cam1Percent|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|Add2~21 .extended_lut = "off";
defparam \cam1Percent|Add2~21 .lut_mask = 64'h0000FFFF00003333;
defparam \cam1Percent|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y12_N23
dffeas \cam1Percent|clkCounter[2] (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\cam1Percent|Add2~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cam1Percent|clkCounter[18]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|clkCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|clkCounter[2] .is_wysiwyg = "true";
defparam \cam1Percent|clkCounter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y12_N35
dffeas \cam1Percent|clkCounter[3] (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\cam1Percent|Add2~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cam1Percent|clkCounter[18]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|clkCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|clkCounter[3] .is_wysiwyg = "true";
defparam \cam1Percent|clkCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N36
cyclonev_lcell_comb \cam2Percent|Equal0~0 (
// Equation(s):
// \cam2Percent|Equal0~0_combout  = ( !\cam1Percent|clkCounter [1] & ( !\cam1Percent|clkCounter [4] & ( (!\cam1Percent|clkCounter [3] & (\cam1Percent|clkCounter [5] & (\cam1Percent|clkCounter [6] & !\cam1Percent|clkCounter [2]))) ) ) )

	.dataa(!\cam1Percent|clkCounter [3]),
	.datab(!\cam1Percent|clkCounter [5]),
	.datac(!\cam1Percent|clkCounter [6]),
	.datad(!\cam1Percent|clkCounter [2]),
	.datae(!\cam1Percent|clkCounter [1]),
	.dataf(!\cam1Percent|clkCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam2Percent|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam2Percent|Equal0~0 .extended_lut = "off";
defparam \cam2Percent|Equal0~0 .lut_mask = 64'h0200000000000000;
defparam \cam2Percent|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N30
cyclonev_lcell_comb \cam2Percent|Equal0~3 (
// Equation(s):
// \cam2Percent|Equal0~3_combout  = ( \cam2Percent|Equal0~2_combout  & ( (\cam2Percent|Equal0~0_combout  & (\cam2Percent|Equal0~1_combout  & \cam1Percent|clkCounter [0])) ) )

	.dataa(!\cam2Percent|Equal0~0_combout ),
	.datab(!\cam2Percent|Equal0~1_combout ),
	.datac(!\cam1Percent|clkCounter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam2Percent|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam2Percent|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam2Percent|Equal0~3 .extended_lut = "off";
defparam \cam2Percent|Equal0~3 .lut_mask = 64'h0000000001010101;
defparam \cam2Percent|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N36
cyclonev_lcell_comb \cam2Percent|percentFilled[1]~2 (
// Equation(s):
// \cam2Percent|percentFilled[1]~2_combout  = ( \resetInput|prev~q  & ( \cam2Percent|Equal0~3_combout  & ( !\camera2|WideOr5~0_combout  ) ) ) # ( !\resetInput|prev~q  & ( \cam2Percent|Equal0~3_combout  & ( (!\camera2|WideOr5~0_combout ) # (!\KEY[0]~input_o ) 
// ) ) ) # ( !\resetInput|prev~q  & ( !\cam2Percent|Equal0~3_combout  & ( !\KEY[0]~input_o  ) ) )

	.dataa(gnd),
	.datab(!\camera2|WideOr5~0_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\resetInput|prev~q ),
	.dataf(!\cam2Percent|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam2Percent|percentFilled[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam2Percent|percentFilled[1]~2 .extended_lut = "off";
defparam \cam2Percent|percentFilled[1]~2 .lut_mask = 64'hF0F00000FCFCCCCC;
defparam \cam2Percent|percentFilled[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N41
dffeas \cam2Percent|percentFilled[1] (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\cam2Percent|percentFilled~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cam2Percent|percentFilled[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam2Percent|percentFilled [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cam2Percent|percentFilled[1] .is_wysiwyg = "true";
defparam \cam2Percent|percentFilled[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N18
cyclonev_lcell_comb \camera2|Equal5~0 (
// Equation(s):
// \camera2|Equal5~0_combout  = ( !\cam2Percent|percentFilled [2] & ( (!\cam2Percent|percentFilled [0] & (!\cam2Percent|percentFilled [1] & !\cam2Percent|percentFilled [3])) ) )

	.dataa(!\cam2Percent|percentFilled [0]),
	.datab(!\cam2Percent|percentFilled [1]),
	.datac(!\cam2Percent|percentFilled [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam2Percent|percentFilled [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|Equal5~0 .extended_lut = "off";
defparam \camera2|Equal5~0 .lut_mask = 64'h8080808000000000;
defparam \camera2|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N15
cyclonev_lcell_comb \camera2|Selector6~0 (
// Equation(s):
// \camera2|Selector6~0_combout  = ( !\camera2|ps~2_q  & ( (\camera2|ps.downloading~0_combout  & !\camera2|Equal5~0_combout ) ) )

	.dataa(!\camera2|ps.downloading~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera2|Equal5~0_combout ),
	.datae(gnd),
	.dataf(!\camera2|ps~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|Selector6~0 .extended_lut = "off";
defparam \camera2|Selector6~0 .lut_mask = 64'h5500550000000000;
defparam \camera2|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N48
cyclonev_lcell_comb \camera2|Equal3~0 (
// Equation(s):
// \camera2|Equal3~0_combout  = ( \cam2Percent|percentFilled [1] & ( (!\cam2Percent|percentFilled [2] & (!\cam2Percent|percentFilled [0] & \cam2Percent|percentFilled [3])) ) )

	.dataa(!\cam2Percent|percentFilled [2]),
	.datab(!\cam2Percent|percentFilled [0]),
	.datac(!\cam2Percent|percentFilled [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam2Percent|percentFilled [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|Equal3~0 .extended_lut = "off";
defparam \camera2|Equal3~0 .lut_mask = 64'h0000000008080808;
defparam \camera2|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N12
cyclonev_lcell_comb \camera2|Selector7~0 (
// Equation(s):
// \camera2|Selector7~0_combout  = ( !\camera2|ps~3_q  & ( \camera1|ps~3_q  & ( (\camera2|ps~2_q  & \camera2|ps~4_q ) ) ) ) # ( !\camera2|ps~3_q  & ( !\camera1|ps~3_q  & ( (\camera2|ps~2_q  & (\camera2|ps~4_q  & ((!\camera1|ps~2_q ) # (\camera1|ps~4_q )))) ) 
// ) )

	.dataa(!\camera1|ps~4_q ),
	.datab(!\camera2|ps~2_q ),
	.datac(!\camera1|ps~2_q ),
	.datad(!\camera2|ps~4_q ),
	.datae(!\camera2|ps~3_q ),
	.dataf(!\camera1|ps~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|Selector7~0 .extended_lut = "off";
defparam \camera2|Selector7~0 .lut_mask = 64'h0031000000330000;
defparam \camera2|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N57
cyclonev_lcell_comb \camera2|Selector6~2 (
// Equation(s):
// \camera2|Selector6~2_combout  = ( !\camera2|Selector7~0_combout  & ( (!\camera2|Equal3~0_combout ) # (!\camera2|ps.reaches90~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera2|Equal3~0_combout ),
	.datad(!\camera2|ps.reaches90~0_combout ),
	.datae(gnd),
	.dataf(!\camera2|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|Selector6~2 .extended_lut = "off";
defparam \camera2|Selector6~2 .lut_mask = 64'hFFF0FFF000000000;
defparam \camera2|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N57
cyclonev_lcell_comb \camera2|Equal1~0 (
// Equation(s):
// \camera2|Equal1~0_combout  = ( \cam2Percent|percentFilled [3] & ( (!\cam2Percent|percentFilled [0] & (!\cam2Percent|percentFilled [1] & !\cam2Percent|percentFilled [2])) ) )

	.dataa(!\cam2Percent|percentFilled [0]),
	.datab(gnd),
	.datac(!\cam2Percent|percentFilled [1]),
	.datad(!\cam2Percent|percentFilled [2]),
	.datae(gnd),
	.dataf(!\cam2Percent|percentFilled [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|Equal1~0 .extended_lut = "off";
defparam \camera2|Equal1~0 .lut_mask = 64'h00000000A000A000;
defparam \camera2|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N24
cyclonev_lcell_comb \camera2|ps~12 (
// Equation(s):
// \camera2|ps~12_combout  = ( \camera2|ps~3_q  & ( (\camera2|ps~4_q  & ((!\camera2|ps~2_q ) # (!\camera2|Equal3~0_combout ))) ) ) # ( !\camera2|ps~3_q  & ( (\camera2|ps~2_q  & (!\camera2|ps~4_q  & \camera2|Equal1~0_combout )) ) )

	.dataa(!\camera2|ps~2_q ),
	.datab(!\camera2|ps~4_q ),
	.datac(!\camera2|Equal3~0_combout ),
	.datad(!\camera2|Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\camera2|ps~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|ps~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|ps~12 .extended_lut = "off";
defparam \camera2|ps~12 .lut_mask = 64'h0044004432323232;
defparam \camera2|ps~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N30
cyclonev_lcell_comb \camera2|ps~13 (
// Equation(s):
// \camera2|ps~13_combout  = ( \KEY[0]~input_o  & ( ((!\camera2|Selector6~2_combout ) # (\camera2|ps~12_combout )) # (\camera2|Selector6~0_combout ) ) ) # ( !\KEY[0]~input_o  & ( (\resetInput|prev~q  & (((!\camera2|Selector6~2_combout ) # 
// (\camera2|ps~12_combout )) # (\camera2|Selector6~0_combout ))) ) )

	.dataa(!\camera2|Selector6~0_combout ),
	.datab(!\camera2|Selector6~2_combout ),
	.datac(!\resetInput|prev~q ),
	.datad(!\camera2|ps~12_combout ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|ps~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|ps~13 .extended_lut = "off";
defparam \camera2|ps~13 .lut_mask = 64'h0D0F0D0FDDFFDDFF;
defparam \camera2|ps~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N32
dffeas \camera2|ps~4 (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\camera2|ps~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera2|ps~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera2|ps~4 .is_wysiwyg = "true";
defparam \camera2|ps~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N3
cyclonev_lcell_comb \camera2|ps.reaches90~0 (
// Equation(s):
// \camera2|ps.reaches90~0_combout  = ( \camera2|ps~2_q  & ( (\camera2|ps~3_q  & \camera2|ps~4_q ) ) )

	.dataa(!\camera2|ps~3_q ),
	.datab(gnd),
	.datac(!\camera2|ps~4_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera2|ps~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|ps.reaches90~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|ps.reaches90~0 .extended_lut = "off";
defparam \camera2|ps.reaches90~0 .lut_mask = 64'h0000000005050505;
defparam \camera2|ps.reaches90~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N18
cyclonev_lcell_comb \camera2|ps~6 (
// Equation(s):
// \camera2|ps~6_combout  = ( \camera2|Equal1~0_combout  & ( \camera2|Selector7~0_combout  & ( !\downloadStuff|q~q  ) ) ) # ( !\camera2|Equal1~0_combout  & ( \camera2|Selector7~0_combout  & ( (!\downloadStuff|q~q ) # (\camera2|ps.reaches50~0_combout ) ) ) ) 
// # ( \camera2|Equal1~0_combout  & ( !\camera2|Selector7~0_combout  & ( (\camera2|ps.reaches90~0_combout  & (\camera2|Equal3~0_combout  & !\downloadStuff|q~q )) ) ) ) # ( !\camera2|Equal1~0_combout  & ( !\camera2|Selector7~0_combout  & ( 
// ((\camera2|ps.reaches90~0_combout  & (\camera2|Equal3~0_combout  & !\downloadStuff|q~q ))) # (\camera2|ps.reaches50~0_combout ) ) ) )

	.dataa(!\camera2|ps.reaches90~0_combout ),
	.datab(!\camera2|Equal3~0_combout ),
	.datac(!\downloadStuff|q~q ),
	.datad(!\camera2|ps.reaches50~0_combout ),
	.datae(!\camera2|Equal1~0_combout ),
	.dataf(!\camera2|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|ps~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|ps~6 .extended_lut = "off";
defparam \camera2|ps~6 .lut_mask = 64'h10FF1010F0FFF0F0;
defparam \camera2|ps~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N48
cyclonev_lcell_comb \camera1|ps.reaches90~0 (
// Equation(s):
// \camera1|ps.reaches90~0_combout  = ( \camera1|ps~3_q  & ( (\camera1|ps~2_q  & \camera1|ps~4_q ) ) )

	.dataa(!\camera1|ps~2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\camera1|ps~4_q ),
	.datae(gnd),
	.dataf(!\camera1|ps~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|ps.reaches90~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|ps.reaches90~0 .extended_lut = "off";
defparam \camera1|ps.reaches90~0 .lut_mask = 64'h0000000000550055;
defparam \camera1|ps.reaches90~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N21
cyclonev_lcell_comb \camera2|myFilm~0 (
// Equation(s):
// \camera2|myFilm~0_combout  = ( \camera2|ps~2_q  & ( !\camera2|myFilm~q  ) ) # ( !\camera2|ps~2_q  & ( (!\camera2|myFilm~q  & ((\camera2|ps~4_q ) # (\camera2|ps~3_q ))) ) )

	.dataa(!\camera2|myFilm~q ),
	.datab(gnd),
	.datac(!\camera2|ps~3_q ),
	.datad(!\camera2|ps~4_q ),
	.datae(gnd),
	.dataf(!\camera2|ps~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|myFilm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|myFilm~0 .extended_lut = "off";
defparam \camera2|myFilm~0 .lut_mask = 64'h0AAA0AAAAAAAAAAA;
defparam \camera2|myFilm~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N18
cyclonev_lcell_comb \camera2|myFilm~1 (
// Equation(s):
// \camera2|myFilm~1_combout  = ( \KEY[0]~input_o  & ( (!\camera1|ps.reaches90~0_combout  & !\camera2|myFilm~0_combout ) ) ) # ( !\KEY[0]~input_o  & ( (!\resetInput|prev~q ) # ((!\camera1|ps.reaches90~0_combout  & !\camera2|myFilm~0_combout )) ) )

	.dataa(gnd),
	.datab(!\resetInput|prev~q ),
	.datac(!\camera1|ps.reaches90~0_combout ),
	.datad(!\camera2|myFilm~0_combout ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|myFilm~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|myFilm~1 .extended_lut = "off";
defparam \camera2|myFilm~1 .lut_mask = 64'hFCCCFCCCF000F000;
defparam \camera2|myFilm~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N20
dffeas \camera2|myFilm (
	.clk(\cdiv|divided_clocks [0]),
	.d(\camera2|myFilm~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera2|myFilm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera2|myFilm .is_wysiwyg = "true";
defparam \camera2|myFilm .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N27
cyclonev_lcell_comb \camera2|ps~10 (
// Equation(s):
// \camera2|ps~10_combout  = ( \camera2|myFilm~q  & ( (!\camera2|ps~2_q  & (!\camera2|ps~4_q  & !\camera2|ps~3_q )) ) ) # ( !\camera2|myFilm~q  & ( (!\camera2|ps~4_q  & (!\camera2|ps~2_q  $ (\camera2|ps~3_q ))) ) )

	.dataa(!\camera2|ps~2_q ),
	.datab(!\camera2|ps~4_q ),
	.datac(!\camera2|ps~3_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera2|myFilm~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|ps~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|ps~10 .extended_lut = "off";
defparam \camera2|ps~10 .lut_mask = 64'h8484848480808080;
defparam \camera2|ps~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N6
cyclonev_lcell_comb \camera2|Selector6~1 (
// Equation(s):
// \camera2|Selector6~1_combout  = ( \camera2|Equal3~0_combout  & ( (\downloadStuff|q~q  & ((\camera2|ps.reaches90~0_combout ) # (\camera2|Selector7~0_combout ))) ) ) # ( !\camera2|Equal3~0_combout  & ( (\camera2|Selector7~0_combout  & \downloadStuff|q~q ) ) 
// )

	.dataa(gnd),
	.datab(!\camera2|Selector7~0_combout ),
	.datac(!\camera2|ps.reaches90~0_combout ),
	.datad(!\downloadStuff|q~q ),
	.datae(gnd),
	.dataf(!\camera2|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|Selector6~1 .extended_lut = "off";
defparam \camera2|Selector6~1 .lut_mask = 64'h00330033003F003F;
defparam \camera2|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N24
cyclonev_lcell_comb \camera2|ps~11 (
// Equation(s):
// \camera2|ps~11_combout  = ( \camera2|Selector6~0_combout  & ( \camera2|Selector6~1_combout  & ( (!\KEY[0]~input_o  & !\resetInput|prev~q ) ) ) ) # ( !\camera2|Selector6~0_combout  & ( \camera2|Selector6~1_combout  & ( (!\KEY[0]~input_o  & 
// !\resetInput|prev~q ) ) ) ) # ( \camera2|Selector6~0_combout  & ( !\camera2|Selector6~1_combout  & ( (!\KEY[0]~input_o  & !\resetInput|prev~q ) ) ) ) # ( !\camera2|Selector6~0_combout  & ( !\camera2|Selector6~1_combout  & ( (!\camera2|ps~6_combout  & 
// ((!\camera2|ps~10_combout ) # ((!\KEY[0]~input_o  & !\resetInput|prev~q )))) # (\camera2|ps~6_combout  & (!\KEY[0]~input_o  & (!\resetInput|prev~q ))) ) ) )

	.dataa(!\camera2|ps~6_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\resetInput|prev~q ),
	.datad(!\camera2|ps~10_combout ),
	.datae(!\camera2|Selector6~0_combout ),
	.dataf(!\camera2|Selector6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|ps~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|ps~11 .extended_lut = "off";
defparam \camera2|ps~11 .lut_mask = 64'hEAC0C0C0C0C0C0C0;
defparam \camera2|ps~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N26
dffeas \camera2|ps~3 (
	.clk(\cdiv|divided_clocks [0]),
	.d(\camera2|ps~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera2|ps~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera2|ps~3 .is_wysiwyg = "true";
defparam \camera2|ps~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N9
cyclonev_lcell_comb \camera2|ps.reaches50~0 (
// Equation(s):
// \camera2|ps.reaches50~0_combout  = ( !\camera2|ps~4_q  & ( (!\camera2|ps~3_q  & \camera2|ps~2_q ) ) )

	.dataa(!\camera2|ps~3_q ),
	.datab(gnd),
	.datac(!\camera2|ps~2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera2|ps~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|ps.reaches50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|ps.reaches50~0 .extended_lut = "off";
defparam \camera2|ps.reaches50~0 .lut_mask = 64'h0A0A0A0A00000000;
defparam \camera2|ps.reaches50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N36
cyclonev_lcell_comb \camera1|ps~14 (
// Equation(s):
// \camera1|ps~14_combout  = ( \camera2|ps.reaches50~0_combout  & ( \camera1|ps~5_q  & ( (!\resetInput|prev~q  & (\KEY[0]~input_o  & ((!\camera1|Equal5~0_combout ) # (\camera1|ps.idle~0_combout )))) # (\resetInput|prev~q  & (((!\camera1|Equal5~0_combout ) # 
// (\camera1|ps.idle~0_combout )))) ) ) ) # ( !\camera2|ps.reaches50~0_combout  & ( \camera1|ps~5_q  & ( (!\camera1|Equal5~0_combout  & ((\KEY[0]~input_o ) # (\resetInput|prev~q ))) ) ) ) # ( \camera2|ps.reaches50~0_combout  & ( !\camera1|ps~5_q  & ( 
// (\camera1|ps.idle~0_combout  & ((\KEY[0]~input_o ) # (\resetInput|prev~q ))) ) ) )

	.dataa(!\resetInput|prev~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\camera1|Equal5~0_combout ),
	.datad(!\camera1|ps.idle~0_combout ),
	.datae(!\camera2|ps.reaches50~0_combout ),
	.dataf(!\camera1|ps~5_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|ps~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|ps~14 .extended_lut = "off";
defparam \camera1|ps~14 .lut_mask = 64'h0000007770707077;
defparam \camera1|ps~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y12_N53
dffeas \camera1|ps~5 (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\camera1|ps~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera1|ps~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera1|ps~5 .is_wysiwyg = "true";
defparam \camera1|ps~5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N0
cyclonev_lcell_comb \camera1|emptyBuffer (
// Equation(s):
// \camera1|emptyBuffer~combout  = ( !\camera1|ps~5_q  & ( ((!\camera1|ps~4_q ) # (\camera1|ps~2_q )) # (\camera1|ps~3_q ) ) )

	.dataa(gnd),
	.datab(!\camera1|ps~3_q ),
	.datac(!\camera1|ps~2_q ),
	.datad(!\camera1|ps~4_q ),
	.datae(gnd),
	.dataf(!\camera1|ps~5_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|emptyBuffer~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|emptyBuffer .extended_lut = "off";
defparam \camera1|emptyBuffer .lut_mask = 64'hFF3FFF3F00000000;
defparam \camera1|emptyBuffer .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N42
cyclonev_lcell_comb \cam1Percent|percentFilled~3 (
// Equation(s):
// \cam1Percent|percentFilled~3_combout  = ( \cam1Percent|percentFilled [1] & ( \cam1Percent|percentFilled [0] & ( (!\resetInput|prev~q  & (\KEY[0]~input_o  & (!\cam1Percent|percentFilled [2] $ (!\camera1|emptyBuffer~combout )))) # (\resetInput|prev~q  & 
// (!\cam1Percent|percentFilled [2] $ ((!\camera1|emptyBuffer~combout )))) ) ) ) # ( !\cam1Percent|percentFilled [1] & ( \cam1Percent|percentFilled [0] & ( (!\resetInput|prev~q  & (\KEY[0]~input_o  & (!\cam1Percent|percentFilled [2] $ 
// (\camera1|emptyBuffer~combout )))) # (\resetInput|prev~q  & (!\cam1Percent|percentFilled [2] $ ((\camera1|emptyBuffer~combout )))) ) ) ) # ( \cam1Percent|percentFilled [1] & ( !\cam1Percent|percentFilled [0] & ( (\cam1Percent|percentFilled [2] & 
// ((\KEY[0]~input_o ) # (\resetInput|prev~q ))) ) ) ) # ( !\cam1Percent|percentFilled [1] & ( !\cam1Percent|percentFilled [0] & ( (!\resetInput|prev~q  & (\KEY[0]~input_o  & (!\cam1Percent|percentFilled [2] $ (\camera1|emptyBuffer~combout )))) # 
// (\resetInput|prev~q  & (!\cam1Percent|percentFilled [2] $ ((\camera1|emptyBuffer~combout )))) ) ) )

	.dataa(!\cam1Percent|percentFilled [2]),
	.datab(!\camera1|emptyBuffer~combout ),
	.datac(!\resetInput|prev~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\cam1Percent|percentFilled [1]),
	.dataf(!\cam1Percent|percentFilled [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam1Percent|percentFilled~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|percentFilled~3 .extended_lut = "off";
defparam \cam1Percent|percentFilled~3 .lut_mask = 64'h0999055509990666;
defparam \cam1Percent|percentFilled~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N54
cyclonev_lcell_comb \cam1Percent|percentFilled[1]~2 (
// Equation(s):
// \cam1Percent|percentFilled[1]~2_combout  = ( \KEY[0]~input_o  & ( \cam2Percent|Equal0~3_combout  & ( !\camera1|WideOr5~0_combout  ) ) ) # ( !\KEY[0]~input_o  & ( \cam2Percent|Equal0~3_combout  & ( (!\resetInput|prev~q ) # (!\camera1|WideOr5~0_combout ) ) 
// ) ) # ( !\KEY[0]~input_o  & ( !\cam2Percent|Equal0~3_combout  & ( !\resetInput|prev~q  ) ) )

	.dataa(!\resetInput|prev~q ),
	.datab(gnd),
	.datac(!\camera1|WideOr5~0_combout ),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\cam2Percent|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam1Percent|percentFilled[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|percentFilled[1]~2 .extended_lut = "off";
defparam \cam1Percent|percentFilled[1]~2 .lut_mask = 64'hAAAA0000FAFAF0F0;
defparam \cam1Percent|percentFilled[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N53
dffeas \cam1Percent|percentFilled[2] (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\cam1Percent|percentFilled~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cam1Percent|percentFilled[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|percentFilled [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|percentFilled[2] .is_wysiwyg = "true";
defparam \cam1Percent|percentFilled[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N0
cyclonev_lcell_comb \cam1Percent|percentFilled~4 (
// Equation(s):
// \cam1Percent|percentFilled~4_combout  = ( \cam1Percent|percentFilled [0] & ( (!\cam1Percent|percentFilled [1] & \cam1Percent|percentFilled [2]) ) ) # ( !\cam1Percent|percentFilled [0] & ( \cam1Percent|percentFilled [2] ) )

	.dataa(gnd),
	.datab(!\cam1Percent|percentFilled [1]),
	.datac(!\cam1Percent|percentFilled [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam1Percent|percentFilled [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam1Percent|percentFilled~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|percentFilled~4 .extended_lut = "off";
defparam \cam1Percent|percentFilled~4 .lut_mask = 64'h0F0F0F0F0C0C0C0C;
defparam \cam1Percent|percentFilled~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N15
cyclonev_lcell_comb \cam1Percent|percentFilled~5 (
// Equation(s):
// \cam1Percent|percentFilled~5_combout  = ( \camera1|ps~2_q  & ( \camera1|ps~3_q  & ( (!\camera1|ps~5_q  & ((!\cam1Percent|percentFilled [2]))) # (\camera1|ps~5_q  & (\cam1Percent|percentFilled [1])) ) ) ) # ( !\camera1|ps~2_q  & ( \camera1|ps~3_q  & ( 
// (!\camera1|ps~5_q  & ((!\cam1Percent|percentFilled [2]))) # (\camera1|ps~5_q  & (\cam1Percent|percentFilled [1])) ) ) ) # ( \camera1|ps~2_q  & ( !\camera1|ps~3_q  & ( (!\camera1|ps~5_q  & ((!\cam1Percent|percentFilled [2]))) # (\camera1|ps~5_q  & 
// (\cam1Percent|percentFilled [1])) ) ) ) # ( !\camera1|ps~2_q  & ( !\camera1|ps~3_q  & ( (!\camera1|ps~4_q  & ((!\camera1|ps~5_q  & ((!\cam1Percent|percentFilled [2]))) # (\camera1|ps~5_q  & (\cam1Percent|percentFilled [1])))) # (\camera1|ps~4_q  & 
// (\cam1Percent|percentFilled [1])) ) ) )

	.dataa(!\camera1|ps~4_q ),
	.datab(!\cam1Percent|percentFilled [1]),
	.datac(!\camera1|ps~5_q ),
	.datad(!\cam1Percent|percentFilled [2]),
	.datae(!\camera1|ps~2_q ),
	.dataf(!\camera1|ps~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam1Percent|percentFilled~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|percentFilled~5 .extended_lut = "off";
defparam \cam1Percent|percentFilled~5 .lut_mask = 64'hB313F303F303F303;
defparam \cam1Percent|percentFilled~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N6
cyclonev_lcell_comb \cam1Percent|percentFilled~6 (
// Equation(s):
// \cam1Percent|percentFilled~6_combout  = ( \cam1Percent|percentFilled~5_combout  & ( (\cam1Percent|percentFilled [3] & ((\KEY[0]~input_o ) # (\resetInput|prev~q ))) ) ) # ( !\cam1Percent|percentFilled~5_combout  & ( (!\resetInput|prev~q  & (\KEY[0]~input_o 
//  & (!\cam1Percent|percentFilled~4_combout  $ (\cam1Percent|percentFilled [3])))) # (\resetInput|prev~q  & (!\cam1Percent|percentFilled~4_combout  $ ((\cam1Percent|percentFilled [3])))) ) )

	.dataa(!\cam1Percent|percentFilled~4_combout ),
	.datab(!\cam1Percent|percentFilled [3]),
	.datac(!\resetInput|prev~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\cam1Percent|percentFilled~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam1Percent|percentFilled~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|percentFilled~6 .extended_lut = "off";
defparam \cam1Percent|percentFilled~6 .lut_mask = 64'h0999099903330333;
defparam \cam1Percent|percentFilled~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N8
dffeas \cam1Percent|percentFilled[3] (
	.clk(\cdiv|divided_clocks [0]),
	.d(\cam1Percent|percentFilled~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cam1Percent|percentFilled[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|percentFilled [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|percentFilled[3] .is_wysiwyg = "true";
defparam \cam1Percent|percentFilled[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N9
cyclonev_lcell_comb \camera1|Equal3~0 (
// Equation(s):
// \camera1|Equal3~0_combout  = ( !\cam1Percent|percentFilled [2] & ( (\cam1Percent|percentFilled [3] & (!\cam1Percent|percentFilled [0] & \cam1Percent|percentFilled [1])) ) )

	.dataa(gnd),
	.datab(!\cam1Percent|percentFilled [3]),
	.datac(!\cam1Percent|percentFilled [0]),
	.datad(!\cam1Percent|percentFilled [1]),
	.datae(gnd),
	.dataf(!\cam1Percent|percentFilled [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|Equal3~0 .extended_lut = "off";
defparam \camera1|Equal3~0 .lut_mask = 64'h0030003000000000;
defparam \camera1|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N48
cyclonev_lcell_comb \camera1|Selector7~0 (
// Equation(s):
// \camera1|Selector7~0_combout  = ( \camera2|ps~3_q  & ( !\camera1|ps~3_q  & ( (\camera1|ps~4_q  & \camera1|ps~2_q ) ) ) ) # ( !\camera2|ps~3_q  & ( !\camera1|ps~3_q  & ( (\camera1|ps~4_q  & (\camera1|ps~2_q  & ((!\camera2|ps~2_q ) # (\camera2|ps~4_q )))) ) 
// ) )

	.dataa(!\camera1|ps~4_q ),
	.datab(!\camera2|ps~2_q ),
	.datac(!\camera1|ps~2_q ),
	.datad(!\camera2|ps~4_q ),
	.datae(!\camera2|ps~3_q ),
	.dataf(!\camera1|ps~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|Selector7~0 .extended_lut = "off";
defparam \camera1|Selector7~0 .lut_mask = 64'h0405050500000000;
defparam \camera1|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N0
cyclonev_lcell_comb \camera1|Selector6~0 (
// Equation(s):
// \camera1|Selector6~0_combout  = ( !\camera1|ps~3_q  & ( (!\downloadStuff|q~q  & (\camera1|ps~4_q  & (!\camera1|Equal5~0_combout  & ((!\camera1|ps~2_q ))))) # (\downloadStuff|q~q  & (((\camera1|ps~4_q  & (!\camera1|Equal5~0_combout  & !\camera1|ps~2_q ))) 
// # (\camera1|Selector7~0_combout ))) ) ) # ( \camera1|ps~3_q  & ( (\downloadStuff|q~q  & (((\camera1|ps~4_q  & (\camera1|Equal3~0_combout  & \camera1|ps~2_q ))) # (\camera1|Selector7~0_combout ))) ) )

	.dataa(!\camera1|ps~4_q ),
	.datab(!\downloadStuff|q~q ),
	.datac(!\camera1|Equal3~0_combout ),
	.datad(!\camera1|Selector7~0_combout ),
	.datae(!\camera1|ps~3_q ),
	.dataf(!\camera1|ps~2_q ),
	.datag(!\camera1|Equal5~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|Selector6~0 .extended_lut = "on";
defparam \camera1|Selector6~0 .lut_mask = 64'h5073003300330133;
defparam \camera1|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N33
cyclonev_lcell_comb \camera1|ps.active~0 (
// Equation(s):
// \camera1|ps.active~0_combout  = ( !\camera1|ps~4_q  & ( (!\camera1|ps~3_q  & !\camera1|ps~2_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera1|ps~3_q ),
	.datad(!\camera1|ps~2_q ),
	.datae(gnd),
	.dataf(!\camera1|ps~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|ps.active~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|ps.active~0 .extended_lut = "off";
defparam \camera1|ps.active~0 .lut_mask = 64'hF000F00000000000;
defparam \camera1|ps.active~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N6
cyclonev_lcell_comb \camera1|myFilm~0 (
// Equation(s):
// \camera1|myFilm~0_combout  = ( \camera2|ps.reaches90~0_combout  & ( (!\KEY[0]~input_o  & !\resetInput|prev~q ) ) ) # ( !\camera2|ps.reaches90~0_combout  & ( (((!\KEY[0]~input_o  & !\resetInput|prev~q )) # (\camera1|ps.active~0_combout )) # 
// (\camera1|myFilm~q ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\resetInput|prev~q ),
	.datac(!\camera1|myFilm~q ),
	.datad(!\camera1|ps.active~0_combout ),
	.datae(gnd),
	.dataf(!\camera2|ps.reaches90~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|myFilm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|myFilm~0 .extended_lut = "off";
defparam \camera1|myFilm~0 .lut_mask = 64'h8FFF8FFF88888888;
defparam \camera1|myFilm~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N47
dffeas \camera1|myFilm (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\camera1|myFilm~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera1|myFilm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera1|myFilm .is_wysiwyg = "true";
defparam \camera1|myFilm .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N33
cyclonev_lcell_comb \camera1|Selector2~0 (
// Equation(s):
// \camera1|Selector2~0_combout  = ( \camera1|ps~2_q  & ( (\camera1|ps~3_q  & (!\camera1|myFilm~q  & !\camera1|ps~4_q )) ) )

	.dataa(gnd),
	.datab(!\camera1|ps~3_q ),
	.datac(!\camera1|myFilm~q ),
	.datad(!\camera1|ps~4_q ),
	.datae(gnd),
	.dataf(!\camera1|ps~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|Selector2~0 .extended_lut = "off";
defparam \camera1|Selector2~0 .lut_mask = 64'h0000000030003000;
defparam \camera1|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N42
cyclonev_lcell_comb \camera1|ps~11 (
// Equation(s):
// \camera1|ps~11_combout  = ( !\camera1|ps.active~0_combout  & ( !\camera1|Selector2~0_combout  & ( (!\camera1|ps~6_combout  & (!\camera1|Selector6~0_combout  & ((\resetInput|prev~q ) # (\KEY[0]~input_o )))) ) ) )

	.dataa(!\camera1|ps~6_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\camera1|Selector6~0_combout ),
	.datad(!\resetInput|prev~q ),
	.datae(!\camera1|ps.active~0_combout ),
	.dataf(!\camera1|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|ps~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|ps~11 .extended_lut = "off";
defparam \camera1|ps~11 .lut_mask = 64'h20A0000000000000;
defparam \camera1|ps~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N44
dffeas \camera1|ps~3 (
	.clk(\cdiv|divided_clocks [0]),
	.d(\camera1|ps~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera1|ps~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera1|ps~3 .is_wysiwyg = "true";
defparam \camera1|ps~3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N51
cyclonev_lcell_comb \camera1|WideOr5~0 (
// Equation(s):
// \camera1|WideOr5~0_combout  = ( \camera1|ps~5_q  & ( (\camera1|ps~2_q  & (!\camera1|ps~3_q  $ (!\camera1|ps~4_q ))) ) ) # ( !\camera1|ps~5_q  & ( (!\camera1|ps~3_q  & (\camera1|ps~2_q  & \camera1|ps~4_q )) # (\camera1|ps~3_q  & ((!\camera1|ps~4_q ))) ) )

	.dataa(!\camera1|ps~2_q ),
	.datab(!\camera1|ps~3_q ),
	.datac(!\camera1|ps~4_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera1|ps~5_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|WideOr5~0 .extended_lut = "off";
defparam \camera1|WideOr5~0 .lut_mask = 64'h3434343414141414;
defparam \camera1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N48
cyclonev_lcell_comb \cam1Percent|percentFilled~0 (
// Equation(s):
// \cam1Percent|percentFilled~0_combout  = ( \KEY[0]~input_o  & ( \camera1|emptyBuffer~combout  & ( !\cam1Percent|percentFilled [0] $ (((!\cam2Percent|Equal0~3_combout ) # (\camera1|WideOr5~0_combout ))) ) ) ) # ( !\KEY[0]~input_o  & ( 
// \camera1|emptyBuffer~combout  & ( (\resetInput|prev~q  & (!\cam1Percent|percentFilled [0] $ (((!\cam2Percent|Equal0~3_combout ) # (\camera1|WideOr5~0_combout ))))) ) ) ) # ( \KEY[0]~input_o  & ( !\camera1|emptyBuffer~combout  & ( 
// \cam1Percent|percentFilled [0] ) ) ) # ( !\KEY[0]~input_o  & ( !\camera1|emptyBuffer~combout  & ( (\resetInput|prev~q  & \cam1Percent|percentFilled [0]) ) ) )

	.dataa(!\camera1|WideOr5~0_combout ),
	.datab(!\cam2Percent|Equal0~3_combout ),
	.datac(!\resetInput|prev~q ),
	.datad(!\cam1Percent|percentFilled [0]),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\camera1|emptyBuffer~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam1Percent|percentFilled~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|percentFilled~0 .extended_lut = "off";
defparam \cam1Percent|percentFilled~0 .lut_mask = 64'h000F00FF020D22DD;
defparam \cam1Percent|percentFilled~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N14
dffeas \cam1Percent|percentFilled[0] (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\cam1Percent|percentFilled~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|percentFilled [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|percentFilled[0] .is_wysiwyg = "true";
defparam \cam1Percent|percentFilled[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N36
cyclonev_lcell_comb \cam1Percent|percentFilled~1 (
// Equation(s):
// \cam1Percent|percentFilled~1_combout  = ( \cam1Percent|percentFilled [1] & ( (!\cam1Percent|percentFilled [0] & (\camera1|emptyBuffer~combout  & ((\KEY[0]~input_o ) # (\resetInput|prev~q )))) ) ) # ( !\cam1Percent|percentFilled [1] & ( 
// (!\resetInput|prev~q  & (\KEY[0]~input_o  & ((!\camera1|emptyBuffer~combout ) # (\cam1Percent|percentFilled [0])))) # (\resetInput|prev~q  & (((!\camera1|emptyBuffer~combout )) # (\cam1Percent|percentFilled [0]))) ) )

	.dataa(!\resetInput|prev~q ),
	.datab(!\cam1Percent|percentFilled [0]),
	.datac(!\KEY[0]~input_o ),
	.datad(!\camera1|emptyBuffer~combout ),
	.datae(!\cam1Percent|percentFilled [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam1Percent|percentFilled~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam1Percent|percentFilled~1 .extended_lut = "off";
defparam \cam1Percent|percentFilled~1 .lut_mask = 64'h5F13004C5F13004C;
defparam \cam1Percent|percentFilled~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N47
dffeas \cam1Percent|percentFilled[1] (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\cam1Percent|percentFilled~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cam1Percent|percentFilled[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam1Percent|percentFilled [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cam1Percent|percentFilled[1] .is_wysiwyg = "true";
defparam \cam1Percent|percentFilled[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N54
cyclonev_lcell_comb \camera1|Equal1~0 (
// Equation(s):
// \camera1|Equal1~0_combout  = ( !\cam1Percent|percentFilled [0] & ( (!\cam1Percent|percentFilled [1] & (\cam1Percent|percentFilled [3] & !\cam1Percent|percentFilled [2])) ) )

	.dataa(!\cam1Percent|percentFilled [1]),
	.datab(!\cam1Percent|percentFilled [3]),
	.datac(!\cam1Percent|percentFilled [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam1Percent|percentFilled [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|Equal1~0 .extended_lut = "off";
defparam \camera1|Equal1~0 .lut_mask = 64'h2020202000000000;
defparam \camera1|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N36
cyclonev_lcell_comb \camera1|ps~6 (
// Equation(s):
// \camera1|ps~6_combout  = ( \camera1|Selector7~0_combout  & ( \camera1|ps.reaches90~0_combout  & ( (!\downloadStuff|q~q ) # ((!\camera1|Equal1~0_combout  & \camera1|ps.reaches50~0_combout )) ) ) ) # ( !\camera1|Selector7~0_combout  & ( 
// \camera1|ps.reaches90~0_combout  & ( (!\camera1|Equal1~0_combout  & (((!\downloadStuff|q~q  & \camera1|Equal3~0_combout )) # (\camera1|ps.reaches50~0_combout ))) # (\camera1|Equal1~0_combout  & (!\downloadStuff|q~q  & ((\camera1|Equal3~0_combout )))) ) ) 
// ) # ( \camera1|Selector7~0_combout  & ( !\camera1|ps.reaches90~0_combout  & ( (!\downloadStuff|q~q ) # ((!\camera1|Equal1~0_combout  & \camera1|ps.reaches50~0_combout )) ) ) ) # ( !\camera1|Selector7~0_combout  & ( !\camera1|ps.reaches90~0_combout  & ( 
// (!\camera1|Equal1~0_combout  & \camera1|ps.reaches50~0_combout ) ) ) )

	.dataa(!\camera1|Equal1~0_combout ),
	.datab(!\downloadStuff|q~q ),
	.datac(!\camera1|ps.reaches50~0_combout ),
	.datad(!\camera1|Equal3~0_combout ),
	.datae(!\camera1|Selector7~0_combout ),
	.dataf(!\camera1|ps.reaches90~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|ps~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|ps~6 .extended_lut = "off";
defparam \camera1|ps~6 .lut_mask = 64'h0A0ACECE0ACECECE;
defparam \camera1|ps~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N42
cyclonev_lcell_comb \camera1|ps.standBy~0 (
// Equation(s):
// \camera1|ps.standBy~0_combout  = ( \camera1|ps~3_q  & ( (\camera1|ps~2_q  & !\camera1|ps~4_q ) ) )

	.dataa(!\camera1|ps~2_q ),
	.datab(gnd),
	.datac(!\camera1|ps~4_q ),
	.datad(gnd),
	.datae(!\camera1|ps~3_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|ps.standBy~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|ps.standBy~0 .extended_lut = "off";
defparam \camera1|ps.standBy~0 .lut_mask = 64'h0000505000005050;
defparam \camera1|ps.standBy~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N51
cyclonev_lcell_comb \camera2|ps.signalToDownload~0 (
// Equation(s):
// \camera2|ps.signalToDownload~0_combout  = ( \camera2|ps~4_q  & ( \camera2|ps~3_q  & ( !\camera2|ps~2_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera2|ps~2_q ),
	.datad(gnd),
	.datae(!\camera2|ps~4_q ),
	.dataf(!\camera2|ps~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|ps.signalToDownload~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|ps.signalToDownload~0 .extended_lut = "off";
defparam \camera2|ps.signalToDownload~0 .lut_mask = 64'h000000000000F0F0;
defparam \camera2|ps.signalToDownload~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N54
cyclonev_lcell_comb \camera1|myStandby~0 (
// Equation(s):
// \camera1|myStandby~0_combout  = ( \camera1|ps.active~0_combout  & ( \resetInput|prev~q  & ( !\camera2|ps.signalToDownload~0_combout  ) ) ) # ( !\camera1|ps.active~0_combout  & ( \resetInput|prev~q  & ( (!\camera2|ps.signalToDownload~0_combout  & 
// ((\camera1|myStandby~q ) # (\camera1|ps.standBy~0_combout ))) ) ) ) # ( \camera1|ps.active~0_combout  & ( !\resetInput|prev~q  & ( (!\KEY[0]~input_o ) # (!\camera2|ps.signalToDownload~0_combout ) ) ) ) # ( !\camera1|ps.active~0_combout  & ( 
// !\resetInput|prev~q  & ( (!\KEY[0]~input_o ) # ((!\camera2|ps.signalToDownload~0_combout  & ((\camera1|myStandby~q ) # (\camera1|ps.standBy~0_combout )))) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\camera1|ps.standBy~0_combout ),
	.datac(!\camera1|myStandby~q ),
	.datad(!\camera2|ps.signalToDownload~0_combout ),
	.datae(!\camera1|ps.active~0_combout ),
	.dataf(!\resetInput|prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|myStandby~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|myStandby~0 .extended_lut = "off";
defparam \camera1|myStandby~0 .lut_mask = 64'hBFAAFFAA3F00FF00;
defparam \camera1|myStandby~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N20
dffeas \camera1|myStandby (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\camera1|myStandby~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera1|myStandby~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera1|myStandby .is_wysiwyg = "true";
defparam \camera1|myStandby .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N30
cyclonev_lcell_comb \camera1|ps.lowPower~0 (
// Equation(s):
// \camera1|ps.lowPower~0_combout  = ( !\camera1|ps~5_q  & ( (!\camera1|ps~2_q  & (\camera1|ps~3_q  & !\camera1|ps~4_q )) ) )

	.dataa(!\camera1|ps~2_q ),
	.datab(!\camera1|ps~3_q ),
	.datac(!\camera1|ps~4_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera1|ps~5_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|ps.lowPower~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|ps.lowPower~0 .extended_lut = "off";
defparam \camera1|ps.lowPower~0 .lut_mask = 64'h2020202000000000;
defparam \camera1|ps.lowPower~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N21
cyclonev_lcell_comb \camera1|ps~9 (
// Equation(s):
// \camera1|ps~9_combout  = ( \camera1|Equal3~0_combout  & ( \camera1|ps.lowPower~0_combout  & ( (\camera1|myStandby~q  & ((!\camera1|ps.standBy~0_combout ) # (!\camera1|myFilm~q ))) ) ) ) # ( !\camera1|Equal3~0_combout  & ( \camera1|ps.lowPower~0_combout  & 
// ( (!\camera1|ps.reaches90~0_combout  & (\camera1|myStandby~q  & ((!\camera1|ps.standBy~0_combout ) # (!\camera1|myFilm~q )))) ) ) ) # ( \camera1|Equal3~0_combout  & ( !\camera1|ps.lowPower~0_combout  & ( (!\camera1|ps.standBy~0_combout ) # 
// (!\camera1|myFilm~q ) ) ) ) # ( !\camera1|Equal3~0_combout  & ( !\camera1|ps.lowPower~0_combout  & ( (!\camera1|ps.reaches90~0_combout  & ((!\camera1|ps.standBy~0_combout ) # (!\camera1|myFilm~q ))) ) ) )

	.dataa(!\camera1|ps.reaches90~0_combout ),
	.datab(!\camera1|ps.standBy~0_combout ),
	.datac(!\camera1|myFilm~q ),
	.datad(!\camera1|myStandby~q ),
	.datae(!\camera1|Equal3~0_combout ),
	.dataf(!\camera1|ps.lowPower~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|ps~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|ps~9 .extended_lut = "off";
defparam \camera1|ps~9 .lut_mask = 64'hA8A8FCFC00A800FC;
defparam \camera1|ps~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N33
cyclonev_lcell_comb \camera1|ps~7 (
// Equation(s):
// \camera1|ps~7_combout  = ( \cam1Percent|percentFilled [3] & ( (!\camera1|ps~2_q  & (\camera1|ps~3_q  & (!\cam1Percent|percentFilled [2] & \camera1|ps~4_q ))) ) ) # ( !\cam1Percent|percentFilled [3] & ( (!\camera1|ps~2_q  & (!\camera1|ps~3_q  & 
// (\cam1Percent|percentFilled [2] & !\camera1|ps~4_q ))) ) )

	.dataa(!\camera1|ps~2_q ),
	.datab(!\camera1|ps~3_q ),
	.datac(!\cam1Percent|percentFilled [2]),
	.datad(!\camera1|ps~4_q ),
	.datae(gnd),
	.dataf(!\cam1Percent|percentFilled [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|ps~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|ps~7 .extended_lut = "off";
defparam \camera1|ps~7 .lut_mask = 64'h0800080000200020;
defparam \camera1|ps~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N3
cyclonev_lcell_comb \camera1|ps~8 (
// Equation(s):
// \camera1|ps~8_combout  = ( \camera1|ps~7_combout  & ( (!\cam1Percent|percentFilled [1] & \cam1Percent|percentFilled [0]) ) )

	.dataa(!\cam1Percent|percentFilled [1]),
	.datab(gnd),
	.datac(!\cam1Percent|percentFilled [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera1|ps~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|ps~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|ps~8 .extended_lut = "off";
defparam \camera1|ps~8 .lut_mask = 64'h000000000A0A0A0A;
defparam \camera1|ps~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N24
cyclonev_lcell_comb \camera1|ps~10 (
// Equation(s):
// \camera1|ps~10_combout  = ( \camera1|ps~8_combout  & ( (\resetInput|prev~q ) # (\KEY[0]~input_o ) ) ) # ( !\camera1|ps~8_combout  & ( (!\KEY[0]~input_o  & (\resetInput|prev~q  & ((!\camera1|ps~9_combout ) # (\camera1|ps~6_combout )))) # (\KEY[0]~input_o  
// & (((!\camera1|ps~9_combout ) # (\camera1|ps~6_combout )))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\resetInput|prev~q ),
	.datac(!\camera1|ps~6_combout ),
	.datad(!\camera1|ps~9_combout ),
	.datae(gnd),
	.dataf(!\camera1|ps~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|ps~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|ps~10 .extended_lut = "off";
defparam \camera1|ps~10 .lut_mask = 64'h7707770777777777;
defparam \camera1|ps~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N26
dffeas \camera1|ps~2 (
	.clk(\cdiv|divided_clocks [0]),
	.d(\camera1|ps~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera1|ps~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera1|ps~2 .is_wysiwyg = "true";
defparam \camera1|ps~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N30
cyclonev_lcell_comb \camera1|ps~12 (
// Equation(s):
// \camera1|ps~12_combout  = ( \camera1|Equal3~0_combout  & ( (!\camera1|ps~2_q  & (\camera1|ps~3_q  & ((\camera1|ps~4_q )))) # (\camera1|ps~2_q  & (!\camera1|ps~3_q  & (\camera1|Equal1~0_combout  & !\camera1|ps~4_q ))) ) ) # ( !\camera1|Equal3~0_combout  & 
// ( (!\camera1|ps~3_q  & (\camera1|ps~2_q  & (\camera1|Equal1~0_combout  & !\camera1|ps~4_q ))) # (\camera1|ps~3_q  & (((\camera1|ps~4_q )))) ) )

	.dataa(!\camera1|ps~2_q ),
	.datab(!\camera1|ps~3_q ),
	.datac(!\camera1|Equal1~0_combout ),
	.datad(!\camera1|ps~4_q ),
	.datae(gnd),
	.dataf(!\camera1|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|ps~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|ps~12 .extended_lut = "off";
defparam \camera1|ps~12 .lut_mask = 64'h0433043304220422;
defparam \camera1|ps~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N15
cyclonev_lcell_comb \camera1|Selector7~1 (
// Equation(s):
// \camera1|Selector7~1_combout  = ( \camera1|ps.reaches90~0_combout  & ( (!\downloadStuff|q~q  & ((\camera1|Selector7~0_combout ) # (\camera1|Equal3~0_combout ))) ) ) # ( !\camera1|ps.reaches90~0_combout  & ( (!\downloadStuff|q~q  & 
// \camera1|Selector7~0_combout ) ) )

	.dataa(gnd),
	.datab(!\camera1|Equal3~0_combout ),
	.datac(!\downloadStuff|q~q ),
	.datad(!\camera1|Selector7~0_combout ),
	.datae(gnd),
	.dataf(!\camera1|ps.reaches90~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|Selector7~1 .extended_lut = "off";
defparam \camera1|Selector7~1 .lut_mask = 64'h00F000F030F030F0;
defparam \camera1|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N27
cyclonev_lcell_comb \camera1|ps~13 (
// Equation(s):
// \camera1|ps~13_combout  = ( \camera1|Selector7~1_combout  & ( (\resetInput|prev~q ) # (\KEY[0]~input_o ) ) ) # ( !\camera1|Selector7~1_combout  & ( (!\KEY[0]~input_o  & (\resetInput|prev~q  & ((\camera1|Selector6~0_combout ) # (\camera1|ps~12_combout )))) 
// # (\KEY[0]~input_o  & (((\camera1|Selector6~0_combout ) # (\camera1|ps~12_combout )))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\resetInput|prev~q ),
	.datac(!\camera1|ps~12_combout ),
	.datad(!\camera1|Selector6~0_combout ),
	.datae(gnd),
	.dataf(!\camera1|Selector7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|ps~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|ps~13 .extended_lut = "off";
defparam \camera1|ps~13 .lut_mask = 64'h0777077777777777;
defparam \camera1|ps~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N29
dffeas \camera1|ps~4 (
	.clk(\cdiv|divided_clocks [0]),
	.d(\camera1|ps~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera1|ps~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera1|ps~4 .is_wysiwyg = "true";
defparam \camera1|ps~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N36
cyclonev_lcell_comb \camera2|myStandby~0 (
// Equation(s):
// \camera2|myStandby~0_combout  = ( \camera1|ps~3_q  & ( (\camera2|myStandby~q  & ((!\camera1|ps~4_q ) # (\camera1|ps~2_q ))) ) ) # ( !\camera1|ps~3_q  & ( \camera2|myStandby~q  ) )

	.dataa(gnd),
	.datab(!\camera2|myStandby~q ),
	.datac(!\camera1|ps~4_q ),
	.datad(!\camera1|ps~2_q ),
	.datae(gnd),
	.dataf(!\camera1|ps~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|myStandby~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|myStandby~0 .extended_lut = "off";
defparam \camera2|myStandby~0 .lut_mask = 64'h3333333330333033;
defparam \camera2|myStandby~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N42
cyclonev_lcell_comb \camera2|myStandby~1 (
// Equation(s):
// \camera2|myStandby~1_combout  = ( \camera2|ps~3_q  & ( \camera1|ps~3_q  & ( (\camera2|ps~2_q  & (!\camera2|ps~4_q  & ((!\camera1|ps~4_q ) # (\camera1|ps~2_q )))) ) ) ) # ( !\camera2|ps~3_q  & ( \camera1|ps~3_q  & ( (!\camera2|ps~2_q  & (!\camera2|ps~4_q  
// & ((!\camera1|ps~4_q ) # (\camera1|ps~2_q )))) ) ) ) # ( \camera2|ps~3_q  & ( !\camera1|ps~3_q  & ( (\camera2|ps~2_q  & !\camera2|ps~4_q ) ) ) ) # ( !\camera2|ps~3_q  & ( !\camera1|ps~3_q  & ( (!\camera2|ps~2_q  & !\camera2|ps~4_q ) ) ) )

	.dataa(!\camera1|ps~4_q ),
	.datab(!\camera2|ps~2_q ),
	.datac(!\camera1|ps~2_q ),
	.datad(!\camera2|ps~4_q ),
	.datae(!\camera2|ps~3_q ),
	.dataf(!\camera1|ps~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|myStandby~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|myStandby~1 .extended_lut = "off";
defparam \camera2|myStandby~1 .lut_mask = 64'hCC0033008C002300;
defparam \camera2|myStandby~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N39
cyclonev_lcell_comb \camera2|myStandby~2 (
// Equation(s):
// \camera2|myStandby~2_combout  = ( \camera2|myStandby~1_combout  ) # ( !\camera2|myStandby~1_combout  & ( ((!\resetInput|prev~q  & !\KEY[0]~input_o )) # (\camera2|myStandby~0_combout ) ) )

	.dataa(!\resetInput|prev~q ),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\camera2|myStandby~0_combout ),
	.datae(gnd),
	.dataf(!\camera2|myStandby~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|myStandby~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|myStandby~2 .extended_lut = "off";
defparam \camera2|myStandby~2 .lut_mask = 64'hA0FFA0FFFFFFFFFF;
defparam \camera2|myStandby~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y13_N41
dffeas \camera2|myStandby (
	.clk(\cdiv|divided_clocks [0]),
	.d(\camera2|myStandby~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera2|myStandby~q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera2|myStandby .is_wysiwyg = "true";
defparam \camera2|myStandby .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N0
cyclonev_lcell_comb \camera2|ps~15 (
// Equation(s):
// \camera2|ps~15_combout  = ( !\camera2|ps~4_q  & ( (\camera2|ps~3_q  & ((!\camera2|ps~2_q  & (!\camera2|myStandby~q  & (!\camera2|ps~5_q ))) # (\camera2|ps~2_q  & (((\camera2|myFilm~q )))))) ) ) # ( \camera2|ps~4_q  & ( (\camera2|ps~2_q  & 
// (((!\camera2|Equal3~0_combout  & (\camera2|ps~3_q ))))) ) )

	.dataa(!\camera2|ps~2_q ),
	.datab(!\camera2|myStandby~q ),
	.datac(!\camera2|Equal3~0_combout ),
	.datad(!\camera2|ps~3_q ),
	.datae(!\camera2|ps~4_q ),
	.dataf(!\camera2|myFilm~q ),
	.datag(!\camera2|ps~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|ps~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|ps~15 .extended_lut = "on";
defparam \camera2|ps~15 .lut_mask = 64'h0080005000D50050;
defparam \camera2|ps~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N15
cyclonev_lcell_comb \camera2|ps~7 (
// Equation(s):
// \camera2|ps~7_combout  = ( \cam2Percent|percentFilled [3] & ( (\camera2|ps~3_q  & (\camera2|ps~4_q  & (!\cam2Percent|percentFilled [2] & !\camera2|ps~2_q ))) ) ) # ( !\cam2Percent|percentFilled [3] & ( (!\camera2|ps~3_q  & (!\camera2|ps~4_q  & 
// (\cam2Percent|percentFilled [2] & !\camera2|ps~2_q ))) ) )

	.dataa(!\camera2|ps~3_q ),
	.datab(!\camera2|ps~4_q ),
	.datac(!\cam2Percent|percentFilled [2]),
	.datad(!\camera2|ps~2_q ),
	.datae(gnd),
	.dataf(!\cam2Percent|percentFilled [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|ps~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|ps~7 .extended_lut = "off";
defparam \camera2|ps~7 .lut_mask = 64'h0800080010001000;
defparam \camera2|ps~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N21
cyclonev_lcell_comb \camera2|ps~8 (
// Equation(s):
// \camera2|ps~8_combout  = ( \camera2|ps~7_combout  & ( (\cam2Percent|percentFilled [0] & !\cam2Percent|percentFilled [1]) ) )

	.dataa(!\cam2Percent|percentFilled [0]),
	.datab(gnd),
	.datac(!\cam2Percent|percentFilled [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera2|ps~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|ps~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|ps~8 .extended_lut = "off";
defparam \camera2|ps~8 .lut_mask = 64'h0000000050505050;
defparam \camera2|ps~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N9
cyclonev_lcell_comb \camera2|ps~9 (
// Equation(s):
// \camera2|ps~9_combout  = ( \camera2|ps~6_combout  & ( (\resetInput|prev~q ) # (\KEY[0]~input_o ) ) ) # ( !\camera2|ps~6_combout  & ( (!\KEY[0]~input_o  & (\resetInput|prev~q  & ((\camera2|ps~8_combout ) # (\camera2|ps~15_combout )))) # (\KEY[0]~input_o  & 
// (((\camera2|ps~8_combout ) # (\camera2|ps~15_combout )))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\resetInput|prev~q ),
	.datac(!\camera2|ps~15_combout ),
	.datad(!\camera2|ps~8_combout ),
	.datae(gnd),
	.dataf(!\camera2|ps~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|ps~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|ps~9 .extended_lut = "off";
defparam \camera2|ps~9 .lut_mask = 64'h0777077777777777;
defparam \camera2|ps~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y11_N11
dffeas \camera2|ps~2 (
	.clk(\cdiv|divided_clocks [0]),
	.d(\camera2|ps~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\camera2|ps~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \camera2|ps~2 .is_wysiwyg = "true";
defparam \camera2|ps~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N42
cyclonev_lcell_comb \camera2|emptyBuffer (
// Equation(s):
// \camera2|emptyBuffer~combout  = ( \camera2|ps~3_q  & ( !\camera2|ps~5_q  ) ) # ( !\camera2|ps~3_q  & ( (!\camera2|ps~5_q  & ((!\camera2|ps~4_q ) # (\camera2|ps~2_q ))) ) )

	.dataa(!\camera2|ps~2_q ),
	.datab(!\camera2|ps~4_q ),
	.datac(!\camera2|ps~5_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera2|ps~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|emptyBuffer~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|emptyBuffer .extended_lut = "off";
defparam \camera2|emptyBuffer .lut_mask = 64'hD0D0D0D0F0F0F0F0;
defparam \camera2|emptyBuffer .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y12_N27
cyclonev_lcell_comb \cam2Percent|percentFilled~0 (
// Equation(s):
// \cam2Percent|percentFilled~0_combout  = ( \resetInput|prev~q  & ( \camera2|WideOr5~0_combout  & ( \cam2Percent|percentFilled [0] ) ) ) # ( !\resetInput|prev~q  & ( \camera2|WideOr5~0_combout  & ( (\cam2Percent|percentFilled [0] & \KEY[0]~input_o ) ) ) ) # 
// ( \resetInput|prev~q  & ( !\camera2|WideOr5~0_combout  & ( !\cam2Percent|percentFilled [0] $ (((!\camera2|emptyBuffer~combout ) # (!\cam2Percent|Equal0~3_combout ))) ) ) ) # ( !\resetInput|prev~q  & ( !\camera2|WideOr5~0_combout  & ( (\KEY[0]~input_o  & 
// (!\cam2Percent|percentFilled [0] $ (((!\camera2|emptyBuffer~combout ) # (!\cam2Percent|Equal0~3_combout ))))) ) ) )

	.dataa(!\cam2Percent|percentFilled [0]),
	.datab(!\camera2|emptyBuffer~combout ),
	.datac(!\cam2Percent|Equal0~3_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(!\resetInput|prev~q ),
	.dataf(!\camera2|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam2Percent|percentFilled~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam2Percent|percentFilled~0 .extended_lut = "off";
defparam \cam2Percent|percentFilled~0 .lut_mask = 64'h0056565600555555;
defparam \cam2Percent|percentFilled~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y12_N29
dffeas \cam2Percent|percentFilled[0] (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\cam2Percent|percentFilled~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam2Percent|percentFilled [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cam2Percent|percentFilled[0] .is_wysiwyg = "true";
defparam \cam2Percent|percentFilled[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N36
cyclonev_lcell_comb \cam2Percent|percentFilled~3 (
// Equation(s):
// \cam2Percent|percentFilled~3_combout  = ( \camera2|emptyBuffer~combout  & ( \cam2Percent|percentFilled [1] & ( (!\KEY[0]~input_o  & (\resetInput|prev~q  & (!\cam2Percent|percentFilled [2] $ (!\cam2Percent|percentFilled [0])))) # (\KEY[0]~input_o  & 
// (!\cam2Percent|percentFilled [2] $ ((!\cam2Percent|percentFilled [0])))) ) ) ) # ( !\camera2|emptyBuffer~combout  & ( \cam2Percent|percentFilled [1] & ( (\cam2Percent|percentFilled [2] & ((\resetInput|prev~q ) # (\KEY[0]~input_o ))) ) ) ) # ( 
// \camera2|emptyBuffer~combout  & ( !\cam2Percent|percentFilled [1] & ( (\cam2Percent|percentFilled [2] & ((\resetInput|prev~q ) # (\KEY[0]~input_o ))) ) ) ) # ( !\camera2|emptyBuffer~combout  & ( !\cam2Percent|percentFilled [1] & ( 
// (!\cam2Percent|percentFilled [2] & ((\resetInput|prev~q ) # (\KEY[0]~input_o ))) ) ) )

	.dataa(!\cam2Percent|percentFilled [2]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\cam2Percent|percentFilled [0]),
	.datad(!\resetInput|prev~q ),
	.datae(!\camera2|emptyBuffer~combout ),
	.dataf(!\cam2Percent|percentFilled [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam2Percent|percentFilled~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam2Percent|percentFilled~3 .extended_lut = "off";
defparam \cam2Percent|percentFilled~3 .lut_mask = 64'h22AA11551155125A;
defparam \cam2Percent|percentFilled~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N35
dffeas \cam2Percent|percentFilled[2] (
	.clk(\cdiv|divided_clocks [0]),
	.d(gnd),
	.asdata(\cam2Percent|percentFilled~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cam2Percent|percentFilled[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam2Percent|percentFilled [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cam2Percent|percentFilled[2] .is_wysiwyg = "true";
defparam \cam2Percent|percentFilled[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N51
cyclonev_lcell_comb \cam2Percent|percentFilled~4 (
// Equation(s):
// \cam2Percent|percentFilled~4_combout  = ( \cam2Percent|percentFilled [1] & ( (\cam2Percent|percentFilled [2] & !\cam2Percent|percentFilled [0]) ) ) # ( !\cam2Percent|percentFilled [1] & ( \cam2Percent|percentFilled [2] ) )

	.dataa(!\cam2Percent|percentFilled [2]),
	.datab(!\cam2Percent|percentFilled [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam2Percent|percentFilled [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam2Percent|percentFilled~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam2Percent|percentFilled~4 .extended_lut = "off";
defparam \cam2Percent|percentFilled~4 .lut_mask = 64'h5555555544444444;
defparam \cam2Percent|percentFilled~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N30
cyclonev_lcell_comb \cam2Percent|percentFilled~5 (
// Equation(s):
// \cam2Percent|percentFilled~5_combout  = ( \camera2|ps~4_q  & ( \cam2Percent|percentFilled [1] & ( ((!\cam2Percent|percentFilled [2]) # ((!\camera2|ps~3_q  & !\camera2|ps~2_q ))) # (\camera2|ps~5_q ) ) ) ) # ( !\camera2|ps~4_q  & ( 
// \cam2Percent|percentFilled [1] & ( (!\cam2Percent|percentFilled [2]) # (\camera2|ps~5_q ) ) ) ) # ( \camera2|ps~4_q  & ( !\cam2Percent|percentFilled [1] & ( (!\camera2|ps~5_q  & (!\cam2Percent|percentFilled [2] & ((\camera2|ps~2_q ) # (\camera2|ps~3_q 
// )))) ) ) ) # ( !\camera2|ps~4_q  & ( !\cam2Percent|percentFilled [1] & ( (!\camera2|ps~5_q  & !\cam2Percent|percentFilled [2]) ) ) )

	.dataa(!\camera2|ps~3_q ),
	.datab(!\camera2|ps~5_q ),
	.datac(!\cam2Percent|percentFilled [2]),
	.datad(!\camera2|ps~2_q ),
	.datae(!\camera2|ps~4_q ),
	.dataf(!\cam2Percent|percentFilled [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam2Percent|percentFilled~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam2Percent|percentFilled~5 .extended_lut = "off";
defparam \cam2Percent|percentFilled~5 .lut_mask = 64'hC0C040C0F3F3FBF3;
defparam \cam2Percent|percentFilled~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N24
cyclonev_lcell_comb \cam2Percent|percentFilled~6 (
// Equation(s):
// \cam2Percent|percentFilled~6_combout  = ( \cam2Percent|percentFilled~5_combout  & ( (\cam2Percent|percentFilled [3] & ((\KEY[0]~input_o ) # (\resetInput|prev~q ))) ) ) # ( !\cam2Percent|percentFilled~5_combout  & ( (!\resetInput|prev~q  & (\KEY[0]~input_o 
//  & (!\cam2Percent|percentFilled [3] $ (\cam2Percent|percentFilled~4_combout )))) # (\resetInput|prev~q  & (!\cam2Percent|percentFilled [3] $ ((\cam2Percent|percentFilled~4_combout )))) ) )

	.dataa(!\cam2Percent|percentFilled [3]),
	.datab(!\resetInput|prev~q ),
	.datac(!\cam2Percent|percentFilled~4_combout ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\cam2Percent|percentFilled~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cam2Percent|percentFilled~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cam2Percent|percentFilled~6 .extended_lut = "off";
defparam \cam2Percent|percentFilled~6 .lut_mask = 64'h21A521A511551155;
defparam \cam2Percent|percentFilled~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y11_N26
dffeas \cam2Percent|percentFilled[3] (
	.clk(\cdiv|divided_clocks [0]),
	.d(\cam2Percent|percentFilled~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cam2Percent|percentFilled[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cam2Percent|percentFilled [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cam2Percent|percentFilled[3] .is_wysiwyg = "true";
defparam \cam2Percent|percentFilled[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N27
cyclonev_lcell_comb \countUpCam2|WideOr6~0 (
// Equation(s):
// \countUpCam2|WideOr6~0_combout  = ( \cam2Percent|percentFilled [2] & ( (!\cam2Percent|percentFilled [3] & ((\cam2Percent|percentFilled [0]) # (\cam2Percent|percentFilled [1]))) ) ) # ( !\cam2Percent|percentFilled [2] & ( (!\cam2Percent|percentFilled [3] & 
// (\cam2Percent|percentFilled [1])) # (\cam2Percent|percentFilled [3] & ((!\cam2Percent|percentFilled [1]) # (!\cam2Percent|percentFilled [0]))) ) )

	.dataa(!\cam2Percent|percentFilled [3]),
	.datab(gnd),
	.datac(!\cam2Percent|percentFilled [1]),
	.datad(!\cam2Percent|percentFilled [0]),
	.datae(gnd),
	.dataf(!\cam2Percent|percentFilled [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\countUpCam2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \countUpCam2|WideOr6~0 .extended_lut = "off";
defparam \countUpCam2|WideOr6~0 .lut_mask = 64'h5F5A5F5A0AAA0AAA;
defparam \countUpCam2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N6
cyclonev_lcell_comb \countUpCam2|WideOr5~0 (
// Equation(s):
// \countUpCam2|WideOr5~0_combout  = ( \cam2Percent|percentFilled [1] & ( (!\cam2Percent|percentFilled [3] & ((!\cam2Percent|percentFilled [2]) # (\cam2Percent|percentFilled [0]))) ) ) # ( !\cam2Percent|percentFilled [1] & ( (!\cam2Percent|percentFilled [3] 
// & (!\cam2Percent|percentFilled [0] & \cam2Percent|percentFilled [2])) # (\cam2Percent|percentFilled [3] & ((!\cam2Percent|percentFilled [2]))) ) )

	.dataa(!\cam2Percent|percentFilled [3]),
	.datab(!\cam2Percent|percentFilled [0]),
	.datac(!\cam2Percent|percentFilled [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam2Percent|percentFilled [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\countUpCam2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \countUpCam2|WideOr5~0 .extended_lut = "off";
defparam \countUpCam2|WideOr5~0 .lut_mask = 64'h58585858A2A2A2A2;
defparam \countUpCam2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N9
cyclonev_lcell_comb \countUpCam2|WideOr4~0 (
// Equation(s):
// \countUpCam2|WideOr4~0_combout  = ( \cam2Percent|percentFilled [2] & ( !\cam2Percent|percentFilled [3] ) ) # ( !\cam2Percent|percentFilled [2] & ( !\cam2Percent|percentFilled [3] $ (((!\cam2Percent|percentFilled [0]) # (!\cam2Percent|percentFilled [1]))) 
// ) )

	.dataa(!\cam2Percent|percentFilled [3]),
	.datab(!\cam2Percent|percentFilled [0]),
	.datac(!\cam2Percent|percentFilled [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam2Percent|percentFilled [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\countUpCam2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \countUpCam2|WideOr4~0 .extended_lut = "off";
defparam \countUpCam2|WideOr4~0 .lut_mask = 64'h56565656AAAAAAAA;
defparam \countUpCam2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N0
cyclonev_lcell_comb \countUpCam2|WideOr3~0 (
// Equation(s):
// \countUpCam2|WideOr3~0_combout  = ( \cam2Percent|percentFilled [1] & ( (!\cam2Percent|percentFilled [2] & ((!\cam2Percent|percentFilled [0]) # (!\cam2Percent|percentFilled [3]))) # (\cam2Percent|percentFilled [2] & (!\cam2Percent|percentFilled [0] & 
// !\cam2Percent|percentFilled [3])) ) ) # ( !\cam2Percent|percentFilled [1] & ( (!\cam2Percent|percentFilled [2] & (!\cam2Percent|percentFilled [0] & \cam2Percent|percentFilled [3])) # (\cam2Percent|percentFilled [2] & (\cam2Percent|percentFilled [0] & 
// !\cam2Percent|percentFilled [3])) ) )

	.dataa(!\cam2Percent|percentFilled [2]),
	.datab(!\cam2Percent|percentFilled [0]),
	.datac(!\cam2Percent|percentFilled [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam2Percent|percentFilled [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\countUpCam2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \countUpCam2|WideOr3~0 .extended_lut = "off";
defparam \countUpCam2|WideOr3~0 .lut_mask = 64'h18181818E8E8E8E8;
defparam \countUpCam2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N3
cyclonev_lcell_comb \countUpCam2|WideOr2~0 (
// Equation(s):
// \countUpCam2|WideOr2~0_combout  = ( \cam2Percent|percentFilled [3] & ( (!\cam2Percent|percentFilled [2] & !\cam2Percent|percentFilled [0]) ) ) # ( !\cam2Percent|percentFilled [3] & ( (!\cam2Percent|percentFilled [0] & ((\cam2Percent|percentFilled [1]))) # 
// (\cam2Percent|percentFilled [0] & (!\cam2Percent|percentFilled [2] & !\cam2Percent|percentFilled [1])) ) )

	.dataa(!\cam2Percent|percentFilled [2]),
	.datab(!\cam2Percent|percentFilled [0]),
	.datac(!\cam2Percent|percentFilled [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam2Percent|percentFilled [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\countUpCam2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \countUpCam2|WideOr2~0 .extended_lut = "off";
defparam \countUpCam2|WideOr2~0 .lut_mask = 64'h2C2C2C2C88888888;
defparam \countUpCam2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N42
cyclonev_lcell_comb \countUpCam2|WideOr1~0 (
// Equation(s):
// \countUpCam2|WideOr1~0_combout  = ( \cam2Percent|percentFilled [1] & ( (!\cam2Percent|percentFilled [3] & (!\cam2Percent|percentFilled [0] & \cam2Percent|percentFilled [2])) ) ) # ( !\cam2Percent|percentFilled [1] & ( (!\cam2Percent|percentFilled [3] & 
// ((\cam2Percent|percentFilled [2]) # (\cam2Percent|percentFilled [0]))) # (\cam2Percent|percentFilled [3] & ((!\cam2Percent|percentFilled [2]))) ) )

	.dataa(!\cam2Percent|percentFilled [3]),
	.datab(!\cam2Percent|percentFilled [0]),
	.datac(!\cam2Percent|percentFilled [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam2Percent|percentFilled [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\countUpCam2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \countUpCam2|WideOr1~0 .extended_lut = "off";
defparam \countUpCam2|WideOr1~0 .lut_mask = 64'h7A7A7A7A08080808;
defparam \countUpCam2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N45
cyclonev_lcell_comb \countUpCam2|WideOr0~0 (
// Equation(s):
// \countUpCam2|WideOr0~0_combout  = ( \cam2Percent|percentFilled [2] & ( (!\cam2Percent|percentFilled [3] & ((!\cam2Percent|percentFilled [0]) # (!\cam2Percent|percentFilled [1]))) ) ) # ( !\cam2Percent|percentFilled [2] & ( (!\cam2Percent|percentFilled [3] 
// & ((\cam2Percent|percentFilled [1]))) # (\cam2Percent|percentFilled [3] & ((!\cam2Percent|percentFilled [0]) # (!\cam2Percent|percentFilled [1]))) ) )

	.dataa(!\cam2Percent|percentFilled [3]),
	.datab(!\cam2Percent|percentFilled [0]),
	.datac(!\cam2Percent|percentFilled [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam2Percent|percentFilled [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\countUpCam2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \countUpCam2|WideOr0~0 .extended_lut = "off";
defparam \countUpCam2|WideOr0~0 .lut_mask = 64'h5E5E5E5EA8A8A8A8;
defparam \countUpCam2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N30
cyclonev_lcell_comb \camera2|WideOr5 (
// Equation(s):
// \camera2|WideOr5~combout  = ( \camera2|ps~3_q  & ( (!\camera2|ps~4_q  & ((!\camera2|ps~5_q ) # (\camera2|ps~2_q ))) ) ) # ( !\camera2|ps~3_q  & ( \camera2|ps~4_q  ) )

	.dataa(!\camera2|ps~5_q ),
	.datab(!\camera2|ps~4_q ),
	.datac(!\camera2|ps~2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera2|ps~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|WideOr5 .extended_lut = "off";
defparam \camera2|WideOr5 .lut_mask = 64'h333333338C8C8C8C;
defparam \camera2|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N33
cyclonev_lcell_comb \camera2|WideOr4 (
// Equation(s):
// \camera2|WideOr4~combout  = ( \camera2|ps~2_q  & ( (!\camera2|ps~3_q ) # (\camera2|ps~5_q ) ) ) # ( !\camera2|ps~2_q  & ( ((!\camera2|ps~4_q  & \camera2|ps~3_q )) # (\camera2|ps~5_q ) ) )

	.dataa(!\camera2|ps~5_q ),
	.datab(!\camera2|ps~4_q ),
	.datac(!\camera2|ps~3_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera2|ps~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|WideOr4 .extended_lut = "off";
defparam \camera2|WideOr4 .lut_mask = 64'h5D5D5D5DF5F5F5F5;
defparam \camera2|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N36
cyclonev_lcell_comb \camera2|WideOr3~0 (
// Equation(s):
// \camera2|WideOr3~0_combout  = ( \camera2|ps~3_q  & ( (!\camera2|ps~5_q  & ((\camera2|ps~2_q ) # (\camera2|ps~4_q ))) ) ) # ( !\camera2|ps~3_q  & ( (!\camera2|ps~5_q  & ((!\camera2|ps~4_q ) # (!\camera2|ps~2_q ))) ) )

	.dataa(gnd),
	.datab(!\camera2|ps~4_q ),
	.datac(!\camera2|ps~2_q ),
	.datad(!\camera2|ps~5_q ),
	.datae(gnd),
	.dataf(!\camera2|ps~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|WideOr3~0 .extended_lut = "off";
defparam \camera2|WideOr3~0 .lut_mask = 64'hFC00FC003F003F00;
defparam \camera2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N39
cyclonev_lcell_comb \camera2|WideOr2 (
// Equation(s):
// \camera2|WideOr2~combout  = ( \camera2|ps~2_q  & ( (!\camera2|ps~4_q  & !\camera2|ps~3_q ) ) ) # ( !\camera2|ps~2_q  & ( ((\camera2|ps~3_q  & !\camera2|ps~5_q )) # (\camera2|ps~4_q ) ) )

	.dataa(gnd),
	.datab(!\camera2|ps~4_q ),
	.datac(!\camera2|ps~3_q ),
	.datad(!\camera2|ps~5_q ),
	.datae(gnd),
	.dataf(!\camera2|ps~2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|WideOr2 .extended_lut = "off";
defparam \camera2|WideOr2 .lut_mask = 64'h3F333F33C0C0C0C0;
defparam \camera2|WideOr2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y11_N12
cyclonev_lcell_comb \camera2|WideOr1 (
// Equation(s):
// \camera2|WideOr1~combout  = (\camera2|ps~2_q  & ((!\camera2|ps~3_q ) # (\camera2|ps~4_q )))

	.dataa(!\camera2|ps~3_q ),
	.datab(gnd),
	.datac(!\camera2|ps~2_q ),
	.datad(!\camera2|ps~4_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|WideOr1 .extended_lut = "off";
defparam \camera2|WideOr1 .lut_mask = 64'h0A0F0A0F0A0F0A0F;
defparam \camera2|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N6
cyclonev_lcell_comb \camera2|ps.lowPower~0 (
// Equation(s):
// \camera2|ps.lowPower~0_combout  = ( \camera2|ps~3_q  & ( (!\camera2|ps~4_q  & (!\camera2|ps~2_q  & !\camera2|ps~5_q )) ) )

	.dataa(gnd),
	.datab(!\camera2|ps~4_q ),
	.datac(!\camera2|ps~2_q ),
	.datad(!\camera2|ps~5_q ),
	.datae(gnd),
	.dataf(!\camera2|ps~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|ps.lowPower~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|ps.lowPower~0 .extended_lut = "off";
defparam \camera2|ps.lowPower~0 .lut_mask = 64'h00000000C000C000;
defparam \camera2|ps.lowPower~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N36
cyclonev_lcell_comb \camera1|WideOr5 (
// Equation(s):
// \camera1|WideOr5~combout  = ( \camera1|ps~3_q  & ( \camera1|ps~5_q  & ( (\camera1|ps~2_q  & !\camera1|ps~4_q ) ) ) ) # ( !\camera1|ps~3_q  & ( \camera1|ps~5_q  & ( \camera1|ps~4_q  ) ) ) # ( \camera1|ps~3_q  & ( !\camera1|ps~5_q  & ( !\camera1|ps~4_q  ) ) 
// ) # ( !\camera1|ps~3_q  & ( !\camera1|ps~5_q  & ( \camera1|ps~4_q  ) ) )

	.dataa(!\camera1|ps~2_q ),
	.datab(gnd),
	.datac(!\camera1|ps~4_q ),
	.datad(gnd),
	.datae(!\camera1|ps~3_q ),
	.dataf(!\camera1|ps~5_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|WideOr5 .extended_lut = "off";
defparam \camera1|WideOr5 .lut_mask = 64'h0F0FF0F00F0F5050;
defparam \camera1|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N51
cyclonev_lcell_comb \camera1|WideOr4 (
// Equation(s):
// \camera1|WideOr4~combout  = ( \camera1|ps~3_q  & ( ((!\camera1|ps~2_q  & !\camera1|ps~4_q )) # (\camera1|ps~5_q ) ) ) # ( !\camera1|ps~3_q  & ( (\camera1|ps~5_q ) # (\camera1|ps~2_q ) ) )

	.dataa(!\camera1|ps~2_q ),
	.datab(gnd),
	.datac(!\camera1|ps~4_q ),
	.datad(!\camera1|ps~5_q ),
	.datae(gnd),
	.dataf(!\camera1|ps~3_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|WideOr4 .extended_lut = "off";
defparam \camera1|WideOr4 .lut_mask = 64'h55FF55FFA0FFA0FF;
defparam \camera1|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N54
cyclonev_lcell_comb \camera1|WideOr3~0 (
// Equation(s):
// \camera1|WideOr3~0_combout  = ( !\camera1|ps~5_q  & ( (!\camera1|ps~2_q  & ((!\camera1|ps~3_q ) # (\camera1|ps~4_q ))) # (\camera1|ps~2_q  & ((!\camera1|ps~4_q ) # (\camera1|ps~3_q ))) ) )

	.dataa(!\camera1|ps~2_q ),
	.datab(!\camera1|ps~3_q ),
	.datac(!\camera1|ps~4_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera1|ps~5_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|WideOr3~0 .extended_lut = "off";
defparam \camera1|WideOr3~0 .lut_mask = 64'hDBDBDBDB00000000;
defparam \camera1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N48
cyclonev_lcell_comb \camera1|WideOr2 (
// Equation(s):
// \camera1|WideOr2~combout  = ( \camera1|ps~5_q  & ( (!\camera1|ps~2_q  & ((\camera1|ps~4_q ))) # (\camera1|ps~2_q  & (!\camera1|ps~3_q  & !\camera1|ps~4_q )) ) ) # ( !\camera1|ps~5_q  & ( !\camera1|ps~2_q  $ (((!\camera1|ps~3_q  & !\camera1|ps~4_q ))) ) )

	.dataa(gnd),
	.datab(!\camera1|ps~3_q ),
	.datac(!\camera1|ps~2_q ),
	.datad(!\camera1|ps~4_q ),
	.datae(gnd),
	.dataf(!\camera1|ps~5_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|WideOr2 .extended_lut = "off";
defparam \camera1|WideOr2 .lut_mask = 64'h3CF03CF00CF00CF0;
defparam \camera1|WideOr2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N54
cyclonev_lcell_comb \camera1|WideOr1 (
// Equation(s):
// \camera1|WideOr1~combout  = ( \camera1|ps~4_q  & ( \camera1|ps~2_q  ) ) # ( !\camera1|ps~4_q  & ( (!\camera1|ps~3_q  & \camera1|ps~2_q ) ) )

	.dataa(gnd),
	.datab(!\camera1|ps~3_q ),
	.datac(!\camera1|ps~2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera1|ps~4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|WideOr1 .extended_lut = "off";
defparam \camera1|WideOr1 .lut_mask = 64'h0C0C0C0C0F0F0F0F;
defparam \camera1|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N48
cyclonev_lcell_comb \camera1|ps.downloading~0 (
// Equation(s):
// \camera1|ps.downloading~0_combout  = (\camera1|ps~4_q  & !\camera1|ps~3_q )

	.dataa(!\camera1|ps~4_q ),
	.datab(!\camera1|ps~3_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera1|ps.downloading~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera1|ps.downloading~0 .extended_lut = "off";
defparam \camera1|ps.downloading~0 .lut_mask = 64'h4444444444444444;
defparam \camera1|ps.downloading~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N30
cyclonev_lcell_comb \countUpCam1|WideOr6~0 (
// Equation(s):
// \countUpCam1|WideOr6~0_combout  = ( \cam1Percent|percentFilled [3] & ( (!\cam1Percent|percentFilled [2] & ((!\cam1Percent|percentFilled [1]) # (!\cam1Percent|percentFilled [0]))) ) ) # ( !\cam1Percent|percentFilled [3] & ( ((\cam1Percent|percentFilled [0] 
// & \cam1Percent|percentFilled [2])) # (\cam1Percent|percentFilled [1]) ) )

	.dataa(!\cam1Percent|percentFilled [1]),
	.datab(!\cam1Percent|percentFilled [0]),
	.datac(!\cam1Percent|percentFilled [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam1Percent|percentFilled [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\countUpCam1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \countUpCam1|WideOr6~0 .extended_lut = "off";
defparam \countUpCam1|WideOr6~0 .lut_mask = 64'h57575757E0E0E0E0;
defparam \countUpCam1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N33
cyclonev_lcell_comb \countUpCam1|WideOr5~0 (
// Equation(s):
// \countUpCam1|WideOr5~0_combout  = ( \cam1Percent|percentFilled [2] & ( (!\cam1Percent|percentFilled [3] & (!\cam1Percent|percentFilled [1] $ (\cam1Percent|percentFilled [0]))) ) ) # ( !\cam1Percent|percentFilled [2] & ( !\cam1Percent|percentFilled [1] $ 
// (!\cam1Percent|percentFilled [3]) ) )

	.dataa(!\cam1Percent|percentFilled [1]),
	.datab(!\cam1Percent|percentFilled [0]),
	.datac(!\cam1Percent|percentFilled [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam1Percent|percentFilled [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\countUpCam1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \countUpCam1|WideOr5~0 .extended_lut = "off";
defparam \countUpCam1|WideOr5~0 .lut_mask = 64'h5A5A5A5A90909090;
defparam \countUpCam1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N24
cyclonev_lcell_comb \countUpCam1|WideOr4~0 (
// Equation(s):
// \countUpCam1|WideOr4~0_combout  = ( \cam1Percent|percentFilled [3] & ( (!\cam1Percent|percentFilled [2] & ((!\cam1Percent|percentFilled [1]) # (!\cam1Percent|percentFilled [0]))) ) ) # ( !\cam1Percent|percentFilled [3] & ( ((\cam1Percent|percentFilled [1] 
// & \cam1Percent|percentFilled [0])) # (\cam1Percent|percentFilled [2]) ) )

	.dataa(!\cam1Percent|percentFilled [1]),
	.datab(!\cam1Percent|percentFilled [0]),
	.datac(!\cam1Percent|percentFilled [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam1Percent|percentFilled [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\countUpCam1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \countUpCam1|WideOr4~0 .extended_lut = "off";
defparam \countUpCam1|WideOr4~0 .lut_mask = 64'h1F1F1F1FE0E0E0E0;
defparam \countUpCam1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N27
cyclonev_lcell_comb \countUpCam1|WideOr3~0 (
// Equation(s):
// \countUpCam1|WideOr3~0_combout  = ( \cam1Percent|percentFilled [2] & ( (!\cam1Percent|percentFilled [3] & (!\cam1Percent|percentFilled [1] $ (!\cam1Percent|percentFilled [0]))) ) ) # ( !\cam1Percent|percentFilled [2] & ( (!\cam1Percent|percentFilled [3] & 
// (\cam1Percent|percentFilled [1])) # (\cam1Percent|percentFilled [3] & ((!\cam1Percent|percentFilled [0]))) ) )

	.dataa(!\cam1Percent|percentFilled [1]),
	.datab(!\cam1Percent|percentFilled [0]),
	.datac(!\cam1Percent|percentFilled [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam1Percent|percentFilled [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\countUpCam1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \countUpCam1|WideOr3~0 .extended_lut = "off";
defparam \countUpCam1|WideOr3~0 .lut_mask = 64'h5C5C5C5C60606060;
defparam \countUpCam1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N18
cyclonev_lcell_comb \countUpCam1|WideOr2~0 (
// Equation(s):
// \countUpCam1|WideOr2~0_combout  = ( \cam1Percent|percentFilled [3] & ( (!\cam1Percent|percentFilled [0] & !\cam1Percent|percentFilled [2]) ) ) # ( !\cam1Percent|percentFilled [3] & ( (!\cam1Percent|percentFilled [1] & (\cam1Percent|percentFilled [0] & 
// !\cam1Percent|percentFilled [2])) # (\cam1Percent|percentFilled [1] & (!\cam1Percent|percentFilled [0])) ) )

	.dataa(!\cam1Percent|percentFilled [1]),
	.datab(!\cam1Percent|percentFilled [0]),
	.datac(!\cam1Percent|percentFilled [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam1Percent|percentFilled [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\countUpCam1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \countUpCam1|WideOr2~0 .extended_lut = "off";
defparam \countUpCam1|WideOr2~0 .lut_mask = 64'h64646464C0C0C0C0;
defparam \countUpCam1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y12_N21
cyclonev_lcell_comb \countUpCam1|WideOr1~0 (
// Equation(s):
// \countUpCam1|WideOr1~0_combout  = ( \cam1Percent|percentFilled [2] & ( (!\cam1Percent|percentFilled [3] & ((!\cam1Percent|percentFilled [1]) # (!\cam1Percent|percentFilled [0]))) ) ) # ( !\cam1Percent|percentFilled [2] & ( (!\cam1Percent|percentFilled [1] 
// & ((\cam1Percent|percentFilled [3]) # (\cam1Percent|percentFilled [0]))) ) )

	.dataa(!\cam1Percent|percentFilled [1]),
	.datab(!\cam1Percent|percentFilled [0]),
	.datac(!\cam1Percent|percentFilled [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cam1Percent|percentFilled [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\countUpCam1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \countUpCam1|WideOr1~0 .extended_lut = "off";
defparam \countUpCam1|WideOr1~0 .lut_mask = 64'h2A2A2A2AE0E0E0E0;
defparam \countUpCam1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N15
cyclonev_lcell_comb \countUpCam1|WideOr0~0 (
// Equation(s):
// \countUpCam1|WideOr0~0_combout  = ( \cam1Percent|percentFilled [2] & ( \cam1Percent|percentFilled [0] & ( (!\cam1Percent|percentFilled [1] & !\cam1Percent|percentFilled [3]) ) ) ) # ( !\cam1Percent|percentFilled [2] & ( \cam1Percent|percentFilled [0] & ( 
// !\cam1Percent|percentFilled [1] $ (!\cam1Percent|percentFilled [3]) ) ) ) # ( \cam1Percent|percentFilled [2] & ( !\cam1Percent|percentFilled [0] & ( !\cam1Percent|percentFilled [3] ) ) ) # ( !\cam1Percent|percentFilled [2] & ( !\cam1Percent|percentFilled 
// [0] & ( (\cam1Percent|percentFilled [3]) # (\cam1Percent|percentFilled [1]) ) ) )

	.dataa(!\cam1Percent|percentFilled [1]),
	.datab(gnd),
	.datac(!\cam1Percent|percentFilled [3]),
	.datad(gnd),
	.datae(!\cam1Percent|percentFilled [2]),
	.dataf(!\cam1Percent|percentFilled [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\countUpCam1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \countUpCam1|WideOr0~0 .extended_lut = "off";
defparam \countUpCam1|WideOr0~0 .lut_mask = 64'h5F5FF0F05A5AA0A0;
defparam \countUpCam1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N7
cyclonev_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N1
cyclonev_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N7
cyclonev_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X0_Y2_N3
cyclonev_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LABCELL_X2_Y1_N24
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 64'h33333333FFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N12
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]~feeder (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N14
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N27
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 64'h0000000000FF00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N15
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 64'h4444444444444444;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N21
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 64'h77777777FFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N20
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N24
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 64'h1313131313131313;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N44
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N36
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 64'h00005F5F00005F5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N38
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N33
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 64'h0F000F000F000F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N0
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N35
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N30
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 64'h000F000F00FF00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N32
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N27
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N15
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N3
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 64'h0000000033333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N5
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N45
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N2
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N42
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 64'hAFFFAFFFFFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N41
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N18
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 64'h005F005F00FF00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N20
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N12
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 64'h1111111111111111;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N44
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N6
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\altera_internal_jtag~TMSUTAP ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N50
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N54
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N47
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N45
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 64'h00000F0FFFFFF0F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N26
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N24
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TMSUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 64'hFFFFFFFF44004400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N56
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N50
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N52
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N6
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N8
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N9
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N10
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N38
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N40
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y2_N34
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N21
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N22
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N36
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 64'h8800000000000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N30
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y2_N31
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N48
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 64'h0000200000000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N50
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N27
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N36
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y2_N24
cyclonev_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .extended_lut = "off";
defparam \~QIC_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QIC_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y2_N38
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~feeder_combout ),
	.asdata(\~QIC_CREATED_GND~I_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N12
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = 64'h0000000000150015;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N50
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N39
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N32
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N45
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N47
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~feeder_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N45
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\altera_internal_jtag~TMSUTAP ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 64'h0101111101011111;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N48
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .lut_mask = 64'h00000040FF00FF40;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N8
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N54
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3 .lut_mask = 64'h00010001000D000D;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N3
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~4 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~4 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~4 .lut_mask = 64'h0044004400000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N12
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N14
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N0
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N15
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N42
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N44
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N21
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N38
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N18
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N35
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N51
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N39
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~feeder (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N41
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N48
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N50
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~feeder_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N53
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [9]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N20
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [8]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~feeder_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [7]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N44
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y2_N2
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~feeder_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N12
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~5 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~5 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~5 .lut_mask = 64'h0F1D0F1D0F000F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N24
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~4_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 .lut_mask = 64'h03FF03FFFFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N9
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1 .lut_mask = 64'h00003305000033F5;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N41
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~feeder_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N57
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1 .lut_mask = 64'h000000000000AAAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N51
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .lut_mask = 64'h0020FFBF0000FF1F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N32
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y2_N40
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N30
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .lut_mask = 64'h5555555503000300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N57
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 64'h000F000F000F000F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N59
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y2_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N36
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y2_N38
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]~feeder_combout ),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N45
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 64'h33330F0F33330F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N58
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N3
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 64'h0000000000FF00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N48
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2 .lut_mask = 64'hCCCCFFFFCCCCFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N27
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~feeder (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y2_N42
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 64'h0000020000000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N44
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N27
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1 .lut_mask = 64'h0505050505FF05FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N28
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~DUPLICATE .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N33
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4 .lut_mask = 64'hDD77DD77DD77DD77;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N38
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N30
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~DUPLICATE_q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3 .lut_mask = 64'hD57FD57FD57FD57F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N47
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N29
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N39
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5 .lut_mask = 64'h8F0F8F0F7FFF7FFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N44
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N0
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~DUPLICATE_q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0 .lut_mask = 64'h9F3F3F3F3F3F3F3F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N24
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~feeder (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N9
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~DUPLICATE_q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 64'h0000000000000003;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N30
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 64'h0000333300003333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N57
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~DUPLICATE_q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1 .lut_mask = 64'hFFC0C0CC0000C0CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N36
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = 64'h0001000000000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N59
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y1_N56
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N4
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y1_N13
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N33
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 64'h0010001000000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N52
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N15
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3 .lut_mask = 64'hE4180084E4180084;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N18
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N45
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~DUPLICATE_q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .lut_mask = 64'hCC0C0F30000C0000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N23
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y1_N36
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .lut_mask = 64'h0AAF0AAFC080C080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y1_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N54
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .lut_mask = 64'h02130213CEDFCEDF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N51
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 64'h1313131313131313;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N55
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N57
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .lut_mask = 64'h02130213CEDFCEDF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N58
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N6
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .lut_mask = 64'h02130213CEDFCEDF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N9
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2 .lut_mask = 64'h02130213CEDFCEDF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y1_N10
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N57
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 64'h00DD00DD02DF02DF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N30
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3 .lut_mask = 64'h6060606060606060;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N39
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1 .lut_mask = 64'h0055005530753075;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N44
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N51
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5 .lut_mask = 64'h03000300FC00FC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N50
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N54
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2 .lut_mask = 64'h000070F00010F0E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N24
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N25
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N21
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4 .lut_mask = 64'hF0700000F0F00000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N27
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~feeder (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~feeder .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N28
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N45
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0 .lut_mask = 64'h5500550056005600;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N19
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N33
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0 .lut_mask = 64'h8101810181018101;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N42
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3 .lut_mask = 64'hC0FFC0FF00110011;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N48
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 64'h4C0F4C0F4C0F4C0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N0
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 64'h80B080B000300030;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N36
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2 .lut_mask = 64'h035703570F5F0F5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N12
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .lut_mask = 64'hAFFFAFFF00000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N9
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 64'h80A280A200220022;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N10
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N6
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .lut_mask = 64'h082A082A082A082A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y1_N15
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1 .lut_mask = 64'h0400040004CC04CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y1_N16
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N57
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .lut_mask = 64'hC0C0C0C000000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~0 .lut_mask = 64'h7777777777777777;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N35
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y2_N15
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(!\altera_internal_jtag~TMSUTAP ),
	.datad(!\altera_internal_jtag~TDIUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 64'h00030003FCFFFCFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N48
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(!\altera_internal_jtag~TMSUTAP ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 64'h000500053F2F3F2F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N0
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 64'h00200020AA20AA20;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N56
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .lut_mask = 64'h0000000002020202;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y6_N23
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N58
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N16
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N35
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y2_N13
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N32
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y6_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N58
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N19
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N55
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y2_N43
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N13
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N43
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N58
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N46
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[16] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N43
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [16]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[15] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N40
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [15]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[14] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [14]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[13] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N22
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N31
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [12]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N28
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [11]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N25
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N7
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N19
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N40
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N13
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N10
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N7
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N13
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N53
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N0
cyclonev_lcell_comb \cdiv|Add0~17 (
// Equation(s):
// \cdiv|Add0~17_sumout  = SUM(( \cdiv|divided_clocks [1] ) + ( \cdiv|divided_clocks [0] ) + ( !VCC ))
// \cdiv|Add0~18  = CARRY(( \cdiv|divided_clocks [1] ) + ( \cdiv|divided_clocks [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [0]),
	.datad(!\cdiv|divided_clocks [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~17_sumout ),
	.cout(\cdiv|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~17 .extended_lut = "off";
defparam \cdiv|Add0~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \cdiv|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N2
dffeas \cdiv|divided_clocks[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[1] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N3
cyclonev_lcell_comb \cdiv|Add0~13 (
// Equation(s):
// \cdiv|Add0~13_sumout  = SUM(( \cdiv|divided_clocks [2] ) + ( GND ) + ( \cdiv|Add0~18  ))
// \cdiv|Add0~14  = CARRY(( \cdiv|divided_clocks [2] ) + ( GND ) + ( \cdiv|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~13_sumout ),
	.cout(\cdiv|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~13 .extended_lut = "off";
defparam \cdiv|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N5
dffeas \cdiv|divided_clocks[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[2] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N6
cyclonev_lcell_comb \cdiv|Add0~9 (
// Equation(s):
// \cdiv|Add0~9_sumout  = SUM(( \cdiv|divided_clocks [3] ) + ( GND ) + ( \cdiv|Add0~14  ))
// \cdiv|Add0~10  = CARRY(( \cdiv|divided_clocks [3] ) + ( GND ) + ( \cdiv|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~9_sumout ),
	.cout(\cdiv|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~9 .extended_lut = "off";
defparam \cdiv|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N8
dffeas \cdiv|divided_clocks[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[3] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N9
cyclonev_lcell_comb \cdiv|Add0~5 (
// Equation(s):
// \cdiv|Add0~5_sumout  = SUM(( \cdiv|divided_clocks [4] ) + ( GND ) + ( \cdiv|Add0~10  ))
// \cdiv|Add0~6  = CARRY(( \cdiv|divided_clocks [4] ) + ( GND ) + ( \cdiv|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cdiv|divided_clocks [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~5_sumout ),
	.cout(\cdiv|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~5 .extended_lut = "off";
defparam \cdiv|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cdiv|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N11
dffeas \cdiv|divided_clocks[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\cdiv|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[4] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N12
cyclonev_lcell_comb \cdiv|Add0~1 (
// Equation(s):
// \cdiv|Add0~1_sumout  = SUM(( \cdiv|divided_clocks [5] ) + ( GND ) + ( \cdiv|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cdiv|divided_clocks [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cdiv|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cdiv|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cdiv|Add0~1 .extended_lut = "off";
defparam \cdiv|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cdiv|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N26
dffeas \cdiv|divided_clocks[5] (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\cdiv|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cdiv|divided_clocks [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cdiv|divided_clocks[5] .is_wysiwyg = "true";
defparam \cdiv|divided_clocks[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[16]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N11
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N34
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N35
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N50
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|run (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|run .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|run .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .lut_mask = 64'h0000000000330033;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N26
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|run (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|run .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|run .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|acq_trigger_in_reg[0]~feeder (
// Equation(s):
// \Flushing_Download_back_to_LP_SB_Active|acq_trigger_in_reg[0]~feeder_combout  = ( \camera1|ps~5_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera1|ps~5_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|acq_trigger_in_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|acq_trigger_in_reg[0]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|acq_trigger_in_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|acq_trigger_in_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N26
dffeas \Flushing_Download_back_to_LP_SB_Active|acq_trigger_in_reg[0] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|acq_trigger_in_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|acq_trigger_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|acq_trigger_in_reg[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|acq_trigger_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|acq_trigger_in_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N40
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.datad(gnd),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|acq_trigger_in_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .lut_mask = 64'hC4C4D5D58F8F8C8C;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N26
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .lut_mask = 64'h2727272727272727;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N13
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datad(gnd),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|run~q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 .lut_mask = 64'h0000404000004444;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N44
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49 .lut_mask = 64'h0000000000003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~13 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~49_sumout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~13 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~13 .lut_mask = 64'hBF0FBF0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N57
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1 .lut_mask = 64'h020A33FF020A33FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data .lut_mask = 64'h0505050505050505;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N20
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~13_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~53_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~53 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~14 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~53_sumout ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~14 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~14 .lut_mask = 64'h004F004F00FF00FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N22
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~14_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~57 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~57_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~57 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~15 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~15 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~15 .lut_mask = 64'h0000000073FF73FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~15_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~61 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~61_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~61 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~16 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~16 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~16 .lut_mask = 64'h0000000073FF73FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N34
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~16_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~65 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~65_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~65 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~65 .lut_mask = 64'h0000FFFF00003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~17 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~65_sumout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~17 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~17 .lut_mask = 64'h040F040F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N1
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~17_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~69 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~69_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~69 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~18 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~69_sumout ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~18 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~18 .lut_mask = 64'h004F004F00FF00FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~18_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~37_sumout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10 .lut_mask = 64'h040F040F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N16
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~10_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datad(gnd),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .lut_mask = 64'h8080000000000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7 .lut_mask = 64'h0000000073FF73FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N10
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8 .lut_mask = 64'h070F070F030F030F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N40
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~33_sumout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9 .lut_mask = 64'h070F070F030F030F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N31
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~9_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4 .lut_mask = 64'h070F070F030F030F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5 .lut_mask = 64'h007F007F003F003F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6 .lut_mask = 64'h070F070F030F030F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N7
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[14] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[14] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .lut_mask = 64'h070F070F030F030F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N25
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[15] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[15] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2 .lut_mask = 64'h007F007F003F003F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N28
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[16] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[16] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3 .lut_mask = 64'h070F070F030F030F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N55
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[17] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[17] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [16]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.datac(gnd),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [14]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .lut_mask = 64'h8800000000000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [15]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .lut_mask = 64'h0000004000000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N57
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~41_sumout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11 .lut_mask = 64'h070F070F030F030F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N58
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~11_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~45_sumout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12 .lut_mask = 64'h040F040F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y8_N13
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~12_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~1_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~49 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~49_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~49 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~49 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~53_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~53 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~57 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~57_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~57 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~61 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~61_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~61 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~65 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~65_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~65 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~45 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~45_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~45 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~11 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~45_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~11 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~11 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N41
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8]~11_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~10 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~10 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~10_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~9 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N10
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~9_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [8]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [8]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .lut_mask = 64'h0006060000606000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13 .lut_mask = 64'hFFFFFFFF00000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N32
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~13_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~49_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N35
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y6_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N14
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .lut_mask = 64'h0000124812480000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16 .lut_mask = 64'hFFFFFFFF00000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N56
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~14 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~14 .lut_mask = 64'hFFFFFFFF00000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N50
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~14_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~15 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~15 .lut_mask = 64'hFFFFFFFF00000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N53
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~15_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .lut_mask = 64'h0000142814280000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [12]),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13 .lut_mask = 64'h0000FF0000000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~5 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N17
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14]~5_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~3 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N47
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12]~3_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~4 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N14
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13]~4_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [14]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [14]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [13]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [12]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [12]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .lut_mask = 64'h0006060000606000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~8 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~8 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N8
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11]~8_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~7 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N29
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10]~7_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~6 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~6 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~6 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N26
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9]~6_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [10]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [11]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [10]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [9]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [11]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .lut_mask = 64'h0012004812004800;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15]~0_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N7
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16]~1_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9 .lut_mask = 64'h0000FFFF00000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[17]~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[17]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[17]~2 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[17]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[17]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y8_N1
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[17] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[17]~2_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[17] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [17]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [15]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [15]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [16]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [16]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .lut_mask = 64'h0014140000282800;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~4_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~5_combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .lut_mask = 64'h0000000000000001;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .lut_mask = 64'hBB3B3333BB3B3333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N13
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[16] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[16] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~49 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~49_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~49 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~49 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N22
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~49_sumout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~53 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~53_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~53 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N2
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~53_sumout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~57 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~57_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~57 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~61 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~61_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~61 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~61 .lut_mask = 64'h0000FFFF00005555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N32
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~65 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~65_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~65 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~65 .lut_mask = 64'h0000FFFF00003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N34
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~65_sumout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33 .lut_mask = 64'h0000FFFF00005555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N11
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 .lut_mask = 64'h0000FFFF00003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N43
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N46
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N50
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N13
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 .lut_mask = 64'h0000FFFF00005555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N40
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N40
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N7
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N19
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45_sumout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[16]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~65_sumout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~61_sumout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~53_sumout ),
	.datad(gnd),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~49_sumout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .lut_mask = 64'h0000000000000101;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45_sumout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 .lut_mask = 64'h0000000100000001;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .lut_mask = 64'h0000000000010001;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .lut_mask = 64'h0000000044C4CCCC;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .lut_mask = 64'h0000000044C4FFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~4_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5 .lut_mask = 64'h0000FFFF0001FFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~5_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .lut_mask = 64'h555F555F555F555F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N10
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N59
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .lut_mask = 64'hC6CC33CC33333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N58
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N34
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.datad(gnd),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .lut_mask = 64'h0000000000005F5F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .lut_mask = 64'h000044440000CCCC;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N46
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|~GND (
// Equation(s):
// \Flushing_Download_back_to_LP_SB_Active|~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|~GND .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|~GND .lut_mask = 64'h0000000000000000;
defparam \Flushing_Download_back_to_LP_SB_Active|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .lut_mask = 64'h0050005000F000F0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset .lut_mask = 64'hFBFFFBFFFBFFFBFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual .lut_mask = 64'hCCCCFFFFCCCCFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena .lut_mask = 64'h0000000000500050;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF00005555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N26
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF00003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N11
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N14
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [5]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .lut_mask = 64'h0020000000000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~1 .lut_mask = 64'h0000FFFF00000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N29
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N17
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N20
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y4_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [5]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .lut_mask = 64'h0000000000000004;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y3_N46
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N44
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N41
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~49_sumout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N1
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N43
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N26
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N5
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N14
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N50
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N7
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N19
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N8
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N29
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N10
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N1
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N11
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N56
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N29
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N14
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N35
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N57
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N58
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N40
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N46
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N17
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N7
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N25
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N19
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N25
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N20
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N28
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N23
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N28
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N23
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N26
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N32
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N46
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N26
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N13
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N28
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N35
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N34
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N29
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N34
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N14
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N7
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N32
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N17
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N16
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N10
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N40
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N35
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N46
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N20
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N38
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N13
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N40
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N22
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N14
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N41
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N43
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N50
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y2_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N43
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y2_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N44
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N25
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N46
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N11
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N47
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N59
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N2
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N31
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N16
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N50
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[16] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[16] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[16]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N55
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[16] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[16] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][17]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N17
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N19
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N40
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N26
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N22
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][18]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N28
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N13
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N7
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N55
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y2_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N55
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N58
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][20]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N5
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][20]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N8
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][21]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N43
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N1
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N17
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N19
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N16
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N59
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N5
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][23]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N22
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N7
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N22
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N22
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N1
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N17
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N10
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N43
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N26
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N17
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N46
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N32
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N29
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N2
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N8
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N55
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N57
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N58
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y6_N26
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y3_N57
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][28]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N59
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N59
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y7_N46
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N31
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N25
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y7_N25
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y2_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N56
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y2_N40
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][30]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y2_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[30]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N55
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[13] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[13] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N58
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N57
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][31]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[31]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N57
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N58
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N58
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[31]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][31]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[31] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[31]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N38
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[14] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[14] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[32]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][32]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[32]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[32]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N19
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N10
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[32] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[32]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][32]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [32]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[32] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[32]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [32]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[32]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[32]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N32
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[15] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[15] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y9_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][33] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][33] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[33]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][33]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[33]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[33]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][33]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][33]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][33]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N22
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][33] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][33]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][33] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][33] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N23
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[33] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[33]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][33]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [33]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[33] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y2_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[33]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [33]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[33]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[33]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N11
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[16] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[16] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][34]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][34]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][34]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N56
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][34] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][34] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[34]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][34]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[34]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[34]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N13
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][34] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][34]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][34] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][34] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y5_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[34] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[34]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][34]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [34]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[34] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [34]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .lut_mask = 64'h0F1F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y5_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[34] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [34]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[34] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load .lut_mask = 64'hFFFFFFFFFFBFFFBF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y2_N34
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[33] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[33]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [34]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [33]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[33] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N31
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[32] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[32]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [33]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [32]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[32] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N16
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[31]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [32]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[31] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N19
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[30]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [31]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[30] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N10
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [30]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N7
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [29]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N40
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [28]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [27]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N22
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [26]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N55
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [25]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [24]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [23]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N46
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [22]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N40
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [21]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N16
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [20]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N46
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [19]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N10
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [18]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N1
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [17]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N55
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [16]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y2_N25
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [15]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N40
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N34
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N13
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N28
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N19
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N19
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N46
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N55
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y2_N28
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N25
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~1 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~1 .lut_mask = 64'h0000000000003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~5 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~5 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~5 .lut_mask = 64'h0000000000005555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~81 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~81 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~81 .lut_mask = 64'h0000000000003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~97 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~97 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~97 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~117 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~117 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~117 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~65 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~65 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~65 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~41 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~41 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~45 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~45 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~45 .lut_mask = 64'h0000000000005555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~121 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~121 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~121 .lut_mask = 64'h0000000000003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~9 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~9 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~37 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~37 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~33 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~33 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~33 .lut_mask = 64'h0000000000005555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~77 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~77 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~73 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~73 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~73 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~69 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~69 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~69 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~61 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~61 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~57 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~57 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~57 .lut_mask = 64'h0000000000003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~125 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~125 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~125 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~113 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~113 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~113 .lut_mask = 64'h0000000000003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y4_N57
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~109 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~109 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~109 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~105 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~105 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~105 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~101 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~101 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~101 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N57
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~93 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~93 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~93 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~89 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~89 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~89 .lut_mask = 64'h0000000000005555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~85 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~85 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~85 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~29 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~29 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~25 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~25 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~25 .lut_mask = 64'h0000000000003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~21 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~21 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~17 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~17 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~13 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~13 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~13 .lut_mask = 64'h0000000000005555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~53 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~53 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~53 .lut_mask = 64'h0000000000000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~49 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~49 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~49 .lut_mask = 64'h0000000000005555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0 .lut_mask = 64'h0000000004040404;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1 .lut_mask = 64'h0004000400040004;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~4 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .lut_mask = 64'h8000000000000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .lut_mask = 64'hFFFF000000000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~2 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .lut_mask = 64'h8000000000000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N57
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~5 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .lut_mask = 64'h8000000000000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~3 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~DUPLICATE_q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .lut_mask = 64'h8000000000000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y3_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~1 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .lut_mask = 64'h8000000000000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~6 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .lut_mask = 64'h0000000000000001;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0 .lut_mask = 64'hFFDDFFD5FFFDFFF5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y3_N8
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N40
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N28
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N31
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N43
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N16
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N55
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N55
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N58
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y3_N38
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~DUPLICATE .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y3_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y3_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y3_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N10
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N8
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N58
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y4_N57
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y4_N59
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~DUPLICATE .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N56
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N46
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N43
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N23
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N31
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N19
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N34
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N40
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N16
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N13
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N1
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N28
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y4_N25
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y6_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~DUPLICATE_q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .lut_mask = 64'h00440C0C33773F3F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N47
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .lut_mask = 64'h0000002A002A002A;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_load_on~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .lut_mask = 64'h0000000004440444;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~3_combout ),
	.datac(gnd),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~6_combout ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .lut_mask = 64'h8888888888008800;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N19
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N5
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .lut_mask = 64'h000000007F3F7F3F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~16 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .lut_mask = 64'h00000000FFFFFBF3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N19
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~15 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .lut_mask = 64'h00000000FFFFFFB3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N22
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~14 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .lut_mask = 64'h00000000FFFFFDDD;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N34
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~13 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .lut_mask = 64'h00000000FFFFFDDD;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~12 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .lut_mask = 64'h00000000FFFFFDDD;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N31
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~11 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .lut_mask = 64'h00000000FFFFFBBB;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N1
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~10 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .lut_mask = 64'h00000000FFFFFBBB;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~9 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .lut_mask = 64'h00000000FFFFFF8F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N10
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~8 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .lut_mask = 64'h00000000FFFFFDDD;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N40
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~7 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .lut_mask = 64'h00000000FFFFFFB3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N40
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~6 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .lut_mask = 64'h00000000FFFFFBF3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N57
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~5 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .lut_mask = 64'h00000000FFFFFFB3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N58
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N28
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .lut_mask = 64'h00000000FFFFFBF3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N55
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~2 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N46
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~1 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .lut_mask = 64'h4474447444774477;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N44
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datac(gnd),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .lut_mask = 64'h4444444444774477;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y5_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0]~DUPLICATE .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y1_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1 .lut_mask = 64'hFCFCFFFFAAAAAAAA;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .lut_mask = 64'h010101007E7E7E00;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N41
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 .lut_mask = 64'hF050F0F0C040C0C0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N38
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y4_N20
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0 .lut_mask = 64'h00FA00FAFA00FA00;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N19
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3 .lut_mask = 64'h00EE00EE0EE00EE0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N59
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1 .lut_mask = 64'h0EEE0EEE0E0E0E0E;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 .lut_mask = 64'hF5C4F5C455445544;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|~VCC (
// Equation(s):
// \Flushing_Download_back_to_LP_SB_Active|~VCC~combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|~VCC~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|~VCC .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|~VCC .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|~VCC .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|~VCC~combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|~VCC~combout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|~VCC~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .lut_mask = 64'h207025752A7A2F7F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|~VCC~combout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .lut_mask = 64'h447744770303CFCF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|~VCC~combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|~VCC~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .lut_mask = 64'h110511AFBB05BBAF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|~VCC~combout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .lut_mask = 64'h02A252F207A757F7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|~VCC~combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .lut_mask = 64'h0033FF330F550F55;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y4_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|~VCC~combout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .lut_mask = 64'h0426042615371537;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5 .lut_mask = 64'h003300334C7F4C7F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N31
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .lut_mask = 64'h0246024613571357;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N34
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .lut_mask = 64'h0246024613571357;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N25
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|~VCC~combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|~VCC~combout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|~VCC~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .lut_mask = 64'h000F5353F0FF5353;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N57
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|~VCC~combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y3_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~1_combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .lut_mask = 64'h0145014523672367;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y3_N29
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w[3] (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [16]),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w[3] .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w[3] .lut_mask = 64'h0000000000080008;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N33
cyclonev_lcell_comb \camera2|ps.reaches50~0_wirecell (
// Equation(s):
// \camera2|ps.reaches50~0_wirecell_combout  = ( !\camera2|ps.reaches50~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera2|ps.reaches50~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|ps.reaches50~0_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|ps.reaches50~0_wirecell .extended_lut = "off";
defparam \camera2|ps.reaches50~0_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \camera2|ps.reaches50~0_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[0]~feeder (
// Equation(s):
// \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[0]~feeder_combout  = ( \camera2|ps.reaches50~0_wirecell_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera2|ps.reaches50~0_wirecell_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[0]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y9_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[0] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N22
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y8_N58
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N57
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N59
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y7_N41
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datac(gnd),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .lut_mask = 64'hFFFFFFFFBBFFBBFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 64'h0000000000003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .lut_mask = 64'h0000000000500050;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N22
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .lut_mask = 64'h0000000000880088;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~1 .lut_mask = 64'h0000FFFF00000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N19
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N17
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .lut_mask = 64'h00A000A000000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .lut_mask = 64'hFDFFFDFFFFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N50
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N8
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF00003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N14
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N17
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N20
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N23
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF00005555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N26
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N35
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .lut_mask = 64'h0000FFFF00005555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N38
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N41
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N44
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita11~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N47
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_a_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_b_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w[3] (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [16]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w[3] .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w[3] .lut_mask = 64'h0000003000000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_a_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_b_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita12~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N11
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[13] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y3_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w[3] (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w[3] .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w[3] .lut_mask = 64'h0000000000040004;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_a_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_b_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita13~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y4_N28
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[14] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N31
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w[3] (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w[3] .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w[3] .lut_mask = 64'h0000000008080000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a100~portbdataout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a90~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a110~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a80~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .lut_mask = 64'h0303505FF3F3505F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita14~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15~sumout ),
	.cout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15~COUT ),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N32
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[15] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X6_Y4_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita16 (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita15~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita16~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita16 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita16 .lut_mask = 64'h0000FFFF00003333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y4_N29
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita16~sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[16] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N55
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w[3] (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [16]),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w[3] .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w[3] .lut_mask = 64'h0000000000010001;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y7_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_a_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_b_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w[3] (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [16]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w[3] .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w[3] .lut_mask = 64'h0000000002000200;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_b_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w[3] (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w[3] .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w[3] .lut_mask = 64'h0000000001000100;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_a_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_b_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w[3] (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [16]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w[3] .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w[3] .lut_mask = 64'h0000000000020002;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y8_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_a_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_b_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X8_Y4_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a150~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a130~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a140~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y6_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[2]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y6_N31
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w[3] (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w[3] .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w[3] .lut_mask = 64'h0800080000000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y14_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w[3] (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w[3] .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w[3] .lut_mask = 64'h0400040000000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w[3] (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w[3] .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w[3] .lut_mask = 64'h0004000400000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w[3] (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [16]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w[3] .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w[3] .lut_mask = 64'h0000000008080000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X11_Y13_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w[3] (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [16]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w[3] .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w[3] .lut_mask = 64'h0000000004000400;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_a_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_b_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N57
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w[3] (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [16]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w[3] .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w[3] .lut_mask = 64'h0000000000000202;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_a_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_b_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w[3] (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [16]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w[3] .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w[3] .lut_mask = 64'h0000000010001000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_b_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w[3] (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [14]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [13]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [16]),
	.datad(gnd),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [15]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w[3] .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w[3] .lut_mask = 64'h0000000000008080;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X9_Y12_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50~portbdataout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a70~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a60~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .lut_mask = 64'h00530F53F053FF53;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y11_N12
cyclonev_lcell_comb \camera2|ps.signalToDownload~0_wirecell (
// Equation(s):
// \camera2|ps.signalToDownload~0_wirecell_combout  = ( !\camera2|ps.signalToDownload~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera2|ps.signalToDownload~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|ps.signalToDownload~0_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|ps.signalToDownload~0_wirecell .extended_lut = "off";
defparam \camera2|ps.signalToDownload~0_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \camera2|ps.signalToDownload~0_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N53
dffeas \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[1] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\camera2|ps.signalToDownload~0_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N43
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N29
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N47
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_a_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_b_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_a_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_b_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_a_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_b_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a91~portbdataout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a131~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .lut_mask = 64'h0505303FF5F5303F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_a_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_b_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_a_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_b_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_a_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_b_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a111~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a71~portbdataout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a151~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .lut_mask = 64'h05220577AF22AF77;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_a_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_b_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_a_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_b_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_b_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a141~portbdataout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a101~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a61~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .lut_mask = 64'h012389AB4567CDEF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_b_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y22_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a81~portbdataout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a121~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .lut_mask = 64'h474700334747CCFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~6_combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~8_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~7_combout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 .lut_mask = 64'h000F5353F0FF5353;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N0
cyclonev_lcell_comb \camera2|ps.reaches90~0_wirecell (
// Equation(s):
// \camera2|ps.reaches90~0_wirecell_combout  = !\camera2|ps.reaches90~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera2|ps.reaches90~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\camera2|ps.reaches90~0_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \camera2|ps.reaches90~0_wirecell .extended_lut = "off";
defparam \camera2|ps.reaches90~0_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \camera2|ps.reaches90~0_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N28
dffeas \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[2] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\camera2|ps.reaches90~0_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N13
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N17
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N53
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_a_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_b_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_a_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_b_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_a_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_b_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a62~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52~portbdataout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a72~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 .lut_mask = 64'h05AF222205AF7777;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_b_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_a_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_b_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y2_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_a_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_b_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_a_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_b_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y6_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a122~portbdataout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a132~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a152~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a142~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 .lut_mask = 64'h5300530F53F053FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_a_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_b_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y3_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_a_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_b_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_a_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_b_first_bit_number = 2;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a112~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a82~portbdataout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a92~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a102~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~11_combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~10_combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~13_combout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 .lut_mask = 64'h0C440C773F443F77;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[3]~feeder (
// Equation(s):
// \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[3]~feeder_combout  = \camera1|ps.active~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera1|ps.active~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[3]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N19
dffeas \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[3] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N44
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N23
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N47
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N26
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y10_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y9_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y13_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_b_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X6_Y9_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3~portbdataout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a83~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a123~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_a_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_b_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_a_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_b_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_a_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_b_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a143~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a103~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a63~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_a_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_b_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_a_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_b_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_a_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_b_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a73~portbdataout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a153~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a113~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 .lut_mask = 64'h2700275527AA27FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_a_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_b_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_a_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_b_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_a_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_b_first_bit_number = 3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y11_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13~portbdataout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a133~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a93~portbdataout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 .lut_mask = 64'h550F0033550FFF33;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~15_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~17_combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~18_combout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 .lut_mask = 64'h220A225F770A775F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N14
dffeas \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[4] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\camera1|ps~5_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N29
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N16
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N50
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_a_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_b_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_a_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_b_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_a_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_b_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a94~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a114~portbdataout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a104~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a84~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 .lut_mask = 64'h0055AAFF27272727;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_a_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_b_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_a_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_b_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_a_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_b_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a64~portbdataout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a74~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 .lut_mask = 64'h024613578ACE9BDF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_a_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_b_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_a_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_b_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_b_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_a_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_b_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a154~portbdataout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a134~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a124~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a144~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 .lut_mask = 64'h014589CD2367ABEF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_first_bit_number = 4;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4~portbdataout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y2_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~22_combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~21_combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~23_combout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~20_combout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 .lut_mask = 64'h0303CFCF44774477;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N58
dffeas \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[5] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\camera1|ps.lowPower~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N7
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N56
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N11
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N57
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N59
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_a_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_b_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_a_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_b_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y1_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_a_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_b_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a105~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a145~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a65~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27 .lut_mask = 64'h02A207A752F257F7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_b_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5~portbdataout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a125~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a85~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 .lut_mask = 64'h505003F35F5F03F3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_a_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_b_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_a_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_b_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_a_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_b_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a95~portbdataout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a135~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26 .lut_mask = 64'h05052277AFAF2277;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y1_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_a_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_b_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_a_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_b_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_a_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_b_first_bit_number = 5;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a155~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a75~portbdataout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a115~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~27_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~25_combout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~26_combout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N1
dffeas \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[6] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\camera1|ps.standBy~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y10_N20
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N35
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N32
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_a_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_b_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_a_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_b_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y8_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_a_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_b_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a76~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a66~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_a_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_b_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_a_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_b_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_a_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_b_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a96~portbdataout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a116~portbdataout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a106~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a86~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32 .lut_mask = 64'h111103CFDDDD03CF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_a_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_b_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_a_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_b_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_b_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y7_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_a_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_b_first_bit_number = 6;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a146~portbdataout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a156~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a126~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a136~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33 .lut_mask = 64'h0503F50305F3F5F3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~30_combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~31_combout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~32_combout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[7]~feeder (
// Equation(s):
// \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[7]~feeder_combout  = ( \camera2|ps.reaches50~0_wirecell_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\camera2|ps.reaches50~0_wirecell_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[7]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N20
dffeas \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[7] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N10
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N1
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y12_N28
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N44
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_b_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a87~portbdataout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a127~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35 .lut_mask = 64'h0505303FF5F5303F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_a_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_b_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_a_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_b_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_a_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_b_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a107~portbdataout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a67~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a147~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37 .lut_mask = 64'h0434C4F40737C7F7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_a_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_b_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_a_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_b_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_a_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_b_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a77~portbdataout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37~portbdataout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a117~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a157~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38 .lut_mask = 64'h0C3F44440C3F7777;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_a_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_b_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y2_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_a_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_b_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_a_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_b_first_bit_number = 7;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a97~portbdataout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a137~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36 .lut_mask = 64'h0530F530053FF53F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y2_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~35_combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~37_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~38_combout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39 .lut_mask = 64'h5353000F5353F0FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[8]~feeder (
// Equation(s):
// \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[8]~feeder_combout  = \camera2|ps.signalToDownload~0_wirecell_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera2|ps.signalToDownload~0_wirecell_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[8]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N10
dffeas \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[8] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N8
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N2
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N5
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N55
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_a_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_b_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_a_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_b_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_a_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_b_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_a_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_b_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a58~portbdataout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a68~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a78~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41 .lut_mask = 64'h04268CAE15379DBF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_a_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_b_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y1_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_a_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_b_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_a_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_b_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_a_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_b_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X6_Y5_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a138~portbdataout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a158~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a148~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a128~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43 .lut_mask = 64'h050305F3F503F5F3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X5_Y11_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18~portbdataout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_a_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_b_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_a_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_b_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_a_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_b_first_bit_number = 8;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a108~portbdataout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a88~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a118~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a98~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42 .lut_mask = 64'h3500350F35F035FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X9_Y6_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~41_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~43_combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~40_combout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44 .lut_mask = 64'h11BB050511BBAFAF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[9]~feeder (
// Equation(s):
// \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[9]~feeder_combout  = \camera2|ps.reaches90~0_wirecell_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\camera2|ps.reaches90~0_wirecell_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[9]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N25
dffeas \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[9] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N43
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|acq_data_in_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N20
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N22
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y11_N46
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode497w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode627w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_a_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_b_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode587w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_a_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_b_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode537w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_a_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_b_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~2 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29~portbdataout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a149~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a109~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a69~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~2 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~2 .lut_mask = 64'h505003F35F5F03F3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode617w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_a_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_b_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode527w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_a_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_b_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode577w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_a_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_b_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode487w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~1 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a139~portbdataout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a59~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a99~portbdataout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~1 .lut_mask = 64'h00330F55FF330F55;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode470w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode517w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_a_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_b_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode607w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_a_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_b_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode566w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N57
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49~portbdataout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a129~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a89~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~0 .lut_mask = 64'h207025752A7A2F7F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode507w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode597w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_a_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_b_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode637w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_a_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_b_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 (
	.portawe(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\cdiv|divided_clocks [5]),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|decode2|w_anode547w [3]),
	.ena1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q }),
	.portaaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [12],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [10],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [8],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [12],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [11],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [10],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [9],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [8],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [7],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .clk1_input_clock_enable = "ena1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .logical_ram_name = "sld_signaltap:Flushing_Download_back_to_LP_SB_Active|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k784:auto_generated|ALTSYNCRAM";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .operation_mode = "dual_port";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_a_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_a_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_b_first_bit_number = 9;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 131072;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_b_logical_ram_width = 10;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X46_Y18_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~3 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39~portbdataout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a119~portbdataout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [3]),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [2]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a159~portbdataout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a79~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~3 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~3 .lut_mask = 64'h5300530F53F053FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y7_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~4 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~2_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~1_combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|address_reg_b [1]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~0_combout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~4 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~4 .lut_mask = 64'h0522AF220577AF77;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|mux3|l4_w9_n0_mux_dataout~4_combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45 .lut_mask = 64'h0F0F0F0FFFFFFF7F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y3_N55
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~45_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y3_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load .lut_mask = 64'hFFFFFFFFFFBFFFBF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [9]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N1
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~39_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [8]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N7
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~34_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [7]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y2_N13
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~29_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [6]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N31
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~24_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N1
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~19_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~14_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N7
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~9_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N13
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[34]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[34]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[34]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr .lut_mask = 64'hFCFCFCFCFFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N50
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[34] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[34]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[16]~q ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [34]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[34] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[33]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[33]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[33]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[33] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[33]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[15]~q ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [33]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[33] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[32]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [33]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[32]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[32]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N31
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[32] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[32]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[14]~q ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [32]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[32] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[31]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [32]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[31]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[31]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N25
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[31] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[31]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[13]~q ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[31] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [31]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N34
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[12]~q ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N50
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[11]~q ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y2_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y2_N28
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[10]~q ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N40
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[9]~q ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y2_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y2_N40
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[8]~q ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X8_Y3_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X8_Y3_N1
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[7]~q ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y2_N55
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N25
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N22
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [21]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N16
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N34
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y3_N32
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[16]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N7
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[16] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[16] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N29
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [16]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N1
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[15] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~45_sumout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[15] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N25
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [15]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N35
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~29_sumout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [14]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N17
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N55
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [13]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N13
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [12]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N46
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N50
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [11]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N43
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N22
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [10]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N41
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N19
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [9]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N16
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [8]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N22
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N14
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [7]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N19
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N10
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N28
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~33_sumout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N1
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N25
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~65_sumout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N10
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N59
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~61_sumout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N55
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] (
	.clk(\cdiv|divided_clocks [5]),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N34
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~53_sumout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N46
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y2_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y9_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~49_sumout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y2_N28
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y3_N39
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datad(gnd),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .lut_mask = 64'h0202FFFF0000FFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y9_N47
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig (
	.clk(\cdiv|divided_clocks [5]),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N41
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.clrn(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .lut_mask = 64'h000C000C333F333F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y3_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0]~DUPLICATE_q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .lut_mask = 64'h000000FF004700FF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .lut_mask = 64'h5AAA55555AAAAAAA;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N57
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0 .lut_mask = 64'h0044000000440000;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y5_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1 .lut_mask = 64'hFFFFFFFFFF775F57;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N1
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(gnd),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N13
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(gnd),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N16
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(gnd),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N55
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(vcc),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N40
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(vcc),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N37
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(vcc),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N22
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(gnd),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .lut_mask = 64'h5F33A0CCA0CC5F33;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N34
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(gnd),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N19
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(gnd),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N27
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N28
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(gnd),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N25
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(gnd),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y5_N32
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(vcc),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .lut_mask = 64'h53F3AC0CAC0C53F3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout ),
	.sload(vcc),
	.ena(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N24
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N57
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N15
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N12
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N54
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N9
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N0
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N3
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N18
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N21
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder .lut_mask = 64'h5555555555555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N48
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N51
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\altera_internal_jtag~TDIUTAP ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .lut_mask = 64'h0F0B0F0B0F0B0F0B;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N42
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 .lut_mask = 64'h00000000040C040C;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y4_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(gnd),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X3_Y5_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [15]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .lut_mask = 64'h5544554455555555;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N46
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N45
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1 .lut_mask = 64'h00000000FFBBFFBB;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y5_N46
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N30
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|cdr~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|cdr~0 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|cdr~0 .lut_mask = 64'h000000000F000F00;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|cdr~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X3_Y5_N43
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N52
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N49
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N22
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N19
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N4
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N1
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N10
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N55
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N13
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N16
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N58
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X3_Y5_N25
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout ),
	.asdata(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N50
dffeas \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .is_wysiwyg = "true";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X4_Y5_N33
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.datac(gnd),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .lut_mask = 64'h0011001100DD00DD;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y5_N6
cyclonev_lcell_comb \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 (
	.dataa(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.datab(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q ),
	.datad(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.datae(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .extended_lut = "off";
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .lut_mask = 64'h0353F3F35353F3F3;
defparam \Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N24
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datae(gnd),
	.dataf(!\Flushing_Download_back_to_LP_SB_Active|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 64'h003300330F330F33;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N0
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\altera_internal_jtag~TDIUTAP ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 64'h00000000AAAAAAAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y1_N18
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0 (
	.dataa(gnd),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N1
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N9
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N10
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N6
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 64'h2222222222222222;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N7
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N3
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y2_N4
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N54
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 64'h0200020002000200;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N6
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q ),
	.datab(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datac(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [10]),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datag(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .extended_lut = "on";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 64'h2A000A00FFFFFFFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N15
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y2_N17
dffeas \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.d(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .is_wysiwyg = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X1_Y2_N21
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y11_N3
cyclonev_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|~GND .extended_lut = "off";
defparam \auto_hub|~GND .lut_mask = 64'h0000000000000000;
defparam \auto_hub|~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y2_N18
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X4_Y2_N3
cyclonev_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .extended_lut = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 64'hFF00FF00FF00FF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y27_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
