INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_logicgate/logicgate/logicgate.srcs/sources_1/new/logicgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logicgate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_logicgate/logicgate/logicgate.srcs/sim_1/new/logicgate_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logicgate_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_logicgate/logicgate/logicgate.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
