<module name="VPAC0_COMMON_0_IVPAC_TOP_0_CFG_SLV_PAR_VPAC_VISS0_S_VBUSP_VISS_FCP_EE_VBUSP_FLEXEE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_EE_CFG_0" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_EE_CFG_0" offset="0x0" width="32" description="The Control Register controls the input width and height of the module. ">
		<bitfield id="HEIGHT" width="13" begin="28" end="16" resetval="0x0" description="Height of the input image" range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="WIDTH" width="13" begin="12" end="0" resetval="0x0" description="Width of the input image" range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_EE_CFG_1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_EE_CFG_1" offset="0x4" width="32" description="The CEE route config Register controls the routing of trafic through and around the EE. ">
		<bitfield id="YUV12_CL_ALIGN" width="1" begin="28" end="28" resetval="0x0" description="Enables the alignment of the Chroma and Luma for the yuv12 stream. The aligner can align the Chroma and Luma +-19 pixel clocks.  1: Enable alignment.  0: Pass Chroma and Luma as they arrive." range="28" rwaccess="R/W"/> 
		<bitfield id="YUV8_CL_ALIGN" width="1" begin="24" end="24" resetval="0x0" description="Enables the alignment of the Chroma and Luma for the yuv8 stream. The aligner can align the Chroma and Luma +-19 pixel clocks.  1: Enable alignment.  0: Pass Chroma and Luma as they arrive." range="24" rwaccess="R/W"/> 
		<bitfield id="EE_FE_MUX_SEL" width="1" begin="22" end="22" resetval="0x0" description="Selects which data stream to pass through the EE block.  0: Selects the yuv12 stream.  1: selects the yuv8 stream." range="22" rwaccess="R/W"/> 
		<bitfield id="SHIFTLEFT_NUM" width="2" begin="19" end="18" resetval="0x0" description="Sects the amount to shift left the incoming pixel to the EE block.  0: No Shift.  1: Shift by 2.  2: Shift by 4.  3: Reserved for future expansion." range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="SHIFTRIGHT_NUM" width="2" begin="17" end="16" resetval="0x0" description="Sects the amount to shift right the outgoing pixel from the EE block.  0: No Shift.  1: Shift by 2.  2: Shift by 4.  3: Reserved for future expansion." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="LLSE12_MUX_SEL" width="1" begin="12" end="12" resetval="0x0" description="Selects Luma stream for the yuv12 output.  0: Bypass EE block.  1: Use EE Luma Output." range="12" rwaccess="R/W"/> 
		<bitfield id="CLSE12_MUX_SEL" width="1" begin="8" end="8" resetval="0x0" description="Selects Chroma stream for the yuv12 output.  0: Bypass EE block.  1: Use EE Chroma Output." range="8" rwaccess="R/W"/> 
		<bitfield id="LLSE8_MUX_SEL" width="1" begin="4" end="4" resetval="0x0" description="Selects Luma stream for the yuv8 output.  0: Bypass EE block.  1: Use EE Luma Output." range="4" rwaccess="R/W"/> 
		<bitfield id="CLSE8_MUX_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects Chroma stream for the yuv8 output.  0: Bypass EE block.  1: Use EE Chroma Output." range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_EE_ENABLE" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_EE_ENABLE" offset="0x8" width="32" description="The EE Enable register control the internal bypass of the EE block.">
		<bitfield id="YEE_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="The EE Enable register control the internal bypass of the EE block." range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_SHIFT" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_SHIFT" offset="0xC" width="32" description="The YEE Shift register controls the down shift length of high pass filter (HPF) in edge enhancer">
		<bitfield id="YEE_SHIFT" width="6" begin="5" end="0" resetval="0x0" description="The down shift length of high pass filter (HPF) in edge enhancer takes the output of the 5x5 HPF and shifts it by the selected amount. Only values 0-31 are valid." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_COEF_R0_C0" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_COEF_R0_C0" offset="0x10" width="32" description="The YEE Coefficient Row 0 Column 0 defines the Multiplier coefficient in HPF">
		<bitfield id="YEE_COEF_R0_C0" width="10" begin="9" end="0" resetval="0x0" description="The Multiplier coefficient for the given row/col is used in the HPF and can range from -512 to 511." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_COEF_R0_C1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_COEF_R0_C1" offset="0x14" width="32" description="The YEE Coefficient Row 0 Column 1 defines the Multiplier coefficient in HPF">
		<bitfield id="YEE_COEF_R0_C1" width="10" begin="9" end="0" resetval="0x0" description="The Multiplier coefficient for the given row/col is used in the HPF and can range from -512 to 511." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_COEF_R0_C2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_COEF_R0_C2" offset="0x18" width="32" description="The YEE Coefficient Row 0 Column 2 defines the Multiplier coefficient in HPF">
		<bitfield id="YEE_COEF_R0_C2" width="10" begin="9" end="0" resetval="0x0" description="The Multiplier coefficient for the given row/col is used in the HPF and can range from -512 to 511." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_COEF_R1_C0" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_COEF_R1_C0" offset="0x20" width="32" description="The YEE Coefficient Row 1 Column 0 defines the Multiplier coefficient in HPF">
		<bitfield id="YEE_COEF_R1_C0" width="10" begin="9" end="0" resetval="0x0" description="The Multiplier coefficient for the given row/col is used in the HPF and can range from -512 to 511." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_COEF_R1_C1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_COEF_R1_C1" offset="0x24" width="32" description="The YEE Coefficient Row 1 Column 1 defines the Multiplier coefficient in HPF">
		<bitfield id="YEE_COEF_R1_C1" width="10" begin="9" end="0" resetval="0x0" description="The Multiplier coefficient for the given row/col is used in the HPF and can range from -512 to 511." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_COEF_R1_C2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_COEF_R1_C2" offset="0x28" width="32" description="The YEE Coefficient Row 1 Column 2 defines the Multiplier coefficient in HPF">
		<bitfield id="YEE_COEF_R1_C2" width="10" begin="9" end="0" resetval="0x0" description="The Multiplier coefficient for the given row/col is used in the HPF and can range from -512 to 511." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_COEF_R2_C0" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_COEF_R2_C0" offset="0x30" width="32" description="The YEE Coefficient Row 2 Column 0 defines the Multiplier coefficient in HPF">
		<bitfield id="YEE_COEF_R2_C0" width="10" begin="9" end="0" resetval="0x0" description="The Multiplier coefficient for the given row/col is used in the HPF and can range from -512 to 511." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_COEF_R2_C1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_COEF_R2_C1" offset="0x34" width="32" description="The YEE Coefficient Row 2 Column 1 defines the Multiplier coefficient in HPF">
		<bitfield id="YEE_COEF_R2_C1" width="10" begin="9" end="0" resetval="0x0" description="The Multiplier coefficient for the given row/col is used in the HPF and can range from -512 to 511." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_COEF_R2_C2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_COEF_R2_C2" offset="0x38" width="32" description="The YEE Coefficient Row 2 Column 2 defines the Multiplier coefficient in HPF">
		<bitfield id="YEE_COEF_R2_C2" width="10" begin="9" end="0" resetval="0x0" description="The Multiplier coefficient for the given row/col is used in the HPF and can range from -512 to 511." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_E_THR" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_E_THR" offset="0x40" width="32" description="The Edge Enhancer lower threshold before referring to LUT.">
		<bitfield id="YEE_E_THR" width="10" begin="9" end="0" resetval="0x0" description="The yee_e_thr is the Shrink Threshold before the LUT, scaled by 16x." range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_MERGESEL" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YEE_MERGESEL" offset="0x44" width="32" description="The Merge selects the output that is added to the target pixel.">
		<bitfield id="YEE_MERGESEL" width="1" begin="0" end="0" resetval="0x0" description="The yee_mergesel selects either the sum of the LUT and edge sharpener output of the max of the absolute values from both.  0: selects the SUM.  1: elects the absolute value max." range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YES_E_HAL" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YES_E_HAL" offset="0x48" width="32" description="The Halo selects Halo reduction mode.">
		<bitfield id="YES_E_HAL" width="1" begin="0" end="0" resetval="0x0" description="The yes_e_hal selects whether the 3x3 gradients is used to clip the target pixel.  0: Halo reduction off.  1: Halo reduction on." range="0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YES_G_GAIN" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YES_G_GAIN" offset="0x4C" width="32" description="The Edge sharpener, gain value on gradient">
		<bitfield id="YES_G_GAIN" width="8" begin="7" end="0" resetval="0x0" description="Sets the Gradient Gain value" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YES_E_GAIN" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YES_E_GAIN" offset="0x50" width="32" description="The Edge sharpener gain">
		<bitfield id="YES_E_GAIN" width="12" begin="11" end="0" resetval="0x0" description="Sets the Edge sharpener Band-pass filter gain" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YES_E_THR1" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YES_E_THR1" offset="0x54" width="32" description="The Edge sharpener HPF value lower limit">
		<bitfield id="YES_E_THR1" width="16" begin="15" end="0" resetval="0x0" description="Sets the Edge sharpener HPF value lower limit shrink threshold" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YES_E_THR2" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YES_E_THR2" offset="0x58" width="32" description="The Edge sharpener HPF value upper limit (after 6 bit right shift)">
		<bitfield id="YES_E_THR2" width="10" begin="9" end="0" resetval="0x0" description="Sets the Edge sharpener HPF value upper limit (after 6 bit right shift) clip threshold" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YES_G_OFT" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_YES_G_OFT" offset="0x5C" width="32" description="The Edge sharpener, offset value on gradient">
		<bitfield id="YES_G_OFT" width="10" begin="9" end="0" resetval="0x0" description="Sets the Edge sharpener offset value on gradient" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_INT_STATUS" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_INT_STATUS" offset="0x100" width="32" description="Status/clear register for flexee interrupts">
		<bitfield id="EE_HZ_ALIGN8" width="1" begin="3" end="3" resetval="0x0" description="status/clear for EE horizontal aligner yuv8 overflow error indicates that the luma and chroma line starts were not within hardware synchronization limits. Write 1 to clear, write 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="EE_HZ_ALIGN12" width="1" begin="2" end="2" resetval="0x0" description="status/clear for EE horizontal aligner yuv12 overflow error indicates that the luma and chroma line starts were not within hardware synchronization limits. Write 1 to clear, write 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="EE_PIX_ERR" width="1" begin="1" end="1" resetval="0x0" description="status/clear for error on line array, set when software accesses EE pixel array during active frame causing potential frame corruption. Write 1 to clear, write 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="EELUT_CFG_ERR" width="1" begin="0" end="0" resetval="0x0" description="status/clear for error on EE LUT cfg, set when software accesses EE LUT during active frame causing potential frame corruption. Write 1 to clear, write 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_LINE_SEL" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_LINE_SEL" offset="0x1008" width="32" description="Selector for which line memory is read or written">
		<bitfield id="LINE_SELECTOR" width="3" begin="2" end="0" resetval="0x0" description="Selects which line is read or written from the line memory array.  The current line is updated at Start-Of-Line, so if the memory is read during a line that is being written, the data for the current_line will contain the new data for this current_line as well as old data from current_line - 5 that has not been overridden yet. If the current_line is the first few lines of a frame, the other lines will be from the end of the previous frame.   '0' = current line written,  '1' = current line - 1,  2 = current line - 2,  3 = current line - 3,  4 = current side band line.  5 = current side band line - 1." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_EELUT_RAM" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_EELUT_RAM" offset="0x2000" width="32" description="The host will program the EE LUT RAM so that the pixels are translated from 14 bit to 12 bit using LUT entries.">
		<bitfield id="EELUT_ENTRY_HI" width="13" begin="28" end="16" resetval="0x0" description="The lower EE LUT entry n+1." range="28 - 16" rwaccess="R/W"/> 
		<bitfield id="EELUT_ENTRY_LO" width="13" begin="12" end="0" resetval="0x0" description="The lower EE LUT entry n+0." range="12 - 0" rwaccess="R/W"/>
	</register>
	<register id="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_PIXEL_RAM" acronym="IVPAC_TOP_0__CFG_SLV__PAR_VPAC_VISS0__S_VBUSP__VISS_FCP__EE_VBUSP__FLEXEE_REGS_PIXEL_RAM" offset="0x4000" width="32" description="The pixel RAM contains the array of 12 bit pixels stored and used by the CFA logic. Pixels are 16 bit aligned. Pixels can only be written two at a time.">
		<bitfield id="PIXEL_HI" width="12" begin="27" end="16" resetval="0x0" description="The 12 bit pixel data for the selected line upper pixel 'n+1'" range="27 - 16" rwaccess="R/W"/> 
		<bitfield id="PIXEL_LO" width="12" begin="11" end="0" resetval="0x0" description="The 12 bit pixel data for the selected line lower pixel 'n'" range="11 - 0" rwaccess="R/W"/>
	</register>
</module>