ASSERT,FUNC_0
SMU_IMR_WRITE,FUNC_1
scic_controller_enable_interrupts,FUNC_2
controller,VAR_0
this_controller,VAR_1
