<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DSP/BIOSLink: dm6437_hal_vlynq.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.4 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="classes.html">Alphabetical&nbsp;List</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="dirs.html">Directories</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<div class="nav">
<a class="el" href="dir_000000.html">vobs</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000001.html">rtenv</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000002.html">dsplink</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000003.html">product</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000004.html">export</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000005.html">dsplink_1_65_00_03</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000006.html">dsplink</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000007.html">temp</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000008.html">dsplink_1_65_00_03</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000009.html">gpp</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_000010.html">inc</a></div>
<h1>dm6437_hal_vlynq.h File Reference</h1>Hardware Abstraction Layer for PC-DM64LC VLYNQ interface. Defines interfaces to initialize the VLYNQ interface. <a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="gpp_2inc_2dsplink_8h-source.html">dsplink.h</a>&gt;</code><br>
<code>#include &lt;<a class="el" href="dm6437__hal_8h-source.html">dm6437_hal.h</a>&gt;</code><br>

<p>
Include dependency graph for dm6437_hal_vlynq.h:
<p>
This graph shows which files directly or indirectly include this file:
<p>
<a href="dm6437__hal__vlynq_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDM6437__devRegs__tag.html">DM6437_devRegs_tag</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDM6437__pllRegs__tag.html">DM6437_pllRegs_tag</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDM6437__ddrRegs.html">DM6437_ddrRegs</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDM6437__pscRegs__tag.html">DM6437_pscRegs_tag</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDM6437__pciRegs.html">DM6437_pciRegs</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDM6437__vlynqRegs.html">DM6437_vlynqRegs</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDM6437__paramEntry__tags.html">DM6437_paramEntry_tags</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDRA44XGEM__EDMA3__CCRL__DraRegs.html">DRA44XGEM_EDMA3_CCRL_DraRegs</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDRA44XGEM__EDMA3__CCRL__QueevtentryRegs.html">DRA44XGEM_EDMA3_CCRL_QueevtentryRegs</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDRA44XGEM__EDMA3__CCRL__ShadowRegs.html">DRA44XGEM_EDMA3_CCRL_ShadowRegs</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDRA44XGEM__edmaRegs.html">DRA44XGEM_edmaRegs</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDM6437__HalVlynqPhyObj__tag.html">DM6437_HalVlynqPhyObj_tag</a></td></tr>

<tr><td colspan="2"><br><h2>DM6437_devRegs</h2></td></tr>
<tr><td colspan="2">Register Overlay Structure for Device config registers. ============================================================================<p>
============================================================================ <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structDM6437__devRegs__tag.html">DM6437_devRegs_tag</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a21">DM6437_devRegs</a></td></tr>

<tr><td colspan="2"><br><h2>DM6437_pllRegs</h2></td></tr>
<tr><td colspan="2">Register Overlay Structure for PLL. ============================================================================<p>
============================================================================ <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structDM6437__pllRegs__tag.html">DM6437_pllRegs_tag</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a22">DM6437_pllRegs</a></td></tr>

<tr><td colspan="2"><br><h2>DM6437_pscRegs</h2></td></tr>
<tr><td colspan="2">Register Overlay Structure for PSC. ============================================================================<p>
============================================================================ <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structDM6437__pscRegs__tag.html">DM6437_pscRegs_tag</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a23">DM6437_pscRegs</a></td></tr>

<tr><td colspan="2"><br><h2>DM6437_pciRegs</h2></td></tr>
<tr><td colspan="2">PCI Back end register overlay structure. ============================================================================<p>
============================================================================ <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structDM6437__pciRegs.html">DM6437_pciRegs</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a24">DM6437_pciRegs</a></td></tr>

<tr><td colspan="2"><br><h2>DM6437_vlynqRegs</h2></td></tr>
<tr><td colspan="2">VLYNQ register structure. ============================================================================<p>
============================================================================ <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structDM6437__vlynqRegs.html">DM6437_vlynqRegs</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a25">DM6437_vlynqRegs</a></td></tr>

<tr><td colspan="2"><br><h2>DRA44XGEM_paramEntry</h2></td></tr>
<tr><td colspan="2">Register Overlay Structure for PARAMENTRY. ============================================================================<p>
============================================================================ <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef <a class="el" href="structDM6437__paramEntry__tags.html">DM6437_paramEntry_tags</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a26">DRA44XGEM_paramEntry</a></td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a0">DM6437_HAL_VLYNQ_H</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a1">VLYNQ_DMA_MAXTHROUGHPUT</a>&nbsp;&nbsp;&nbsp;10u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Approx. Maximum through put of VLYNQ interface (100Mhz * 4 /32) words (32bit)/Sec. ============================================================================.  <a href="#a1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a2">LPSC_GEM</a>&nbsp;&nbsp;&nbsp;39u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Module number for GEM. ============================================================================.  <a href="#a2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a3">LPSC_EDMA_TPCC</a>&nbsp;&nbsp;&nbsp;2u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Module number for EDMA TPCC. ============================================================================.  <a href="#a3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a4">LPSC_EDMA_TPTC0</a>&nbsp;&nbsp;&nbsp;3u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Module number for EDMA TPTC0. ============================================================================.  <a href="#a4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a5">LPSC_EDMA_TPTC1</a>&nbsp;&nbsp;&nbsp;4u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Module number for EDMA TPTC1. ============================================================================.  <a href="#a5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a6">LPSC_DDR</a>&nbsp;&nbsp;&nbsp;13u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Module number for DDR. ============================================================================.  <a href="#a6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a7">DM6437_DEVREG_BASE</a>&nbsp;&nbsp;&nbsp;0x00440000u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base address of Device config registers. ============================================================================.  <a href="#a7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a8">DM6437_PLL0REG_BASE</a>&nbsp;&nbsp;&nbsp;0x00440800u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base address of PLL0 registers. ============================================================================.  <a href="#a8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a9">DM6437_PLL1REG_BASE</a>&nbsp;&nbsp;&nbsp;0x00440C00u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base address of PLL1 registers. ============================================================================.  <a href="#a9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a10">DM6437_EDMAREG_BASE</a>&nbsp;&nbsp;&nbsp;0x400000u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base address of EDMA registers. ============================================================================.  <a href="#a10"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a11">DM6437_DDRREG_BASE</a>&nbsp;&nbsp;&nbsp;0x20000000u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base address of DDR PHY registers. ============================================================================.  <a href="#a11"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a12">DM6437_PSCREG_BASE</a>&nbsp;&nbsp;&nbsp;0x00441000u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base address of PSC registers. ============================================================================.  <a href="#a12"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a13">DM6437_PCIREG_BASE</a>&nbsp;&nbsp;&nbsp;0x0041A000u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base address of PCI backend registers. ============================================================================.  <a href="#a13"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a14">DM6437_PEERVLYNQREG_BASE</a>&nbsp;&nbsp;&nbsp;0x00601000u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base address of VLYNQ registers. ============================================================================.  <a href="#a14"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a15">DM6437_SOFTINT1_MASK</a>&nbsp;&nbsp;&nbsp;0x02000000u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask for generating soft int1 (DSP-&gt;GPP) ============================================================================.  <a href="#a15"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a16">DM6437_LRESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mask for reseting/releasing GEM. ============================================================================.  <a href="#a16"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a17">DM6437_INTSTATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bitmask for Interrupt status (DSP-&gt;GPP) ============================================================================.  <a href="#a17"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a18">DM6437_BOOTCMPLTBC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bitmask for Setting BC bit in BOOTCOMPLT register. ============================================================================.  <a href="#a18"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a19">DM6437_VLYNQ_WINDOWSIZE</a>&nbsp;&nbsp;&nbsp;0x04000000u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total size exposed by VLYNQ 64MB. ============================================================================.  <a href="#a19"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="dm6437__hal__vlynq_8h.html#a20">DRA44XGEM_EDMA_REGBASE</a>&nbsp;&nbsp;&nbsp;0x01C00000u</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Base Address of DRA44xGEM EDMA controller registers. ============================================================================.  <a href="#a20"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Hardware Abstraction Layer for PC-DM64LC VLYNQ interface. Defines interfaces to initialize the VLYNQ interface. 
<p>
============================================================================<p>
<dl compact><dt><b>Path:</b></dt><dd>/db/swcoe_asp/DSPLINK_Build/dsplink_linux_1_65_00_03/dsplink/gpp/inc/sys/arch/DM6437/</dd></dl>
<dl compact><dt><b>Version:</b></dt><dd>1.65.00.03 ============================================================================ </dd></dl>
<dl compact><dt><b>Copyright:</b></dt><dd>Copyright (C) 2002-2009, Texas Instruments Incorporated - <a href="http://www.ti.com/">http://www.ti.com/</a></dd></dl>
Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:<p>
* Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.<p>
* Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.<p>
* Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.<p>
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. ============================================================================
<p>
Definition in file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.<hr><h2>Define Documentation</h2>
<a class="anchor" name="a18"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_BOOTCMPLTBC_MASK" ref="a18" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM6437_BOOTCMPLTBC_MASK&nbsp;&nbsp;&nbsp;0x00000001u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Bitmask for Setting BC bit in BOOTCOMPLT register. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM6437_BOOTCMPLTBC_MASK</dd></dl>

<p>
Definition at line <a class="el" href="dm6437__hal__vlynq_8h-source.html#l00203">203</a> of file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a11"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_DDRREG_BASE" ref="a11" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM6437_DDRREG_BASE&nbsp;&nbsp;&nbsp;0x20000000u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Base address of DDR PHY registers. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM6437_DDRREG_BASE</dd></dl>

<p>
Definition at line <a class="el" href="dm6437__hal__vlynq_8h-source.html#l00147">147</a> of file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a7"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_DEVREG_BASE" ref="a7" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM6437_DEVREG_BASE&nbsp;&nbsp;&nbsp;0x00440000u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Base address of Device config registers. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM6437_DEVREG_BASE</dd></dl>

<p>
Definition at line <a class="el" href="dm6437__hal__vlynq_8h-source.html#l00115">115</a> of file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a10"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_EDMAREG_BASE" ref="a10" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM6437_EDMAREG_BASE&nbsp;&nbsp;&nbsp;0x400000u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Base address of EDMA registers. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM6437_EDMAREG_BASE</dd></dl>

<p>
Definition at line <a class="el" href="dm6437__hal__vlynq_8h-source.html#l00139">139</a> of file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a0"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_HAL_VLYNQ_H" ref="a0" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM6437_HAL_VLYNQ_H          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>

<p>
Definition at line <a class="el" href="dm6437__hal__vlynq_8h-source.html#l00045">45</a> of file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a17"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_INTSTATUS_MASK" ref="a17" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM6437_INTSTATUS_MASK&nbsp;&nbsp;&nbsp;0x00080000u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Bitmask for Interrupt status (DSP-&gt;GPP) ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM6437_INTSTATUS_MASK</dd></dl>

<p>
Definition at line <a class="el" href="dm6437__hal__vlynq_8h-source.html#l00195">195</a> of file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a16"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_LRESET_MASK" ref="a16" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM6437_LRESET_MASK&nbsp;&nbsp;&nbsp;0x00000100u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mask for reseting/releasing GEM. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM6437_LRESET_MASK</dd></dl>

<p>
Definition at line <a class="el" href="dm6437__hal__vlynq_8h-source.html#l00187">187</a> of file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a13"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_PCIREG_BASE" ref="a13" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM6437_PCIREG_BASE&nbsp;&nbsp;&nbsp;0x0041A000u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Base address of PCI backend registers. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM6437_PCIREG_BASE</dd></dl>

<p>
Definition at line <a class="el" href="dm6437__hal__vlynq_8h-source.html#l00163">163</a> of file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a14"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_PEERVLYNQREG_BASE" ref="a14" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM6437_PEERVLYNQREG_BASE&nbsp;&nbsp;&nbsp;0x00601000u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Base address of VLYNQ registers. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM6437_PEERVLYNQREG_BASE</dd></dl>

<p>
Definition at line <a class="el" href="dm6437__hal__vlynq_8h-source.html#l00171">171</a> of file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a8"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_PLL0REG_BASE" ref="a8" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM6437_PLL0REG_BASE&nbsp;&nbsp;&nbsp;0x00440800u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Base address of PLL0 registers. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM6437_PLLREG_BASE</dd></dl>

<p>
Definition at line <a class="el" href="dm6437__hal__vlynq_8h-source.html#l00123">123</a> of file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a9"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_PLL1REG_BASE" ref="a9" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM6437_PLL1REG_BASE&nbsp;&nbsp;&nbsp;0x00440C00u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Base address of PLL1 registers. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM6437_PLLREG_BASE</dd></dl>

<p>
Definition at line <a class="el" href="dm6437__hal__vlynq_8h-source.html#l00131">131</a> of file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a12"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_PSCREG_BASE" ref="a12" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM6437_PSCREG_BASE&nbsp;&nbsp;&nbsp;0x00441000u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Base address of PSC registers. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM6437_PSCREG_BASE</dd></dl>

<p>
Definition at line <a class="el" href="dm6437__hal__vlynq_8h-source.html#l00155">155</a> of file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a15"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_SOFTINT1_MASK" ref="a15" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM6437_SOFTINT1_MASK&nbsp;&nbsp;&nbsp;0x02000000u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Mask for generating soft int1 (DSP-&gt;GPP) ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM6437_SOFTINT1_MASK</dd></dl>

<p>
Definition at line <a class="el" href="dm6437__hal__vlynq_8h-source.html#l00179">179</a> of file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a19"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_VLYNQ_WINDOWSIZE" ref="a19" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DM6437_VLYNQ_WINDOWSIZE&nbsp;&nbsp;&nbsp;0x04000000u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Total size exposed by VLYNQ 64MB. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DM6437_VLYNQ_WINDOWSIZE</dd></dl>

<p>
Definition at line <a class="el" href="dm6437__hal__vlynq_8h-source.html#l00211">211</a> of file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a20"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DRA44XGEM_EDMA_REGBASE" ref="a20" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define DRA44XGEM_EDMA_REGBASE&nbsp;&nbsp;&nbsp;0x01C00000u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Base Address of DRA44xGEM EDMA controller registers. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>DRA44XGEM_EDMA_REGBASE</dd></dl>

<p>
Definition at line <a class="el" href="dm6437__hal__vlynq_8h-source.html#l00219">219</a> of file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a6"></a><!-- doxytag: member="dm6437_hal_vlynq.h::LPSC_DDR" ref="a6" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define LPSC_DDR&nbsp;&nbsp;&nbsp;13u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Module number for DDR. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>LPSC_DDR</dd></dl>

<p>
Definition at line <a class="el" href="dm6437__hal__vlynq_8h-source.html#l00107">107</a> of file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a3"></a><!-- doxytag: member="dm6437_hal_vlynq.h::LPSC_EDMA_TPCC" ref="a3" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define LPSC_EDMA_TPCC&nbsp;&nbsp;&nbsp;2u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Module number for EDMA TPCC. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>LPSC_EDMA_TPCC</dd></dl>

<p>
Definition at line <a class="el" href="dm6437__hal__vlynq_8h-source.html#l00083">83</a> of file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a4"></a><!-- doxytag: member="dm6437_hal_vlynq.h::LPSC_EDMA_TPTC0" ref="a4" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define LPSC_EDMA_TPTC0&nbsp;&nbsp;&nbsp;3u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Module number for EDMA TPTC0. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>LPSC_EDMA_TPTC0</dd></dl>

<p>
Definition at line <a class="el" href="dm6437__hal__vlynq_8h-source.html#l00091">91</a> of file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a5"></a><!-- doxytag: member="dm6437_hal_vlynq.h::LPSC_EDMA_TPTC1" ref="a5" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define LPSC_EDMA_TPTC1&nbsp;&nbsp;&nbsp;4u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Module number for EDMA TPTC1. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>LPSC_EDMA_TPTC1</dd></dl>

<p>
Definition at line <a class="el" href="dm6437__hal__vlynq_8h-source.html#l00099">99</a> of file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a2"></a><!-- doxytag: member="dm6437_hal_vlynq.h::LPSC_GEM" ref="a2" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define LPSC_GEM&nbsp;&nbsp;&nbsp;39u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Module number for GEM. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>LPSC_GEM</dd></dl>

<p>
Definition at line <a class="el" href="dm6437__hal__vlynq_8h-source.html#l00075">75</a> of file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a1"></a><!-- doxytag: member="dm6437_hal_vlynq.h::VLYNQ_DMA_MAXTHROUGHPUT" ref="a1" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">#define VLYNQ_DMA_MAXTHROUGHPUT&nbsp;&nbsp;&nbsp;10u          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Approx. Maximum through put of VLYNQ interface (100Mhz * 4 /32) words (32bit)/Sec. ============================================================================. 
<p>
============================================================================ <dl compact><dt><b>Constant:</b></dt><dd>VLYNQ_DMA_MAXTHROUGHPUT</dd></dl>

<p>
Definition at line <a class="el" href="dm6437__hal__vlynq_8h-source.html#l00067">67</a> of file <a class="el" href="dm6437__hal__vlynq_8h-source.html">dm6437_hal_vlynq.h</a>.    </td>
  </tr>
</table>
<hr><h2>Typedef Documentation</h2>
<a class="anchor" name="a21"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_devRegs" ref="a21" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef struct <a class="el" href="structDM6437__devRegs__tag.html">DM6437_devRegs_tag</a>  <a class="el" href="structDM6437__devRegs__tag.html">DM6437_devRegs</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a class="anchor" name="a24"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_pciRegs" ref="a24" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef struct <a class="el" href="structDM6437__pciRegs.html">DM6437_pciRegs</a>  <a class="el" href="structDM6437__pciRegs.html">DM6437_pciRegs</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a class="anchor" name="a22"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_pllRegs" ref="a22" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef struct <a class="el" href="structDM6437__pllRegs__tag.html">DM6437_pllRegs_tag</a>  <a class="el" href="structDM6437__pllRegs__tag.html">DM6437_pllRegs</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a class="anchor" name="a23"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_pscRegs" ref="a23" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef struct <a class="el" href="structDM6437__pscRegs__tag.html">DM6437_pscRegs_tag</a>  <a class="el" href="structDM6437__pscRegs__tag.html">DM6437_pscRegs</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a class="anchor" name="a25"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DM6437_vlynqRegs" ref="a25" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef struct <a class="el" href="structDM6437__vlynqRegs.html">DM6437_vlynqRegs</a>  <a class="el" href="structDM6437__vlynqRegs.html">DM6437_vlynqRegs</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<a class="anchor" name="a26"></a><!-- doxytag: member="dm6437_hal_vlynq.h::DRA44XGEM_paramEntry" ref="a26" args="" --><p>
<table class="mdTable" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">typedef struct <a class="el" href="structDM6437__paramEntry__tags.html">DM6437_paramEntry_tags</a>  <a class="el" href="structDM6437__paramEntry__tags.html">DRA44XGEM_paramEntry</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
    </td>
  </tr>
</table>
<hr size="1"><address style="align: right;"><small>Generated on Fri Jul 16 14:34:04 2010 for DSP/BIOSLink by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.4 </small></address>
</body>
</html>
