\hypertarget{struct_f_s_m_c___bank4___type_def}{}\section{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___bank4___type_def}\index{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}}


Flexible Static Memory Controller Bank4.  




{\ttfamily \#include $<$stm32f405xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank4___type_def_a2f02e7acfbd7e549ede84633215eb6a1}{P\+C\+R4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank4___type_def_a8218d6e11dae5d4468c69303dec0b4fc}{S\+R4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank4___type_def_a3f82cc749845fb0dd7dfa8121d96b663}{P\+M\+E\+M4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank4___type_def_a955cad1aab7fb2d5b6e216cb29b5e7e2}{P\+A\+T\+T4}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank4___type_def_ac53cd7a08093a4ae8f4de4bcff67a64f}{P\+I\+O4}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Static Memory Controller Bank4. 

Definition at line 435 of file stm32f405xx.\+h.



\subsection{Field Documentation}
\index{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}!P\+A\+T\+T4@{P\+A\+T\+T4}}
\index{P\+A\+T\+T4@{P\+A\+T\+T4}!F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+A\+T\+T4}{PATT4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+A\+T\+T4}\hypertarget{struct_f_s_m_c___bank4___type_def_a955cad1aab7fb2d5b6e216cb29b5e7e2}{}\label{struct_f_s_m_c___bank4___type_def_a955cad1aab7fb2d5b6e216cb29b5e7e2}
PC Card Attribute memory space timing register 4, Address offset\+: 0x\+AC 

Definition at line 440 of file stm32f405xx.\+h.

\index{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}!P\+C\+R4@{P\+C\+R4}}
\index{P\+C\+R4@{P\+C\+R4}!F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+C\+R4}{PCR4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+C\+R4}\hypertarget{struct_f_s_m_c___bank4___type_def_a2f02e7acfbd7e549ede84633215eb6a1}{}\label{struct_f_s_m_c___bank4___type_def_a2f02e7acfbd7e549ede84633215eb6a1}
PC Card control register 4, Address offset\+: 0x\+A0 

Definition at line 437 of file stm32f405xx.\+h.

\index{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}!P\+I\+O4@{P\+I\+O4}}
\index{P\+I\+O4@{P\+I\+O4}!F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+I\+O4}{PIO4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+I\+O4}\hypertarget{struct_f_s_m_c___bank4___type_def_ac53cd7a08093a4ae8f4de4bcff67a64f}{}\label{struct_f_s_m_c___bank4___type_def_ac53cd7a08093a4ae8f4de4bcff67a64f}
PC Card I/O space timing register 4, Address offset\+: 0x\+B0 

Definition at line 441 of file stm32f405xx.\+h.

\index{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}!P\+M\+E\+M4@{P\+M\+E\+M4}}
\index{P\+M\+E\+M4@{P\+M\+E\+M4}!F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+M\+E\+M4}{PMEM4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+M\+E\+M4}\hypertarget{struct_f_s_m_c___bank4___type_def_a3f82cc749845fb0dd7dfa8121d96b663}{}\label{struct_f_s_m_c___bank4___type_def_a3f82cc749845fb0dd7dfa8121d96b663}
PC Card Common memory space timing register 4, Address offset\+: 0x\+A8 

Definition at line 439 of file stm32f405xx.\+h.

\index{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}!S\+R4@{S\+R4}}
\index{S\+R4@{S\+R4}!F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank4\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{S\+R4}{SR4}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t S\+R4}\hypertarget{struct_f_s_m_c___bank4___type_def_a8218d6e11dae5d4468c69303dec0b4fc}{}\label{struct_f_s_m_c___bank4___type_def_a8218d6e11dae5d4468c69303dec0b4fc}
PC Card F\+I\+FO status and interrupt register 4, Address offset\+: 0x\+A4 

Definition at line 438 of file stm32f405xx.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}\end{DoxyCompactItemize}
