Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /media/juliana/Lin/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 2141708e443a49eca9cb7a4d21c3257b --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ht_vertical_tb_behav xil_defaultlib.ht_vertical_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ht_vertical(LENGTH=7,WIDTH=8,HEI...
Compiling module xil_defaultlib.ht_vertical_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ht_vertical_tb_behav
