

================================================================
== Vitis HLS Report for 'dense_relu_1'
================================================================
* Date:           Sat Dec 23 20:35:28 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     8737|     8737|  0.105 ms|  0.105 ms|  8737|  8737|     none|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_156_1   |     8736|     8736|       273|          -|          -|    32|        no|
        | + VITIS_LOOP_158_2  |      261|      261|        10|          4|          1|    64|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 14 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 4 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%br_ln156 = br void" [../src/hls/cnn.cpp:156]   --->   Operation 23 'br' 'br_ln156' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln156, void %_Z4reluRf.exit, i6 0, void %.lr.ph6" [../src/hls/cnn.cpp:156]   --->   Operation 24 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.88ns)   --->   "%add_ln156 = add i6 %i, i6 1" [../src/hls/cnn.cpp:156]   --->   Operation 25 'add' 'add_ln156' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.87ns)   --->   "%icmp_ln156 = icmp_eq  i6 %i, i6 32" [../src/hls/cnn.cpp:156]   --->   Operation 26 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void %.split2, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:156]   --->   Operation 28 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i6 %i" [../src/hls/cnn.cpp:156]   --->   Operation 29 'zext' 'zext_ln156' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln156" [../src/hls/cnn.cpp:156]   --->   Operation 30 'getelementptr' 'output_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.35ns)   --->   "%output_load = load i5 %output_addr" [../src/hls/cnn.cpp:160]   --->   Operation 31 'load' 'output_load' <Predicate = (!icmp_ln156)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln167 = ret" [../src/hls/cnn.cpp:167]   --->   Operation 32 'ret' 'ret_ln167' <Predicate = (icmp_ln156)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln156_2 = zext i6 %i" [../src/hls/cnn.cpp:156]   --->   Operation 33 'zext' 'zext_ln156_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src/hls/cnn.cpp:156]   --->   Operation 34 'specloopname' 'specloopname_ln156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (1.35ns)   --->   "%output_load = load i5 %output_addr" [../src/hls/cnn.cpp:160]   --->   Operation 35 'load' 'output_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 36 [1/1] (0.48ns)   --->   "%br_ln158 = br void" [../src/hls/cnn.cpp:158]   --->   Operation 36 'br' 'br_ln158' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 6.01>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%ii = phi i7 %add_ln158, void %.split, i7 0, void %.split2" [../src/hls/cnn.cpp:158]   --->   Operation 37 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%add108 = phi i32 %add, void %.split, i32 %output_load, void %.split2" [../src/hls/cnn.cpp:160]   --->   Operation 38 'phi' 'add108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.89ns)   --->   "%add_ln158 = add i7 %ii, i7 1" [../src/hls/cnn.cpp:158]   --->   Operation 39 'add' 'add_ln158' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.86ns)   --->   "%icmp_ln158 = icmp_eq  i7 %ii, i7 64" [../src/hls/cnn.cpp:158]   --->   Operation 41 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 42 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln158, void %.split, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:158]   --->   Operation 43 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%ii_cast2 = zext i7 %ii" [../src/hls/cnn.cpp:158]   --->   Operation 44 'zext' 'ii_cast2' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %ii_cast2" [../src/hls/cnn.cpp:160]   --->   Operation 45 'getelementptr' 'input_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (1.35ns)   --->   "%input_load = load i6 %input_addr" [../src/hls/cnn.cpp:160]   --->   Operation 46 'load' 'input_load' <Predicate = (!icmp_ln158)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i7 %ii" [../src/hls/cnn.cpp:160]   --->   Operation 47 'trunc' 'trunc_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln160, i5 0" [../src/hls/cnn.cpp:160]   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.94ns)   --->   "%add_ln160 = add i11 %shl_ln, i11 %zext_ln156_2" [../src/hls/cnn.cpp:160]   --->   Operation 49 'add' 'add_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i11 %add_ln160" [../src/hls/cnn.cpp:160]   --->   Operation 50 'zext' 'zext_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%layer_10_weights_addr = getelementptr i32 %layer_10_weights, i64 0, i64 %zext_ln160" [../src/hls/cnn.cpp:160]   --->   Operation 51 'getelementptr' 'layer_10_weights_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (1.35ns)   --->   "%layer_10_weights_load = load i11 %layer_10_weights_addr" [../src/hls/cnn.cpp:160]   --->   Operation 52 'load' 'layer_10_weights_load' <Predicate = (!icmp_ln158)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2048> <ROM>

State 5 <SV = 4> <Delay = 6.02>
ST_5 : Operation 53 [1/2] (1.35ns)   --->   "%input_load = load i6 %input_addr" [../src/hls/cnn.cpp:160]   --->   Operation 53 'load' 'input_load' <Predicate = (!icmp_ln158)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 54 [1/2] (1.35ns)   --->   "%layer_10_weights_load = load i11 %layer_10_weights_addr" [../src/hls/cnn.cpp:160]   --->   Operation 54 'load' 'layer_10_weights_load' <Predicate = (!icmp_ln158)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 2048> <ROM>
ST_5 : Operation 55 [4/4] (4.67ns)   --->   "%mul7 = fmul i32 %input_load, i32 %layer_10_weights_load" [../src/hls/cnn.cpp:160]   --->   Operation 55 'fmul' 'mul7' <Predicate = (!icmp_ln158)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 56 [3/4] (4.67ns)   --->   "%mul7 = fmul i32 %input_load, i32 %layer_10_weights_load" [../src/hls/cnn.cpp:160]   --->   Operation 56 'fmul' 'mul7' <Predicate = (!icmp_ln158)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.67>
ST_7 : Operation 57 [2/4] (4.67ns)   --->   "%mul7 = fmul i32 %input_load, i32 %layer_10_weights_load" [../src/hls/cnn.cpp:160]   --->   Operation 57 'fmul' 'mul7' <Predicate = (!icmp_ln158)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.67>
ST_8 : Operation 58 [1/4] (4.67ns)   --->   "%mul7 = fmul i32 %input_load, i32 %layer_10_weights_load" [../src/hls/cnn.cpp:160]   --->   Operation 58 'fmul' 'mul7' <Predicate = (!icmp_ln158)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.01>
ST_9 : Operation 59 [5/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:160]   --->   Operation 59 'fadd' 'add' <Predicate = (!icmp_ln158)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.0>
ST_10 : Operation 60 [4/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:160]   --->   Operation 60 'fadd' 'add' <Predicate = (!icmp_ln158)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.0>
ST_11 : Operation 61 [3/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:160]   --->   Operation 61 'fadd' 'add' <Predicate = (!icmp_ln158)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.0>
ST_12 : Operation 62 [2/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:160]   --->   Operation 62 'fadd' 'add' <Predicate = (!icmp_ln158)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.0>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/hls/cnn.cpp:158]   --->   Operation 63 'specloopname' 'specloopname_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_13 : Operation 64 [1/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:160]   --->   Operation 64 'fadd' 'add' <Predicate = (!icmp_ln158)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!icmp_ln158)> <Delay = 0.00>

State 14 <SV = 4> <Delay = 1.35>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%layer_10_bias_addr = getelementptr i32 %layer_10_bias, i64 0, i64 %zext_ln156" [../src/hls/cnn.cpp:163]   --->   Operation 66 'getelementptr' 'layer_10_bias_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [2/2] (1.35ns)   --->   "%layer_10_bias_load = load i5 %layer_10_bias_addr" [../src/hls/cnn.cpp:163]   --->   Operation 67 'load' 'layer_10_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 15 <SV = 5> <Delay = 1.35>
ST_15 : Operation 68 [1/2] (1.35ns)   --->   "%layer_10_bias_load = load i5 %layer_10_bias_addr" [../src/hls/cnn.cpp:163]   --->   Operation 68 'load' 'layer_10_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 16 <SV = 6> <Delay = 6.01>
ST_16 : Operation 69 [5/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_10_bias_load" [../src/hls/cnn.cpp:163]   --->   Operation 69 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 6.01>
ST_17 : Operation 70 [4/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_10_bias_load" [../src/hls/cnn.cpp:163]   --->   Operation 70 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 6.01>
ST_18 : Operation 71 [3/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_10_bias_load" [../src/hls/cnn.cpp:163]   --->   Operation 71 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 6.01>
ST_19 : Operation 72 [2/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_10_bias_load" [../src/hls/cnn.cpp:163]   --->   Operation 72 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 6.01>
ST_20 : Operation 73 [1/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_10_bias_load" [../src/hls/cnn.cpp:163]   --->   Operation 73 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 3.34>
ST_21 : Operation 74 [1/1] (1.35ns)   --->   "%store_ln163 = store i32 %add1, i5 %output_addr" [../src/hls/cnn.cpp:163]   --->   Operation 74 'store' 'store_ln163' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 75 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %add1" [../src/hls/cnn.cpp:49]   --->   Operation 75 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 76 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 77 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 78 [1/1] (0.85ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 78 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 79 [1/1] (0.97ns)   --->   "%icmp_ln49_2 = icmp_eq  i23 %trunc_ln49, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 79 'icmp' 'icmp_ln49_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 80 [2/2] (3.34ns)   --->   "%tmp_s = fcmp_olt  i32 %add1, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 80 'fcmp' 'tmp_s' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 12> <Delay = 5.03>
ST_22 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln49)   --->   "%or_ln49 = or i1 %icmp_ln49_2, i1 %icmp_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 81 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 82 [1/2] (3.34ns)   --->   "%tmp_s = fcmp_olt  i32 %add1, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 82 'fcmp' 'tmp_s' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 83 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_s" [../src/hls/cnn.cpp:49]   --->   Operation 83 'and' 'and_ln49' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %and_ln49, void %_Z4reluRf.exit, void" [../src/hls/cnn.cpp:49]   --->   Operation 84 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 85 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i5 %output_addr" [../src/hls/cnn.cpp:50]   --->   Operation 85 'store' 'store_ln50' <Predicate = (and_ln49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 86 'br' 'br_ln50' <Predicate = (and_ln49)> <Delay = 0.00>
ST_22 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:156) with incoming values : ('add_ln156', ../src/hls/cnn.cpp:156) [9]  (0.489 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:156) with incoming values : ('add_ln156', ../src/hls/cnn.cpp:156) [9]  (0 ns)
	'getelementptr' operation ('input', ../src/hls/cnn.cpp:156) [18]  (0 ns)
	'load' operation ('output_load', ../src/hls/cnn.cpp:160) on array 'output_r' [19]  (1.35 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'load' operation ('output_load', ../src/hls/cnn.cpp:160) on array 'output_r' [19]  (1.35 ns)

 <State 4>: 6.02ns
The critical path consists of the following:
	'phi' operation ('add108', ../src/hls/cnn.cpp:160) with incoming values : ('output_load', ../src/hls/cnn.cpp:160) ('add', ../src/hls/cnn.cpp:160) [23]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:160) [41]  (6.02 ns)

 <State 5>: 6.02ns
The critical path consists of the following:
	'load' operation ('input_load', ../src/hls/cnn.cpp:160) on array 'input_r' [33]  (1.35 ns)
	'fmul' operation ('mul7', ../src/hls/cnn.cpp:160) [40]  (4.67 ns)

 <State 6>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7', ../src/hls/cnn.cpp:160) [40]  (4.67 ns)

 <State 7>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7', ../src/hls/cnn.cpp:160) [40]  (4.67 ns)

 <State 8>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul7', ../src/hls/cnn.cpp:160) [40]  (4.67 ns)

 <State 9>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:160) [41]  (6.02 ns)

 <State 10>: 12ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:160) [41]  (6.02 ns)
	'phi' operation ('add108', ../src/hls/cnn.cpp:160) with incoming values : ('output_load', ../src/hls/cnn.cpp:160) ('add', ../src/hls/cnn.cpp:160) [23]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:160) [41]  (6.02 ns)

 <State 11>: 12ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:160) [41]  (6.02 ns)
	'phi' operation ('add108', ../src/hls/cnn.cpp:160) with incoming values : ('output_load', ../src/hls/cnn.cpp:160) ('add', ../src/hls/cnn.cpp:160) [23]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:160) [41]  (6.02 ns)

 <State 12>: 12ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:160) [41]  (6.02 ns)
	'phi' operation ('add108', ../src/hls/cnn.cpp:160) with incoming values : ('output_load', ../src/hls/cnn.cpp:160) ('add', ../src/hls/cnn.cpp:160) [23]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:160) [41]  (6.02 ns)

 <State 13>: 12ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:160) [41]  (6.02 ns)
	'phi' operation ('add108', ../src/hls/cnn.cpp:160) with incoming values : ('output_load', ../src/hls/cnn.cpp:160) ('add', ../src/hls/cnn.cpp:160) [23]  (0 ns)
	'fadd' operation ('add', ../src/hls/cnn.cpp:160) [41]  (6.02 ns)

 <State 14>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('layer_10_bias_addr', ../src/hls/cnn.cpp:163) [44]  (0 ns)
	'load' operation ('layer_10_bias_load', ../src/hls/cnn.cpp:163) on array 'layer_10_bias' [45]  (1.35 ns)

 <State 15>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_10_bias_load', ../src/hls/cnn.cpp:163) on array 'layer_10_bias' [45]  (1.35 ns)

 <State 16>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1', ../src/hls/cnn.cpp:163) [46]  (6.02 ns)

 <State 17>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1', ../src/hls/cnn.cpp:163) [46]  (6.02 ns)

 <State 18>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1', ../src/hls/cnn.cpp:163) [46]  (6.02 ns)

 <State 19>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1', ../src/hls/cnn.cpp:163) [46]  (6.02 ns)

 <State 20>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add1', ../src/hls/cnn.cpp:163) [46]  (6.02 ns)

 <State 21>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', ../src/hls/cnn.cpp:49) [54]  (3.35 ns)

 <State 22>: 5.03ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', ../src/hls/cnn.cpp:49) [54]  (3.35 ns)
	'and' operation ('and_ln49', ../src/hls/cnn.cpp:49) [55]  (0.331 ns)
	blocking operation 1.35 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
