
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
        <meta name="description" content="Website content for a college course in digital electronics with MicroSims. All content licensed Creative Commons ShareAlike Attribution Noncommercial">
      
      
        <meta name="author" content="Dan McCreary">
      
      
        <link rel="canonical" href="https://dmccreary.github.io/digital-electronics/glossary/">
      
      
        <link rel="prev" href="../faq/">
      
      
        <link rel="next" href="../license/">
      
      
      <link rel="icon" href="../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.6.1, mkdocs-material-9.5.43">
    
    
      
        <title>Glossary - Digital Electronics</title>
      
    
    
      <link rel="stylesheet" href="../assets/stylesheets/main.0253249f.min.css">
      
        
        <link rel="stylesheet" href="../assets/stylesheets/palette.06af60db.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
      <link rel="stylesheet" href="../css/extra.css">
    
      <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.16.11/dist/katex.min.css">
    
    <script>__md_scope=new URL("..",location),__md_hash=e=>[...e].reduce(((e,_)=>(e<<5)-e+_.charCodeAt(0)),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
    
  </head>
  
  
    
    
    
    
    
    <body dir="ltr" data-md-color-scheme="default" data-md-color-primary="blue" data-md-color-accent="orange">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#digital-electronics-glossary-of-terms" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

  

<header class="md-header md-header--shadow" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href=".." title="Digital Electronics" class="md-header__button md-logo" aria-label="Digital Electronics" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3zm0 5h18v2H3zm0 5h18v2H3z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            Digital Electronics
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Glossary
            
          </span>
        </div>
      </div>
    </div>
    
      
    
    
    
    
      <label class="md-header__button md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" tabindex="0" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        <a href="https://github.com/dmccreary/digital-electronics" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.6.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81"/></svg>
  </div>
  <div class="md-source__repository">
    GitHub Repo
  </div>
</a>
      </div>
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    



<nav class="md-nav md-nav--primary" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href=".." title="Digital Electronics" class="md-nav__button md-logo" aria-label="Digital Electronics" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M12 8a3 3 0 0 0 3-3 3 3 0 0 0-3-3 3 3 0 0 0-3 3 3 3 0 0 0 3 3m0 3.54C9.64 9.35 6.5 8 3 8v11c3.5 0 6.64 1.35 9 3.54 2.36-2.19 5.5-3.54 9-3.54V8c-3.5 0-6.64 1.35-9 3.54"/></svg>

    </a>
    Digital Electronics
  </label>
  
    <div class="md-nav__source">
      <a href="https://github.com/dmccreary/digital-electronics" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.6.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2024 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81"/></svg>
  </div>
  <div class="md-source__repository">
    GitHub Repo
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href=".." class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Home
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../about/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    About
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    
    
      
        
          
        
      
        
      
        
      
        
      
        
      
        
      
        
      
        
      
        
      
        
      
        
      
        
      
        
      
        
      
        
      
        
      
    
    
    
      
        
        
      
    
    <li class="md-nav__item md-nav__item--pruned md-nav__item--nested">
      
        
  
  
    <a href="../chapters/" class="md-nav__link">
      
  
  <span class="md-ellipsis">
    Chapters
  </span>
  

      
        <span class="md-nav__icon md-icon"></span>
      
    </a>
  

      
    </li>
  

    
      
      
  
  
  
  
    
    
      
        
          
        
      
        
      
        
      
    
    
    
      
        
        
      
    
    <li class="md-nav__item md-nav__item--pruned md-nav__item--nested">
      
        
  
  
    <a href="../lessons/" class="md-nav__link">
      
  
  <span class="md-ellipsis">
    Lessons
  </span>
  

      
        <span class="md-nav__icon md-icon"></span>
      
    </a>
  

      
    </li>
  

    
      
      
  
  
  
  
    
    
      
        
          
        
      
        
          
        
      
        
          
        
      
        
          
        
      
        
      
        
          
        
      
        
          
        
      
    
    
    
      
        
        
      
    
    <li class="md-nav__item md-nav__item--pruned md-nav__item--nested">
      
        
  
  
    <a href="../sims/" class="md-nav__link">
      
  
  <span class="md-ellipsis">
    Sims
  </span>
  

      
        <span class="md-nav__icon md-icon"></span>
      
    </a>
  

      
    </li>
  

    
      
      
  
  
  
  
    
    
      
        
          
        
      
        
      
        
      
        
      
        
      
        
      
        
      
    
    
    
      
        
        
      
    
    <li class="md-nav__item md-nav__item--pruned md-nav__item--nested">
      
        
  
  
    <a href="../learning-graph/" class="md-nav__link">
      
  
  <span class="md-ellipsis">
    Learning Graph
  </span>
  

      
        <span class="md-nav__icon md-icon"></span>
      
    </a>
  

      
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../faq/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    FAQ
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
    
  
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          
  
  <span class="md-ellipsis">
    Glossary
  </span>
  

          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        
  
  <span class="md-ellipsis">
    Glossary
  </span>
  

      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#absorption-law" class="md-nav__link">
    <span class="md-ellipsis">
      Absorption Law
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#adjacent-cells" class="md-nav__link">
    <span class="md-ellipsis">
      Adjacent Cells
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#algebraic-simplification" class="md-nav__link">
    <span class="md-ellipsis">
      Algebraic Simplification
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#alu-concept" class="md-nav__link">
    <span class="md-ellipsis">
      ALU Concept
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#always-block" class="md-nav__link">
    <span class="md-ellipsis">
      Always Block
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#analog-vs-digital" class="md-nav__link">
    <span class="md-ellipsis">
      Analog vs Digital
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#and-gate" class="md-nav__link">
    <span class="md-ellipsis">
      AND Gate
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#and-operation" class="md-nav__link">
    <span class="md-ellipsis">
      AND Operation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#assign-statement" class="md-nav__link">
    <span class="md-ellipsis">
      Assign Statement
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#associative-law" class="md-nav__link">
    <span class="md-ellipsis">
      Associative Law
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#asynchronous-input" class="md-nav__link">
    <span class="md-ellipsis">
      Asynchronous Input
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#asynchronous-reset" class="md-nav__link">
    <span class="md-ellipsis">
      Asynchronous Reset
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#abstraction-levels" class="md-nav__link">
    <span class="md-ellipsis">
      Abstraction Levels
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#bcd-counter" class="md-nav__link">
    <span class="md-ellipsis">
      BCD Counter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#bcd-encoding" class="md-nav__link">
    <span class="md-ellipsis">
      BCD Encoding
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#behavioral-modeling" class="md-nav__link">
    <span class="md-ellipsis">
      Behavioral Modeling
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#bidirectional-shift" class="md-nav__link">
    <span class="md-ellipsis">
      Bidirectional Shift
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#binary-addition" class="md-nav__link">
    <span class="md-ellipsis">
      Binary Addition
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#binary-comparator" class="md-nav__link">
    <span class="md-ellipsis">
      Binary Comparator
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#binary-counter" class="md-nav__link">
    <span class="md-ellipsis">
      Binary Counter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#binary-encoding" class="md-nav__link">
    <span class="md-ellipsis">
      Binary Encoding
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#binary-number-system" class="md-nav__link">
    <span class="md-ellipsis">
      Binary Number System
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#binary-subtraction" class="md-nav__link">
    <span class="md-ellipsis">
      Binary Subtraction
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#binary-to-decimal-conversion" class="md-nav__link">
    <span class="md-ellipsis">
      Binary to Decimal Conversion
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#bistable-element" class="md-nav__link">
    <span class="md-ellipsis">
      Bistable Element
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#blocking-assignment" class="md-nav__link">
    <span class="md-ellipsis">
      Blocking Assignment
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#boolean-algebra" class="md-nav__link">
    <span class="md-ellipsis">
      Boolean Algebra
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#boolean-constant" class="md-nav__link">
    <span class="md-ellipsis">
      Boolean Constant
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#boolean-expression" class="md-nav__link">
    <span class="md-ellipsis">
      Boolean Expression
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#boolean-function" class="md-nav__link">
    <span class="md-ellipsis">
      Boolean Function
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#boolean-proof-technique" class="md-nav__link">
    <span class="md-ellipsis">
      Boolean Proof Technique
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#boolean-to-gates-mapping" class="md-nav__link">
    <span class="md-ellipsis">
      Boolean to Gates Mapping
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#boolean-variable" class="md-nav__link">
    <span class="md-ellipsis">
      Boolean Variable
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#breadboard-prototyping" class="md-nav__link">
    <span class="md-ellipsis">
      Breadboard Prototyping
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#buffer-gate" class="md-nav__link">
    <span class="md-ellipsis">
      Buffer Gate
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#bus-architecture" class="md-nav__link">
    <span class="md-ellipsis">
      Bus Architecture
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#canonical-form" class="md-nav__link">
    <span class="md-ellipsis">
      Canonical Form
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#carry-bit" class="md-nav__link">
    <span class="md-ellipsis">
      Carry Bit
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#carry-lookahead-concept" class="md-nav__link">
    <span class="md-ellipsis">
      Carry Lookahead Concept
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#carry-propagation-delay" class="md-nav__link">
    <span class="md-ellipsis">
      Carry Propagation Delay
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#case-statement" class="md-nav__link">
    <span class="md-ellipsis">
      Case Statement
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#clear-input" class="md-nav__link">
    <span class="md-ellipsis">
      Clear Input
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#clear-signal" class="md-nav__link">
    <span class="md-ellipsis">
      Clear Signal
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#clock-edge" class="md-nav__link">
    <span class="md-ellipsis">
      Clock Edge
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#clock-frequency" class="md-nav__link">
    <span class="md-ellipsis">
      Clock Frequency
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#clock-generation" class="md-nav__link">
    <span class="md-ellipsis">
      Clock Generation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#clock-period" class="md-nav__link">
    <span class="md-ellipsis">
      Clock Period
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#clock-signal" class="md-nav__link">
    <span class="md-ellipsis">
      Clock Signal
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#clock-to-q-delay" class="md-nav__link">
    <span class="md-ellipsis">
      Clock-to-Q Delay
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#cmos-logic" class="md-nav__link">
    <span class="md-ellipsis">
      CMOS Logic
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#combinational-always" class="md-nav__link">
    <span class="md-ellipsis">
      Combinational Always
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#combinational-logic" class="md-nav__link">
    <span class="md-ellipsis">
      Combinational Logic
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#common-term-extraction" class="md-nav__link">
    <span class="md-ellipsis">
      Common Term Extraction
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#commutative-law" class="md-nav__link">
    <span class="md-ellipsis">
      Commutative Law
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#complement-law" class="md-nav__link">
    <span class="md-ellipsis">
      Complement Law
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#consensus-theorem" class="md-nav__link">
    <span class="md-ellipsis">
      Consensus Theorem
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#continuous-assignment" class="md-nav__link">
    <span class="md-ellipsis">
      Continuous Assignment
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#control-unit" class="md-nav__link">
    <span class="md-ellipsis">
      Control Unit
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#counter" class="md-nav__link">
    <span class="md-ellipsis">
      Counter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#counter-overflow" class="md-nav__link">
    <span class="md-ellipsis">
      Counter Overflow
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#counter-state-diagram" class="md-nav__link">
    <span class="md-ellipsis">
      Counter State Diagram
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#current-state" class="md-nav__link">
    <span class="md-ellipsis">
      Current State
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#d-flip-flop" class="md-nav__link">
    <span class="md-ellipsis">
      D Flip-Flop
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#d-latch" class="md-nav__link">
    <span class="md-ellipsis">
      D Latch
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#datapath-concept" class="md-nav__link">
    <span class="md-ellipsis">
      Datapath Concept
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#de-morgans-theorem" class="md-nav__link">
    <span class="md-ellipsis">
      De Morgan's Theorem
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#debouncing" class="md-nav__link">
    <span class="md-ellipsis">
      Debouncing
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#decade-counter" class="md-nav__link">
    <span class="md-ellipsis">
      Decade Counter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#decimal-to-binary-conversion" class="md-nav__link">
    <span class="md-ellipsis">
      Decimal to Binary Conversion
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#decoder" class="md-nav__link">
    <span class="md-ellipsis">
      Decoder
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#decoder-enable" class="md-nav__link">
    <span class="md-ellipsis">
      Decoder Enable
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#demux-1-to-4" class="md-nav__link">
    <span class="md-ellipsis">
      DEMUX 1-to-4
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#demultiplexer" class="md-nav__link">
    <span class="md-ellipsis">
      Demultiplexer
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#design-documentation" class="md-nav__link">
    <span class="md-ellipsis">
      Design Documentation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#design-hierarchy" class="md-nav__link">
    <span class="md-ellipsis">
      Design Hierarchy
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#design-reuse" class="md-nav__link">
    <span class="md-ellipsis">
      Design Reuse
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#design-verification" class="md-nav__link">
    <span class="md-ellipsis">
      Design Verification
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#digital-signal" class="md-nav__link">
    <span class="md-ellipsis">
      Digital Signal
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#digital-system-design" class="md-nav__link">
    <span class="md-ellipsis">
      Digital System Design
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#distributive-law" class="md-nav__link">
    <span class="md-ellipsis">
      Distributive Law
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#dont-care-condition" class="md-nav__link">
    <span class="md-ellipsis">
      Don't Care Condition
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#double-flop-synchronizer" class="md-nav__link">
    <span class="md-ellipsis">
      Double Flop Synchronizer
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#down-counter" class="md-nav__link">
    <span class="md-ellipsis">
      Down Counter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#dual-expression" class="md-nav__link">
    <span class="md-ellipsis">
      Dual Expression
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#duty-cycle" class="md-nav__link">
    <span class="md-ellipsis">
      Duty Cycle
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#dynamic-hazard" class="md-nav__link">
    <span class="md-ellipsis">
      Dynamic Hazard
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#edge-triggered" class="md-nav__link">
    <span class="md-ellipsis">
      Edge Triggered
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#enable-signal" class="md-nav__link">
    <span class="md-ellipsis">
      Enable Signal
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#encoder" class="md-nav__link">
    <span class="md-ellipsis">
      Encoder
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#equality-comparator" class="md-nav__link">
    <span class="md-ellipsis">
      Equality Comparator
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#error-detection" class="md-nav__link">
    <span class="md-ellipsis">
      Error Detection
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#essential-prime-implicant" class="md-nav__link">
    <span class="md-ellipsis">
      Essential Prime Implicant
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#factoring" class="md-nav__link">
    <span class="md-ellipsis">
      Factoring
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fall-time" class="md-nav__link">
    <span class="md-ellipsis">
      Fall Time
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#falling-edge" class="md-nav__link">
    <span class="md-ellipsis">
      Falling Edge
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fan-in" class="md-nav__link">
    <span class="md-ellipsis">
      Fan-In
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fan-out" class="md-nav__link">
    <span class="md-ellipsis">
      Fan-Out
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#feedback-loop" class="md-nav__link">
    <span class="md-ellipsis">
      Feedback Loop
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#finite-state-machine" class="md-nav__link">
    <span class="md-ellipsis">
      Finite State Machine
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#flip-flop-symbol" class="md-nav__link">
    <span class="md-ellipsis">
      Flip-Flop Symbol
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fpga-architecture" class="md-nav__link">
    <span class="md-ellipsis">
      FPGA Architecture
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fpga-flip-flop" class="md-nav__link">
    <span class="md-ellipsis">
      FPGA Flip-Flop
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fpga-implementation" class="md-nav__link">
    <span class="md-ellipsis">
      FPGA Implementation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fpga-lut" class="md-nav__link">
    <span class="md-ellipsis">
      FPGA LUT
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fpga-routing" class="md-nav__link">
    <span class="md-ellipsis">
      FPGA Routing
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fsm-design-process" class="md-nav__link">
    <span class="md-ellipsis">
      FSM Design Process
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fsm-state" class="md-nav__link">
    <span class="md-ellipsis">
      FSM State
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fsm-verification" class="md-nav__link">
    <span class="md-ellipsis">
      FSM Verification
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#full-adder" class="md-nav__link">
    <span class="md-ellipsis">
      Full Adder
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#functional-completeness" class="md-nav__link">
    <span class="md-ellipsis">
      Functional Completeness
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#functional-verification" class="md-nav__link">
    <span class="md-ellipsis">
      Functional Verification
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#gate-delay" class="md-nav__link">
    <span class="md-ellipsis">
      Gate Delay
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#gate-symbol" class="md-nav__link">
    <span class="md-ellipsis">
      Gate Symbol
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#gate-level-design" class="md-nav__link">
    <span class="md-ellipsis">
      Gate-Level Design
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#gate-level-verilog" class="md-nav__link">
    <span class="md-ellipsis">
      Gate-Level Verilog
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#gated-sr-latch" class="md-nav__link">
    <span class="md-ellipsis">
      Gated SR Latch
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#gray-code" class="md-nav__link">
    <span class="md-ellipsis">
      Gray Code
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#gray-code-encoding" class="md-nav__link">
    <span class="md-ellipsis">
      Gray Code Encoding
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#half-adder" class="md-nav__link">
    <span class="md-ellipsis">
      Half Adder
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hardware-software-boundary" class="md-nav__link">
    <span class="md-ellipsis">
      Hardware-Software Boundary
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hazard" class="md-nav__link">
    <span class="md-ellipsis">
      Hazard
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hazard-free-design" class="md-nav__link">
    <span class="md-ellipsis">
      Hazard-Free Design
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hdl-vs-programming" class="md-nav__link">
    <span class="md-ellipsis">
      HDL vs Programming
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hex-to-binary-conversion" class="md-nav__link">
    <span class="md-ellipsis">
      Hex to Binary Conversion
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hexadecimal-numbers" class="md-nav__link">
    <span class="md-ellipsis">
      Hexadecimal Numbers
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hierarchical-design" class="md-nav__link">
    <span class="md-ellipsis">
      Hierarchical Design
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hold-time" class="md-nav__link">
    <span class="md-ellipsis">
      Hold Time
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#idempotent-law" class="md-nav__link">
    <span class="md-ellipsis">
      Idempotent Law
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#identity-law" class="md-nav__link">
    <span class="md-ellipsis">
      Identity Law
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#ieee-gate-symbols" class="md-nav__link">
    <span class="md-ellipsis">
      IEEE Gate Symbols
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#if-else-in-verilog" class="md-nav__link">
    <span class="md-ellipsis">
      If-Else in Verilog
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#implicant-cover" class="md-nav__link">
    <span class="md-ellipsis">
      Implicant Cover
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#initial-block" class="md-nav__link">
    <span class="md-ellipsis">
      Initial Block
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#inout-port" class="md-nav__link">
    <span class="md-ellipsis">
      Inout Port
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#input-port" class="md-nav__link">
    <span class="md-ellipsis">
      Input Port
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#invalid-state-problem" class="md-nav__link">
    <span class="md-ellipsis">
      Invalid State Problem
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#jk-flip-flop" class="md-nav__link">
    <span class="md-ellipsis">
      JK Flip-Flop
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#jk-toggle-mode" class="md-nav__link">
    <span class="md-ellipsis">
      JK Toggle Mode
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#johnson-counter" class="md-nav__link">
    <span class="md-ellipsis">
      Johnson Counter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#k-map-2-variable" class="md-nav__link">
    <span class="md-ellipsis">
      K-Map 2 Variable
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#k-map-3-variable" class="md-nav__link">
    <span class="md-ellipsis">
      K-Map 3 Variable
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#k-map-4-variable" class="md-nav__link">
    <span class="md-ellipsis">
      K-Map 4 Variable
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#k-map-grouping-rules" class="md-nav__link">
    <span class="md-ellipsis">
      K-Map Grouping Rules
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#karnaugh-map" class="md-nav__link">
    <span class="md-ellipsis">
      Karnaugh Map
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#latch-timing-problem" class="md-nav__link">
    <span class="md-ellipsis">
      Latch Timing Problem
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#led-indicator" class="md-nav__link">
    <span class="md-ellipsis">
      LED Indicator
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#level-sensitive" class="md-nav__link">
    <span class="md-ellipsis">
      Level Sensitive
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#load-signal" class="md-nav__link">
    <span class="md-ellipsis">
      Load Signal
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#logic-analyzer" class="md-nav__link">
    <span class="md-ellipsis">
      Logic Analyzer
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#logic-family" class="md-nav__link">
    <span class="md-ellipsis">
      Logic Family
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#logic-gate" class="md-nav__link">
    <span class="md-ellipsis">
      Logic Gate
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#logic-levels" class="md-nav__link">
    <span class="md-ellipsis">
      Logic Levels
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#logic-minimization" class="md-nav__link">
    <span class="md-ellipsis">
      Logic Minimization
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#logic-probe" class="md-nav__link">
    <span class="md-ellipsis">
      Logic Probe
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#magnitude-comparator" class="md-nav__link">
    <span class="md-ellipsis">
      Magnitude Comparator
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#master-slave-flip-flop" class="md-nav__link">
    <span class="md-ellipsis">
      Master-Slave Flip-Flop
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#maxterm" class="md-nav__link">
    <span class="md-ellipsis">
      Maxterm
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#mealy-machine" class="md-nav__link">
    <span class="md-ellipsis">
      Mealy Machine
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#mealy-output" class="md-nav__link">
    <span class="md-ellipsis">
      Mealy Output
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#memory-element" class="md-nav__link">
    <span class="md-ellipsis">
      Memory Element
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#metastability" class="md-nav__link">
    <span class="md-ellipsis">
      Metastability
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#minimal-form" class="md-nav__link">
    <span class="md-ellipsis">
      Minimal Form
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#minimal-pos" class="md-nav__link">
    <span class="md-ellipsis">
      Minimal POS
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#minimal-sop" class="md-nav__link">
    <span class="md-ellipsis">
      Minimal SOP
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#minterm" class="md-nav__link">
    <span class="md-ellipsis">
      Minterm
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#mod-n-counter" class="md-nav__link">
    <span class="md-ellipsis">
      Mod-N Counter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#module-definition" class="md-nav__link">
    <span class="md-ellipsis">
      Module Definition
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#module-instantiation" class="md-nav__link">
    <span class="md-ellipsis">
      Module Instantiation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#moore-machine" class="md-nav__link">
    <span class="md-ellipsis">
      Moore Machine
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#moore-output" class="md-nav__link">
    <span class="md-ellipsis">
      Moore Output
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#mtbf-concept" class="md-nav__link">
    <span class="md-ellipsis">
      MTBF Concept
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#multi-level-logic" class="md-nav__link">
    <span class="md-ellipsis">
      Multi-Level Logic
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#multiplexer" class="md-nav__link">
    <span class="md-ellipsis">
      Multiplexer
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#mux-2-to-1" class="md-nav__link">
    <span class="md-ellipsis">
      MUX 2-to-1
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#mux-4-to-1" class="md-nav__link">
    <span class="md-ellipsis">
      MUX 4-to-1
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#mux-8-to-1" class="md-nav__link">
    <span class="md-ellipsis">
      MUX 8-to-1
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#mux-as-logic-function" class="md-nav__link">
    <span class="md-ellipsis">
      MUX as Logic Function
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#mux-tree" class="md-nav__link">
    <span class="md-ellipsis">
      MUX Tree
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#nand-gate" class="md-nav__link">
    <span class="md-ellipsis">
      NAND Gate
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#nand-only-design" class="md-nav__link">
    <span class="md-ellipsis">
      NAND-Only Design
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#negedge-keyword" class="md-nav__link">
    <span class="md-ellipsis">
      Negedge Keyword
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#negative-edge-triggered" class="md-nav__link">
    <span class="md-ellipsis">
      Negative Edge Triggered
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#next-state" class="md-nav__link">
    <span class="md-ellipsis">
      Next State
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#next-state-equation" class="md-nav__link">
    <span class="md-ellipsis">
      Next State Equation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#next-state-logic" class="md-nav__link">
    <span class="md-ellipsis">
      Next State Logic
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#noise-margin" class="md-nav__link">
    <span class="md-ellipsis">
      Noise Margin
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#non-blocking-assignment" class="md-nav__link">
    <span class="md-ellipsis">
      Non-Blocking Assignment
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#non-overlapping-detection" class="md-nav__link">
    <span class="md-ellipsis">
      Non-Overlapping Detection
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#non-synthesizable-code" class="md-nav__link">
    <span class="md-ellipsis">
      Non-Synthesizable Code
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#nor-gate" class="md-nav__link">
    <span class="md-ellipsis">
      NOR Gate
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#nor-only-design" class="md-nav__link">
    <span class="md-ellipsis">
      NOR-Only Design
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#not-gate" class="md-nav__link">
    <span class="md-ellipsis">
      NOT Gate
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#not-operation" class="md-nav__link">
    <span class="md-ellipsis">
      NOT Operation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#null-law" class="md-nav__link">
    <span class="md-ellipsis">
      Null Law
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#octal-numbers" class="md-nav__link">
    <span class="md-ellipsis">
      Octal Numbers
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#one-hot-encoding" class="md-nav__link">
    <span class="md-ellipsis">
      One-Hot Encoding
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#or-gate" class="md-nav__link">
    <span class="md-ellipsis">
      OR Gate
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#or-operation" class="md-nav__link">
    <span class="md-ellipsis">
      OR Operation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#output-equation" class="md-nav__link">
    <span class="md-ellipsis">
      Output Equation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#output-logic" class="md-nav__link">
    <span class="md-ellipsis">
      Output Logic
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#output-port" class="md-nav__link">
    <span class="md-ellipsis">
      Output Port
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#overflow-detection" class="md-nav__link">
    <span class="md-ellipsis">
      Overflow Detection
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#overflow-in-addition" class="md-nav__link">
    <span class="md-ellipsis">
      Overflow in Addition
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#parallel-in-parallel-out" class="md-nav__link">
    <span class="md-ellipsis">
      Parallel In Parallel Out
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#parallel-in-serial-out" class="md-nav__link">
    <span class="md-ellipsis">
      Parallel In Serial Out
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#parallel-load-register" class="md-nav__link">
    <span class="md-ellipsis">
      Parallel Load Register
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#parameter" class="md-nav__link">
    <span class="md-ellipsis">
      Parameter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#parity-bit" class="md-nav__link">
    <span class="md-ellipsis">
      Parity Bit
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#parity-checker" class="md-nav__link">
    <span class="md-ellipsis">
      Parity Checker
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#parity-generator" class="md-nav__link">
    <span class="md-ellipsis">
      Parity Generator
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#pattern-recognition-fsm" class="md-nav__link">
    <span class="md-ellipsis">
      Pattern Recognition FSM
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#pin-assignment" class="md-nav__link">
    <span class="md-ellipsis">
      Pin Assignment
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#port-declaration" class="md-nav__link">
    <span class="md-ellipsis">
      Port Declaration
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#posedge-keyword" class="md-nav__link">
    <span class="md-ellipsis">
      Posedge Keyword
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#positive-edge-triggered" class="md-nav__link">
    <span class="md-ellipsis">
      Positive Edge Triggered
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#preset-input" class="md-nav__link">
    <span class="md-ellipsis">
      Preset Input
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#prime-implicant" class="md-nav__link">
    <span class="md-ellipsis">
      Prime Implicant
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#priority-encoder" class="md-nav__link">
    <span class="md-ellipsis">
      Priority Encoder
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#product-of-sums" class="md-nav__link">
    <span class="md-ellipsis">
      Product of Sums
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#propagation-delay" class="md-nav__link">
    <span class="md-ellipsis">
      Propagation Delay
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#quine-mccluskey-method" class="md-nav__link">
    <span class="md-ellipsis">
      Quine-McCluskey Method
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#race-condition" class="md-nav__link">
    <span class="md-ellipsis">
      Race Condition
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#reg-data-type" class="md-nav__link">
    <span class="md-ellipsis">
      Reg Data Type
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#register" class="md-nav__link">
    <span class="md-ellipsis">
      Register
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#register-file" class="md-nav__link">
    <span class="md-ellipsis">
      Register File
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#register-transfer-level" class="md-nav__link">
    <span class="md-ellipsis">
      Register Transfer Level
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#ring-counter" class="md-nav__link">
    <span class="md-ellipsis">
      Ring Counter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#ripple-carry-adder" class="md-nav__link">
    <span class="md-ellipsis">
      Ripple Carry Adder
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#rise-time" class="md-nav__link">
    <span class="md-ellipsis">
      Rise Time
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#rising-edge" class="md-nav__link">
    <span class="md-ellipsis">
      Rising Edge
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#rtl-notation" class="md-nav__link">
    <span class="md-ellipsis">
      RTL Notation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#rtl-verilog" class="md-nav__link">
    <span class="md-ellipsis">
      RTL Verilog
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#self-checking-testbench" class="md-nav__link">
    <span class="md-ellipsis">
      Self-Checking Testbench
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#sensitivity-list" class="md-nav__link">
    <span class="md-ellipsis">
      Sensitivity List
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#sequence-detector" class="md-nav__link">
    <span class="md-ellipsis">
      Sequence Detector
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#sequential-always" class="md-nav__link">
    <span class="md-ellipsis">
      Sequential Always
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#sequential-logic" class="md-nav__link">
    <span class="md-ellipsis">
      Sequential Logic
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#serial-in-parallel-out" class="md-nav__link">
    <span class="md-ellipsis">
      Serial In Parallel Out
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#serial-in-serial-out" class="md-nav__link">
    <span class="md-ellipsis">
      Serial In Serial Out
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#setup-time" class="md-nav__link">
    <span class="md-ellipsis">
      Setup Time
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#shift-register" class="md-nav__link">
    <span class="md-ellipsis">
      Shift Register
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#signal-integrity" class="md-nav__link">
    <span class="md-ellipsis">
      Signal Integrity
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#signed-binary-numbers" class="md-nav__link">
    <span class="md-ellipsis">
      Signed Binary Numbers
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#simulation" class="md-nav__link">
    <span class="md-ellipsis">
      Simulation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#simulation-time" class="md-nav__link">
    <span class="md-ellipsis">
      Simulation Time
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#sr-latch" class="md-nav__link">
    <span class="md-ellipsis">
      SR Latch
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#sr-latch-truth-table" class="md-nav__link">
    <span class="md-ellipsis">
      SR Latch Truth Table
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#standard-form" class="md-nav__link">
    <span class="md-ellipsis">
      Standard Form
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#state-assignment" class="md-nav__link">
    <span class="md-ellipsis">
      State Assignment
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#state-concept" class="md-nav__link">
    <span class="md-ellipsis">
      State Concept
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#state-diagram" class="md-nav__link">
    <span class="md-ellipsis">
      State Diagram
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#state-diagram-notation" class="md-nav__link">
    <span class="md-ellipsis">
      State Diagram Notation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#state-encoding" class="md-nav__link">
    <span class="md-ellipsis">
      State Encoding
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#state-minimization" class="md-nav__link">
    <span class="md-ellipsis">
      State Minimization
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#state-table" class="md-nav__link">
    <span class="md-ellipsis">
      State Table
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#state-transition" class="md-nav__link">
    <span class="md-ellipsis">
      State Transition
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#static-hazard" class="md-nav__link">
    <span class="md-ellipsis">
      Static Hazard
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#stimulus-generation" class="md-nav__link">
    <span class="md-ellipsis">
      Stimulus Generation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#structural-modeling" class="md-nav__link">
    <span class="md-ellipsis">
      Structural Modeling
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#sum-bit" class="md-nav__link">
    <span class="md-ellipsis">
      Sum Bit
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#sum-of-products" class="md-nav__link">
    <span class="md-ellipsis">
      Sum of Products
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#switch-input" class="md-nav__link">
    <span class="md-ellipsis">
      Switch Input
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#synchronizer-circuit" class="md-nav__link">
    <span class="md-ellipsis">
      Synchronizer Circuit
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#synchronous-reset" class="md-nav__link">
    <span class="md-ellipsis">
      Synchronous Reset
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#synchronous-system" class="md-nav__link">
    <span class="md-ellipsis">
      Synchronous System
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#synthesis" class="md-nav__link">
    <span class="md-ellipsis">
      Synthesis
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#synthesizable-code" class="md-nav__link">
    <span class="md-ellipsis">
      Synthesizable Code
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#t-flip-flop" class="md-nav__link">
    <span class="md-ellipsis">
      T Flip-Flop
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#testbench" class="md-nav__link">
    <span class="md-ellipsis">
      Testbench
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#test-vector" class="md-nav__link">
    <span class="md-ellipsis">
      Test Vector
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#timing-constraint" class="md-nav__link">
    <span class="md-ellipsis">
      Timing Constraint
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#timing-diagram" class="md-nav__link">
    <span class="md-ellipsis">
      Timing Diagram
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#timing-verification" class="md-nav__link">
    <span class="md-ellipsis">
      Timing Verification
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#timing-violation" class="md-nav__link">
    <span class="md-ellipsis">
      Timing Violation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#traffic-light-controller" class="md-nav__link">
    <span class="md-ellipsis">
      Traffic Light Controller
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#transparent-latch" class="md-nav__link">
    <span class="md-ellipsis">
      Transparent Latch
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#tri-state-buffer" class="md-nav__link">
    <span class="md-ellipsis">
      Tri-State Buffer
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#truth-table" class="md-nav__link">
    <span class="md-ellipsis">
      Truth Table
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#ttl-logic" class="md-nav__link">
    <span class="md-ellipsis">
      TTL Logic
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#two-level-logic" class="md-nav__link">
    <span class="md-ellipsis">
      Two-Level Logic
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#twos-complement" class="md-nav__link">
    <span class="md-ellipsis">
      Two's Complement
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#universal-gate" class="md-nav__link">
    <span class="md-ellipsis">
      Universal Gate
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#universal-shift-register" class="md-nav__link">
    <span class="md-ellipsis">
      Universal Shift Register
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#up-counter" class="md-nav__link">
    <span class="md-ellipsis">
      Up Counter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#up-down-counter" class="md-nav__link">
    <span class="md-ellipsis">
      Up-Down Counter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#vending-machine-fsm" class="md-nav__link">
    <span class="md-ellipsis">
      Vending Machine FSM
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#verilog-hdl" class="md-nav__link">
    <span class="md-ellipsis">
      Verilog HDL
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#voltage-threshold" class="md-nav__link">
    <span class="md-ellipsis">
      Voltage Threshold
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#waveform-viewer" class="md-nav__link">
    <span class="md-ellipsis">
      Waveform Viewer
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#weighted-codes" class="md-nav__link">
    <span class="md-ellipsis">
      Weighted Codes
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#wire-data-type" class="md-nav__link">
    <span class="md-ellipsis">
      Wire Data Type
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#xnor-gate" class="md-nav__link">
    <span class="md-ellipsis">
      XNOR Gate
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#xor-gate" class="md-nav__link">
    <span class="md-ellipsis">
      XOR Gate
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#2-to-4-decoder" class="md-nav__link">
    <span class="md-ellipsis">
      2-to-4 Decoder
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#3-to-8-decoder" class="md-nav__link">
    <span class="md-ellipsis">
      3-to-8 Decoder
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#7-segment-decoder" class="md-nav__link">
    <span class="md-ellipsis">
      7-Segment Decoder
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#7-segment-display" class="md-nav__link">
    <span class="md-ellipsis">
      7-Segment Display
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../license/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    License
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../how-we-built-this-site/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    How we built this site
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../contact/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Contact
  </span>
  

      </a>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
              
              <div class="md-sidebar md-sidebar--secondary" data-md-component="sidebar" data-md-type="toc" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#absorption-law" class="md-nav__link">
    <span class="md-ellipsis">
      Absorption Law
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#adjacent-cells" class="md-nav__link">
    <span class="md-ellipsis">
      Adjacent Cells
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#algebraic-simplification" class="md-nav__link">
    <span class="md-ellipsis">
      Algebraic Simplification
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#alu-concept" class="md-nav__link">
    <span class="md-ellipsis">
      ALU Concept
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#always-block" class="md-nav__link">
    <span class="md-ellipsis">
      Always Block
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#analog-vs-digital" class="md-nav__link">
    <span class="md-ellipsis">
      Analog vs Digital
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#and-gate" class="md-nav__link">
    <span class="md-ellipsis">
      AND Gate
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#and-operation" class="md-nav__link">
    <span class="md-ellipsis">
      AND Operation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#assign-statement" class="md-nav__link">
    <span class="md-ellipsis">
      Assign Statement
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#associative-law" class="md-nav__link">
    <span class="md-ellipsis">
      Associative Law
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#asynchronous-input" class="md-nav__link">
    <span class="md-ellipsis">
      Asynchronous Input
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#asynchronous-reset" class="md-nav__link">
    <span class="md-ellipsis">
      Asynchronous Reset
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#abstraction-levels" class="md-nav__link">
    <span class="md-ellipsis">
      Abstraction Levels
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#bcd-counter" class="md-nav__link">
    <span class="md-ellipsis">
      BCD Counter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#bcd-encoding" class="md-nav__link">
    <span class="md-ellipsis">
      BCD Encoding
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#behavioral-modeling" class="md-nav__link">
    <span class="md-ellipsis">
      Behavioral Modeling
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#bidirectional-shift" class="md-nav__link">
    <span class="md-ellipsis">
      Bidirectional Shift
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#binary-addition" class="md-nav__link">
    <span class="md-ellipsis">
      Binary Addition
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#binary-comparator" class="md-nav__link">
    <span class="md-ellipsis">
      Binary Comparator
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#binary-counter" class="md-nav__link">
    <span class="md-ellipsis">
      Binary Counter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#binary-encoding" class="md-nav__link">
    <span class="md-ellipsis">
      Binary Encoding
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#binary-number-system" class="md-nav__link">
    <span class="md-ellipsis">
      Binary Number System
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#binary-subtraction" class="md-nav__link">
    <span class="md-ellipsis">
      Binary Subtraction
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#binary-to-decimal-conversion" class="md-nav__link">
    <span class="md-ellipsis">
      Binary to Decimal Conversion
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#bistable-element" class="md-nav__link">
    <span class="md-ellipsis">
      Bistable Element
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#blocking-assignment" class="md-nav__link">
    <span class="md-ellipsis">
      Blocking Assignment
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#boolean-algebra" class="md-nav__link">
    <span class="md-ellipsis">
      Boolean Algebra
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#boolean-constant" class="md-nav__link">
    <span class="md-ellipsis">
      Boolean Constant
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#boolean-expression" class="md-nav__link">
    <span class="md-ellipsis">
      Boolean Expression
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#boolean-function" class="md-nav__link">
    <span class="md-ellipsis">
      Boolean Function
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#boolean-proof-technique" class="md-nav__link">
    <span class="md-ellipsis">
      Boolean Proof Technique
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#boolean-to-gates-mapping" class="md-nav__link">
    <span class="md-ellipsis">
      Boolean to Gates Mapping
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#boolean-variable" class="md-nav__link">
    <span class="md-ellipsis">
      Boolean Variable
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#breadboard-prototyping" class="md-nav__link">
    <span class="md-ellipsis">
      Breadboard Prototyping
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#buffer-gate" class="md-nav__link">
    <span class="md-ellipsis">
      Buffer Gate
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#bus-architecture" class="md-nav__link">
    <span class="md-ellipsis">
      Bus Architecture
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#canonical-form" class="md-nav__link">
    <span class="md-ellipsis">
      Canonical Form
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#carry-bit" class="md-nav__link">
    <span class="md-ellipsis">
      Carry Bit
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#carry-lookahead-concept" class="md-nav__link">
    <span class="md-ellipsis">
      Carry Lookahead Concept
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#carry-propagation-delay" class="md-nav__link">
    <span class="md-ellipsis">
      Carry Propagation Delay
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#case-statement" class="md-nav__link">
    <span class="md-ellipsis">
      Case Statement
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#clear-input" class="md-nav__link">
    <span class="md-ellipsis">
      Clear Input
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#clear-signal" class="md-nav__link">
    <span class="md-ellipsis">
      Clear Signal
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#clock-edge" class="md-nav__link">
    <span class="md-ellipsis">
      Clock Edge
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#clock-frequency" class="md-nav__link">
    <span class="md-ellipsis">
      Clock Frequency
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#clock-generation" class="md-nav__link">
    <span class="md-ellipsis">
      Clock Generation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#clock-period" class="md-nav__link">
    <span class="md-ellipsis">
      Clock Period
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#clock-signal" class="md-nav__link">
    <span class="md-ellipsis">
      Clock Signal
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#clock-to-q-delay" class="md-nav__link">
    <span class="md-ellipsis">
      Clock-to-Q Delay
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#cmos-logic" class="md-nav__link">
    <span class="md-ellipsis">
      CMOS Logic
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#combinational-always" class="md-nav__link">
    <span class="md-ellipsis">
      Combinational Always
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#combinational-logic" class="md-nav__link">
    <span class="md-ellipsis">
      Combinational Logic
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#common-term-extraction" class="md-nav__link">
    <span class="md-ellipsis">
      Common Term Extraction
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#commutative-law" class="md-nav__link">
    <span class="md-ellipsis">
      Commutative Law
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#complement-law" class="md-nav__link">
    <span class="md-ellipsis">
      Complement Law
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#consensus-theorem" class="md-nav__link">
    <span class="md-ellipsis">
      Consensus Theorem
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#continuous-assignment" class="md-nav__link">
    <span class="md-ellipsis">
      Continuous Assignment
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#control-unit" class="md-nav__link">
    <span class="md-ellipsis">
      Control Unit
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#counter" class="md-nav__link">
    <span class="md-ellipsis">
      Counter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#counter-overflow" class="md-nav__link">
    <span class="md-ellipsis">
      Counter Overflow
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#counter-state-diagram" class="md-nav__link">
    <span class="md-ellipsis">
      Counter State Diagram
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#current-state" class="md-nav__link">
    <span class="md-ellipsis">
      Current State
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#d-flip-flop" class="md-nav__link">
    <span class="md-ellipsis">
      D Flip-Flop
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#d-latch" class="md-nav__link">
    <span class="md-ellipsis">
      D Latch
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#datapath-concept" class="md-nav__link">
    <span class="md-ellipsis">
      Datapath Concept
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#de-morgans-theorem" class="md-nav__link">
    <span class="md-ellipsis">
      De Morgan's Theorem
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#debouncing" class="md-nav__link">
    <span class="md-ellipsis">
      Debouncing
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#decade-counter" class="md-nav__link">
    <span class="md-ellipsis">
      Decade Counter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#decimal-to-binary-conversion" class="md-nav__link">
    <span class="md-ellipsis">
      Decimal to Binary Conversion
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#decoder" class="md-nav__link">
    <span class="md-ellipsis">
      Decoder
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#decoder-enable" class="md-nav__link">
    <span class="md-ellipsis">
      Decoder Enable
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#demux-1-to-4" class="md-nav__link">
    <span class="md-ellipsis">
      DEMUX 1-to-4
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#demultiplexer" class="md-nav__link">
    <span class="md-ellipsis">
      Demultiplexer
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#design-documentation" class="md-nav__link">
    <span class="md-ellipsis">
      Design Documentation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#design-hierarchy" class="md-nav__link">
    <span class="md-ellipsis">
      Design Hierarchy
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#design-reuse" class="md-nav__link">
    <span class="md-ellipsis">
      Design Reuse
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#design-verification" class="md-nav__link">
    <span class="md-ellipsis">
      Design Verification
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#digital-signal" class="md-nav__link">
    <span class="md-ellipsis">
      Digital Signal
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#digital-system-design" class="md-nav__link">
    <span class="md-ellipsis">
      Digital System Design
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#distributive-law" class="md-nav__link">
    <span class="md-ellipsis">
      Distributive Law
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#dont-care-condition" class="md-nav__link">
    <span class="md-ellipsis">
      Don't Care Condition
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#double-flop-synchronizer" class="md-nav__link">
    <span class="md-ellipsis">
      Double Flop Synchronizer
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#down-counter" class="md-nav__link">
    <span class="md-ellipsis">
      Down Counter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#dual-expression" class="md-nav__link">
    <span class="md-ellipsis">
      Dual Expression
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#duty-cycle" class="md-nav__link">
    <span class="md-ellipsis">
      Duty Cycle
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#dynamic-hazard" class="md-nav__link">
    <span class="md-ellipsis">
      Dynamic Hazard
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#edge-triggered" class="md-nav__link">
    <span class="md-ellipsis">
      Edge Triggered
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#enable-signal" class="md-nav__link">
    <span class="md-ellipsis">
      Enable Signal
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#encoder" class="md-nav__link">
    <span class="md-ellipsis">
      Encoder
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#equality-comparator" class="md-nav__link">
    <span class="md-ellipsis">
      Equality Comparator
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#error-detection" class="md-nav__link">
    <span class="md-ellipsis">
      Error Detection
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#essential-prime-implicant" class="md-nav__link">
    <span class="md-ellipsis">
      Essential Prime Implicant
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#factoring" class="md-nav__link">
    <span class="md-ellipsis">
      Factoring
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fall-time" class="md-nav__link">
    <span class="md-ellipsis">
      Fall Time
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#falling-edge" class="md-nav__link">
    <span class="md-ellipsis">
      Falling Edge
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fan-in" class="md-nav__link">
    <span class="md-ellipsis">
      Fan-In
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fan-out" class="md-nav__link">
    <span class="md-ellipsis">
      Fan-Out
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#feedback-loop" class="md-nav__link">
    <span class="md-ellipsis">
      Feedback Loop
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#finite-state-machine" class="md-nav__link">
    <span class="md-ellipsis">
      Finite State Machine
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#flip-flop-symbol" class="md-nav__link">
    <span class="md-ellipsis">
      Flip-Flop Symbol
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fpga-architecture" class="md-nav__link">
    <span class="md-ellipsis">
      FPGA Architecture
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fpga-flip-flop" class="md-nav__link">
    <span class="md-ellipsis">
      FPGA Flip-Flop
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fpga-implementation" class="md-nav__link">
    <span class="md-ellipsis">
      FPGA Implementation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fpga-lut" class="md-nav__link">
    <span class="md-ellipsis">
      FPGA LUT
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fpga-routing" class="md-nav__link">
    <span class="md-ellipsis">
      FPGA Routing
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fsm-design-process" class="md-nav__link">
    <span class="md-ellipsis">
      FSM Design Process
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fsm-state" class="md-nav__link">
    <span class="md-ellipsis">
      FSM State
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#fsm-verification" class="md-nav__link">
    <span class="md-ellipsis">
      FSM Verification
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#full-adder" class="md-nav__link">
    <span class="md-ellipsis">
      Full Adder
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#functional-completeness" class="md-nav__link">
    <span class="md-ellipsis">
      Functional Completeness
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#functional-verification" class="md-nav__link">
    <span class="md-ellipsis">
      Functional Verification
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#gate-delay" class="md-nav__link">
    <span class="md-ellipsis">
      Gate Delay
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#gate-symbol" class="md-nav__link">
    <span class="md-ellipsis">
      Gate Symbol
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#gate-level-design" class="md-nav__link">
    <span class="md-ellipsis">
      Gate-Level Design
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#gate-level-verilog" class="md-nav__link">
    <span class="md-ellipsis">
      Gate-Level Verilog
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#gated-sr-latch" class="md-nav__link">
    <span class="md-ellipsis">
      Gated SR Latch
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#gray-code" class="md-nav__link">
    <span class="md-ellipsis">
      Gray Code
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#gray-code-encoding" class="md-nav__link">
    <span class="md-ellipsis">
      Gray Code Encoding
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#half-adder" class="md-nav__link">
    <span class="md-ellipsis">
      Half Adder
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hardware-software-boundary" class="md-nav__link">
    <span class="md-ellipsis">
      Hardware-Software Boundary
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hazard" class="md-nav__link">
    <span class="md-ellipsis">
      Hazard
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hazard-free-design" class="md-nav__link">
    <span class="md-ellipsis">
      Hazard-Free Design
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hdl-vs-programming" class="md-nav__link">
    <span class="md-ellipsis">
      HDL vs Programming
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hex-to-binary-conversion" class="md-nav__link">
    <span class="md-ellipsis">
      Hex to Binary Conversion
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hexadecimal-numbers" class="md-nav__link">
    <span class="md-ellipsis">
      Hexadecimal Numbers
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hierarchical-design" class="md-nav__link">
    <span class="md-ellipsis">
      Hierarchical Design
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#hold-time" class="md-nav__link">
    <span class="md-ellipsis">
      Hold Time
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#idempotent-law" class="md-nav__link">
    <span class="md-ellipsis">
      Idempotent Law
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#identity-law" class="md-nav__link">
    <span class="md-ellipsis">
      Identity Law
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#ieee-gate-symbols" class="md-nav__link">
    <span class="md-ellipsis">
      IEEE Gate Symbols
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#if-else-in-verilog" class="md-nav__link">
    <span class="md-ellipsis">
      If-Else in Verilog
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#implicant-cover" class="md-nav__link">
    <span class="md-ellipsis">
      Implicant Cover
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#initial-block" class="md-nav__link">
    <span class="md-ellipsis">
      Initial Block
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#inout-port" class="md-nav__link">
    <span class="md-ellipsis">
      Inout Port
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#input-port" class="md-nav__link">
    <span class="md-ellipsis">
      Input Port
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#invalid-state-problem" class="md-nav__link">
    <span class="md-ellipsis">
      Invalid State Problem
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#jk-flip-flop" class="md-nav__link">
    <span class="md-ellipsis">
      JK Flip-Flop
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#jk-toggle-mode" class="md-nav__link">
    <span class="md-ellipsis">
      JK Toggle Mode
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#johnson-counter" class="md-nav__link">
    <span class="md-ellipsis">
      Johnson Counter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#k-map-2-variable" class="md-nav__link">
    <span class="md-ellipsis">
      K-Map 2 Variable
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#k-map-3-variable" class="md-nav__link">
    <span class="md-ellipsis">
      K-Map 3 Variable
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#k-map-4-variable" class="md-nav__link">
    <span class="md-ellipsis">
      K-Map 4 Variable
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#k-map-grouping-rules" class="md-nav__link">
    <span class="md-ellipsis">
      K-Map Grouping Rules
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#karnaugh-map" class="md-nav__link">
    <span class="md-ellipsis">
      Karnaugh Map
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#latch-timing-problem" class="md-nav__link">
    <span class="md-ellipsis">
      Latch Timing Problem
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#led-indicator" class="md-nav__link">
    <span class="md-ellipsis">
      LED Indicator
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#level-sensitive" class="md-nav__link">
    <span class="md-ellipsis">
      Level Sensitive
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#load-signal" class="md-nav__link">
    <span class="md-ellipsis">
      Load Signal
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#logic-analyzer" class="md-nav__link">
    <span class="md-ellipsis">
      Logic Analyzer
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#logic-family" class="md-nav__link">
    <span class="md-ellipsis">
      Logic Family
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#logic-gate" class="md-nav__link">
    <span class="md-ellipsis">
      Logic Gate
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#logic-levels" class="md-nav__link">
    <span class="md-ellipsis">
      Logic Levels
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#logic-minimization" class="md-nav__link">
    <span class="md-ellipsis">
      Logic Minimization
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#logic-probe" class="md-nav__link">
    <span class="md-ellipsis">
      Logic Probe
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#magnitude-comparator" class="md-nav__link">
    <span class="md-ellipsis">
      Magnitude Comparator
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#master-slave-flip-flop" class="md-nav__link">
    <span class="md-ellipsis">
      Master-Slave Flip-Flop
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#maxterm" class="md-nav__link">
    <span class="md-ellipsis">
      Maxterm
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#mealy-machine" class="md-nav__link">
    <span class="md-ellipsis">
      Mealy Machine
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#mealy-output" class="md-nav__link">
    <span class="md-ellipsis">
      Mealy Output
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#memory-element" class="md-nav__link">
    <span class="md-ellipsis">
      Memory Element
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#metastability" class="md-nav__link">
    <span class="md-ellipsis">
      Metastability
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#minimal-form" class="md-nav__link">
    <span class="md-ellipsis">
      Minimal Form
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#minimal-pos" class="md-nav__link">
    <span class="md-ellipsis">
      Minimal POS
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#minimal-sop" class="md-nav__link">
    <span class="md-ellipsis">
      Minimal SOP
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#minterm" class="md-nav__link">
    <span class="md-ellipsis">
      Minterm
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#mod-n-counter" class="md-nav__link">
    <span class="md-ellipsis">
      Mod-N Counter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#module-definition" class="md-nav__link">
    <span class="md-ellipsis">
      Module Definition
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#module-instantiation" class="md-nav__link">
    <span class="md-ellipsis">
      Module Instantiation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#moore-machine" class="md-nav__link">
    <span class="md-ellipsis">
      Moore Machine
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#moore-output" class="md-nav__link">
    <span class="md-ellipsis">
      Moore Output
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#mtbf-concept" class="md-nav__link">
    <span class="md-ellipsis">
      MTBF Concept
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#multi-level-logic" class="md-nav__link">
    <span class="md-ellipsis">
      Multi-Level Logic
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#multiplexer" class="md-nav__link">
    <span class="md-ellipsis">
      Multiplexer
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#mux-2-to-1" class="md-nav__link">
    <span class="md-ellipsis">
      MUX 2-to-1
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#mux-4-to-1" class="md-nav__link">
    <span class="md-ellipsis">
      MUX 4-to-1
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#mux-8-to-1" class="md-nav__link">
    <span class="md-ellipsis">
      MUX 8-to-1
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#mux-as-logic-function" class="md-nav__link">
    <span class="md-ellipsis">
      MUX as Logic Function
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#mux-tree" class="md-nav__link">
    <span class="md-ellipsis">
      MUX Tree
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#nand-gate" class="md-nav__link">
    <span class="md-ellipsis">
      NAND Gate
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#nand-only-design" class="md-nav__link">
    <span class="md-ellipsis">
      NAND-Only Design
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#negedge-keyword" class="md-nav__link">
    <span class="md-ellipsis">
      Negedge Keyword
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#negative-edge-triggered" class="md-nav__link">
    <span class="md-ellipsis">
      Negative Edge Triggered
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#next-state" class="md-nav__link">
    <span class="md-ellipsis">
      Next State
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#next-state-equation" class="md-nav__link">
    <span class="md-ellipsis">
      Next State Equation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#next-state-logic" class="md-nav__link">
    <span class="md-ellipsis">
      Next State Logic
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#noise-margin" class="md-nav__link">
    <span class="md-ellipsis">
      Noise Margin
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#non-blocking-assignment" class="md-nav__link">
    <span class="md-ellipsis">
      Non-Blocking Assignment
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#non-overlapping-detection" class="md-nav__link">
    <span class="md-ellipsis">
      Non-Overlapping Detection
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#non-synthesizable-code" class="md-nav__link">
    <span class="md-ellipsis">
      Non-Synthesizable Code
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#nor-gate" class="md-nav__link">
    <span class="md-ellipsis">
      NOR Gate
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#nor-only-design" class="md-nav__link">
    <span class="md-ellipsis">
      NOR-Only Design
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#not-gate" class="md-nav__link">
    <span class="md-ellipsis">
      NOT Gate
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#not-operation" class="md-nav__link">
    <span class="md-ellipsis">
      NOT Operation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#null-law" class="md-nav__link">
    <span class="md-ellipsis">
      Null Law
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#octal-numbers" class="md-nav__link">
    <span class="md-ellipsis">
      Octal Numbers
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#one-hot-encoding" class="md-nav__link">
    <span class="md-ellipsis">
      One-Hot Encoding
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#or-gate" class="md-nav__link">
    <span class="md-ellipsis">
      OR Gate
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#or-operation" class="md-nav__link">
    <span class="md-ellipsis">
      OR Operation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#output-equation" class="md-nav__link">
    <span class="md-ellipsis">
      Output Equation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#output-logic" class="md-nav__link">
    <span class="md-ellipsis">
      Output Logic
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#output-port" class="md-nav__link">
    <span class="md-ellipsis">
      Output Port
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#overflow-detection" class="md-nav__link">
    <span class="md-ellipsis">
      Overflow Detection
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#overflow-in-addition" class="md-nav__link">
    <span class="md-ellipsis">
      Overflow in Addition
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#parallel-in-parallel-out" class="md-nav__link">
    <span class="md-ellipsis">
      Parallel In Parallel Out
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#parallel-in-serial-out" class="md-nav__link">
    <span class="md-ellipsis">
      Parallel In Serial Out
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#parallel-load-register" class="md-nav__link">
    <span class="md-ellipsis">
      Parallel Load Register
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#parameter" class="md-nav__link">
    <span class="md-ellipsis">
      Parameter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#parity-bit" class="md-nav__link">
    <span class="md-ellipsis">
      Parity Bit
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#parity-checker" class="md-nav__link">
    <span class="md-ellipsis">
      Parity Checker
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#parity-generator" class="md-nav__link">
    <span class="md-ellipsis">
      Parity Generator
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#pattern-recognition-fsm" class="md-nav__link">
    <span class="md-ellipsis">
      Pattern Recognition FSM
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#pin-assignment" class="md-nav__link">
    <span class="md-ellipsis">
      Pin Assignment
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#port-declaration" class="md-nav__link">
    <span class="md-ellipsis">
      Port Declaration
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#posedge-keyword" class="md-nav__link">
    <span class="md-ellipsis">
      Posedge Keyword
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#positive-edge-triggered" class="md-nav__link">
    <span class="md-ellipsis">
      Positive Edge Triggered
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#preset-input" class="md-nav__link">
    <span class="md-ellipsis">
      Preset Input
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#prime-implicant" class="md-nav__link">
    <span class="md-ellipsis">
      Prime Implicant
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#priority-encoder" class="md-nav__link">
    <span class="md-ellipsis">
      Priority Encoder
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#product-of-sums" class="md-nav__link">
    <span class="md-ellipsis">
      Product of Sums
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#propagation-delay" class="md-nav__link">
    <span class="md-ellipsis">
      Propagation Delay
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#quine-mccluskey-method" class="md-nav__link">
    <span class="md-ellipsis">
      Quine-McCluskey Method
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#race-condition" class="md-nav__link">
    <span class="md-ellipsis">
      Race Condition
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#reg-data-type" class="md-nav__link">
    <span class="md-ellipsis">
      Reg Data Type
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#register" class="md-nav__link">
    <span class="md-ellipsis">
      Register
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#register-file" class="md-nav__link">
    <span class="md-ellipsis">
      Register File
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#register-transfer-level" class="md-nav__link">
    <span class="md-ellipsis">
      Register Transfer Level
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#ring-counter" class="md-nav__link">
    <span class="md-ellipsis">
      Ring Counter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#ripple-carry-adder" class="md-nav__link">
    <span class="md-ellipsis">
      Ripple Carry Adder
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#rise-time" class="md-nav__link">
    <span class="md-ellipsis">
      Rise Time
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#rising-edge" class="md-nav__link">
    <span class="md-ellipsis">
      Rising Edge
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#rtl-notation" class="md-nav__link">
    <span class="md-ellipsis">
      RTL Notation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#rtl-verilog" class="md-nav__link">
    <span class="md-ellipsis">
      RTL Verilog
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#self-checking-testbench" class="md-nav__link">
    <span class="md-ellipsis">
      Self-Checking Testbench
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#sensitivity-list" class="md-nav__link">
    <span class="md-ellipsis">
      Sensitivity List
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#sequence-detector" class="md-nav__link">
    <span class="md-ellipsis">
      Sequence Detector
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#sequential-always" class="md-nav__link">
    <span class="md-ellipsis">
      Sequential Always
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#sequential-logic" class="md-nav__link">
    <span class="md-ellipsis">
      Sequential Logic
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#serial-in-parallel-out" class="md-nav__link">
    <span class="md-ellipsis">
      Serial In Parallel Out
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#serial-in-serial-out" class="md-nav__link">
    <span class="md-ellipsis">
      Serial In Serial Out
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#setup-time" class="md-nav__link">
    <span class="md-ellipsis">
      Setup Time
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#shift-register" class="md-nav__link">
    <span class="md-ellipsis">
      Shift Register
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#signal-integrity" class="md-nav__link">
    <span class="md-ellipsis">
      Signal Integrity
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#signed-binary-numbers" class="md-nav__link">
    <span class="md-ellipsis">
      Signed Binary Numbers
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#simulation" class="md-nav__link">
    <span class="md-ellipsis">
      Simulation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#simulation-time" class="md-nav__link">
    <span class="md-ellipsis">
      Simulation Time
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#sr-latch" class="md-nav__link">
    <span class="md-ellipsis">
      SR Latch
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#sr-latch-truth-table" class="md-nav__link">
    <span class="md-ellipsis">
      SR Latch Truth Table
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#standard-form" class="md-nav__link">
    <span class="md-ellipsis">
      Standard Form
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#state-assignment" class="md-nav__link">
    <span class="md-ellipsis">
      State Assignment
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#state-concept" class="md-nav__link">
    <span class="md-ellipsis">
      State Concept
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#state-diagram" class="md-nav__link">
    <span class="md-ellipsis">
      State Diagram
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#state-diagram-notation" class="md-nav__link">
    <span class="md-ellipsis">
      State Diagram Notation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#state-encoding" class="md-nav__link">
    <span class="md-ellipsis">
      State Encoding
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#state-minimization" class="md-nav__link">
    <span class="md-ellipsis">
      State Minimization
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#state-table" class="md-nav__link">
    <span class="md-ellipsis">
      State Table
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#state-transition" class="md-nav__link">
    <span class="md-ellipsis">
      State Transition
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#static-hazard" class="md-nav__link">
    <span class="md-ellipsis">
      Static Hazard
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#stimulus-generation" class="md-nav__link">
    <span class="md-ellipsis">
      Stimulus Generation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#structural-modeling" class="md-nav__link">
    <span class="md-ellipsis">
      Structural Modeling
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#sum-bit" class="md-nav__link">
    <span class="md-ellipsis">
      Sum Bit
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#sum-of-products" class="md-nav__link">
    <span class="md-ellipsis">
      Sum of Products
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#switch-input" class="md-nav__link">
    <span class="md-ellipsis">
      Switch Input
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#synchronizer-circuit" class="md-nav__link">
    <span class="md-ellipsis">
      Synchronizer Circuit
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#synchronous-reset" class="md-nav__link">
    <span class="md-ellipsis">
      Synchronous Reset
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#synchronous-system" class="md-nav__link">
    <span class="md-ellipsis">
      Synchronous System
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#synthesis" class="md-nav__link">
    <span class="md-ellipsis">
      Synthesis
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#synthesizable-code" class="md-nav__link">
    <span class="md-ellipsis">
      Synthesizable Code
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#t-flip-flop" class="md-nav__link">
    <span class="md-ellipsis">
      T Flip-Flop
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#testbench" class="md-nav__link">
    <span class="md-ellipsis">
      Testbench
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#test-vector" class="md-nav__link">
    <span class="md-ellipsis">
      Test Vector
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#timing-constraint" class="md-nav__link">
    <span class="md-ellipsis">
      Timing Constraint
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#timing-diagram" class="md-nav__link">
    <span class="md-ellipsis">
      Timing Diagram
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#timing-verification" class="md-nav__link">
    <span class="md-ellipsis">
      Timing Verification
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#timing-violation" class="md-nav__link">
    <span class="md-ellipsis">
      Timing Violation
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#traffic-light-controller" class="md-nav__link">
    <span class="md-ellipsis">
      Traffic Light Controller
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#transparent-latch" class="md-nav__link">
    <span class="md-ellipsis">
      Transparent Latch
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#tri-state-buffer" class="md-nav__link">
    <span class="md-ellipsis">
      Tri-State Buffer
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#truth-table" class="md-nav__link">
    <span class="md-ellipsis">
      Truth Table
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#ttl-logic" class="md-nav__link">
    <span class="md-ellipsis">
      TTL Logic
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#two-level-logic" class="md-nav__link">
    <span class="md-ellipsis">
      Two-Level Logic
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#twos-complement" class="md-nav__link">
    <span class="md-ellipsis">
      Two's Complement
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#universal-gate" class="md-nav__link">
    <span class="md-ellipsis">
      Universal Gate
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#universal-shift-register" class="md-nav__link">
    <span class="md-ellipsis">
      Universal Shift Register
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#up-counter" class="md-nav__link">
    <span class="md-ellipsis">
      Up Counter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#up-down-counter" class="md-nav__link">
    <span class="md-ellipsis">
      Up-Down Counter
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#vending-machine-fsm" class="md-nav__link">
    <span class="md-ellipsis">
      Vending Machine FSM
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#verilog-hdl" class="md-nav__link">
    <span class="md-ellipsis">
      Verilog HDL
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#voltage-threshold" class="md-nav__link">
    <span class="md-ellipsis">
      Voltage Threshold
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#waveform-viewer" class="md-nav__link">
    <span class="md-ellipsis">
      Waveform Viewer
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#weighted-codes" class="md-nav__link">
    <span class="md-ellipsis">
      Weighted Codes
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#wire-data-type" class="md-nav__link">
    <span class="md-ellipsis">
      Wire Data Type
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#xnor-gate" class="md-nav__link">
    <span class="md-ellipsis">
      XNOR Gate
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#xor-gate" class="md-nav__link">
    <span class="md-ellipsis">
      XOR Gate
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#2-to-4-decoder" class="md-nav__link">
    <span class="md-ellipsis">
      2-to-4 Decoder
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#3-to-8-decoder" class="md-nav__link">
    <span class="md-ellipsis">
      3-to-8 Decoder
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#7-segment-decoder" class="md-nav__link">
    <span class="md-ellipsis">
      7-Segment Decoder
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#7-segment-display" class="md-nav__link">
    <span class="md-ellipsis">
      7-Segment Display
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
                  </div>
                </div>
              </div>
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  

  
  


<h1 id="digital-electronics-glossary-of-terms">Digital Electronics Glossary of Terms</h1>
<p>This glossary contains definitions for key concepts in digital electronics, organized alphabetically. Each definition follows ISO 11179 standards: precise, concise, distinct, and non-circular.</p>
<h4 id="absorption-law">Absorption Law</h4>
<p>A Boolean algebra simplification rule stating that a variable combined with its AND-product or OR-sum with another variable reduces to just the first variable.</p>
<p>The absorption law helps eliminate redundant terms in Boolean expressions. The two forms are: A + AB = A and A(A + B) = A.</p>
<p><strong>Example:</strong> The expression X + XY simplifies to just X because if X is true, the entire expression is true regardless of Y.</p>
<h4 id="adjacent-cells">Adjacent Cells</h4>
<p>Cells in a Karnaugh map that differ by exactly one variable, allowing them to be grouped for simplification.</p>
<p>Adjacent cells share a common edge in the K-map grid. Groups of adjacent cells reduce to simpler product terms by eliminating the changing variable.</p>
<p><strong>Example:</strong> In a 3-variable K-map, cells for minterms m3 (011) and m7 (111) are adjacent because they differ only in variable A.</p>
<h4 id="algebraic-simplification">Algebraic Simplification</h4>
<p>The process of reducing Boolean expressions using Boolean algebra laws and theorems.</p>
<p>This manual technique applies rules like De Morgan's theorem, absorption, and distribution to minimize gate count before implementation.</p>
<p><strong>Example:</strong> ABC + ABC' can be simplified to AB by factoring out AB and applying the complement law.</p>
<h4 id="alu-concept">ALU Concept</h4>
<p>An arithmetic logic unit that performs arithmetic and bitwise logical operations on binary data.</p>
<p>The ALU is the computational heart of a processor, typically supporting operations like addition, subtraction, AND, OR, and comparison. Control signals select which operation to perform.</p>
<p><strong>Example:</strong> A simple 4-bit ALU might compute A + B, A - B, A AND B, or A XOR B based on a 2-bit operation selector.</p>
<h4 id="always-block">Always Block</h4>
<p>A Verilog procedural block that executes whenever signals in its sensitivity list change.</p>
<p>Always blocks model both combinational logic (using @(*) sensitivity) and sequential logic (using @(posedge clk) sensitivity). They contain procedural statements like if-else and case.</p>
<p><strong>Example:</strong> <code>always @(posedge clk) q &lt;= d;</code> describes a D flip-flop that captures d on each rising clock edge.</p>
<h4 id="analog-vs-digital">Analog vs Digital</h4>
<p>The distinction between signals that vary continuously (analog) versus signals with discrete levels (digital).</p>
<p>Analog signals can take any value within a range, while digital signals are restricted to defined logic levels (typically high and low). Digital systems offer better noise immunity and easier processing.</p>
<p><strong>Example:</strong> A microphone produces an analog voltage proportional to sound pressure, while a digital counter outputs discrete binary values.</p>
<h4 id="and-gate">AND Gate</h4>
<p>A logic gate that outputs 1 only when all inputs are 1.</p>
<p>The AND gate implements logical conjunction. For a 2-input AND, the output equals A AND B, written as Y = AB or Y = A  B.</p>
<p><strong>Example:</strong> A 2-input AND gate with inputs A=1 and B=0 produces output Y=0.</p>
<h4 id="and-operation">AND Operation</h4>
<p>A Boolean operation that yields true only when all operands are true.</p>
<p>The AND operation is fundamental to Boolean algebra and digital logic. It corresponds to logical conjunction and multiplication in Boolean algebra.</p>
<p><strong>Example:</strong> In the expression F = AB, F equals 1 only when both A and B equal 1.</p>
<h4 id="assign-statement">Assign Statement</h4>
<p>A Verilog statement that creates a continuous connection between an expression and a wire.</p>
<p>Assign statements model combinational logic where the left-hand side continuously reflects changes in the right-hand expression with no storage.</p>
<p><strong>Example:</strong> <code>assign sum = a ^ b;</code> continuously drives sum with the XOR of a and b.</p>
<h4 id="associative-law">Associative Law</h4>
<p>A Boolean algebra law stating that the grouping of variables in AND or OR operations does not affect the result.</p>
<p>The associative law allows rearranging parentheses without changing the outcome: (A + B) + C = A + (B + C) and (AB)C = A(BC).</p>
<p><strong>Example:</strong> (X AND Y) AND Z equals X AND (Y AND Z), so parentheses can be removed.</p>
<h4 id="asynchronous-input">Asynchronous Input</h4>
<p>A signal that can change at any time, independent of the system clock.</p>
<p>Asynchronous inputs require synchronization before use in clocked logic to prevent metastability. Common examples include external button presses and sensor signals.</p>
<p><strong>Example:</strong> A reset button pressed by a user is asynchronous because it has no timing relationship to the system clock.</p>
<h4 id="asynchronous-reset">Asynchronous Reset</h4>
<p>A reset signal that immediately forces a flip-flop to its initial state regardless of clock.</p>
<p>Asynchronous resets take effect as soon as asserted, without waiting for a clock edge. They provide immediate initialization but can cause timing issues.</p>
<p><strong>Example:</strong> <code>always @(posedge clk or posedge reset) if (reset) q &lt;= 0; else q &lt;= d;</code></p>
<h4 id="abstraction-levels">Abstraction Levels</h4>
<p>Hierarchical layers of design representation ranging from system behavior to physical implementation.</p>
<p>Higher abstraction levels hide implementation details. Common levels include system, behavioral, RTL, gate, and physical. Designers work at the level appropriate for their task.</p>
<p><strong>Example:</strong> A designer specifies an adder behaviorally as C = A + B, while synthesis tools determine the gate-level implementation.</p>
<h4 id="bcd-counter">BCD Counter</h4>
<p>A counter that counts in binary-coded decimal, cycling from 0 to 9.</p>
<p>A BCD counter requires 4 bits but only uses states 0000 through 1001. It resets to 0 after reaching 9, making it ideal for decimal displays.</p>
<p><strong>Example:</strong> A decade counter driving a 7-segment display cycles through 0-1-2-3-4-5-6-7-8-9-0...</p>
<h4 id="bcd-encoding">BCD Encoding</h4>
<p>A method of representing decimal digits where each digit is encoded as a 4-bit binary number.</p>
<p>BCD simplifies decimal I/O operations by encoding each decimal digit (0-9) separately. It uses only 10 of the 16 possible 4-bit combinations.</p>
<p><strong>Example:</strong> The decimal number 47 is encoded in BCD as 0100 0111 (4 = 0100, 7 = 0111).</p>
<h4 id="behavioral-modeling">Behavioral Modeling</h4>
<p>A Verilog modeling style that describes what a circuit does without specifying how it is built.</p>
<p>Behavioral models use high-level constructs like if-else and arithmetic operators. Synthesis tools convert behavioral descriptions to gate-level implementations.</p>
<p><strong>Example:</strong> <code>always @(*) if (sel) y = a; else y = b;</code> behaviorally describes a 2-to-1 multiplexer.</p>
<h4 id="bidirectional-shift">Bidirectional Shift</h4>
<p>A shift register operation that can shift data left or right based on a control signal.</p>
<p>Bidirectional shift registers add flexibility for applications like multiplication/division by powers of 2 or serial data reversal.</p>
<p><strong>Example:</strong> A universal shift register with a direction input shifts left when DIR=0 and right when DIR=1.</p>
<h4 id="binary-addition">Binary Addition</h4>
<p>The arithmetic operation of adding two binary numbers.</p>
<p>Binary addition follows rules: 0+0=0, 0+1=1, 1+0=1, 1+1=10 (sum=0, carry=1). Carries propagate from right to left just as in decimal addition.</p>
<p><strong>Example:</strong> Adding 1011 + 0110: starting from the right, 1+0=1, 1+1=10 (write 0, carry 1), 0+1+1=10 (write 0, carry 1), 1+0+1=10. Result: 10001.</p>
<h4 id="binary-comparator">Binary Comparator</h4>
<p>A circuit that compares two binary numbers and indicates their relative magnitude.</p>
<p>Comparators output signals indicating whether A&gt;B, A&lt;B, or A=B. They form the basis of conditional operations in digital systems.</p>
<p><strong>Example:</strong> A 4-bit magnitude comparator comparing A=0101 and B=0011 asserts the A&gt;B output.</p>
<h4 id="binary-counter">Binary Counter</h4>
<p>A counter that increments through all possible states of its bit width in binary sequence.</p>
<p>An n-bit binary counter has 2^n states, counting from 0 to 2^n - 1 before wrapping to 0. Each flip-flop toggles at half the frequency of the previous stage.</p>
<p><strong>Example:</strong> A 3-bit binary counter sequences through 000, 001, 010, 011, 100, 101, 110, 111, 000...</p>
<h4 id="binary-encoding">Binary Encoding</h4>
<p>A state encoding method that assigns sequential binary numbers to FSM states.</p>
<p>Binary encoding uses the minimum number of flip-flops (ceiling of log2 of state count) but may require more complex next-state logic than one-hot encoding.</p>
<p><strong>Example:</strong> A 4-state FSM uses 2-bit binary encoding: S0=00, S1=01, S2=10, S3=11.</p>
<h4 id="binary-number-system">Binary Number System</h4>
<p>A base-2 positional number system using only digits 0 and 1.</p>
<p>Binary is the foundation of digital electronics because electronic circuits can reliably distinguish between two states. Each digit position represents a power of 2.</p>
<p><strong>Example:</strong> Binary 1101 equals decimal 13 (18 + 14 + 02 + 11).</p>
<h4 id="binary-subtraction">Binary Subtraction</h4>
<p>The arithmetic operation of subtracting one binary number from another.</p>
<p>Binary subtraction can use direct borrowing or, more commonly, two's complement addition. The latter avoids separate subtraction circuitry.</p>
<p><strong>Example:</strong> Computing 1010 - 0011 using two's complement: 1010 + 1101 = 10111, discarding the overflow gives 0111 (7).</p>
<h4 id="binary-to-decimal-conversion">Binary to Decimal Conversion</h4>
<p>The process of calculating the decimal value of a binary number.</p>
<p>Multiply each binary digit by its position weight (power of 2) and sum all products. This converts the base-2 representation to base-10.</p>
<p><strong>Example:</strong> Binary 10110 = 116 + 08 + 14 + 12 + 01 = 22 in decimal.</p>
<h4 id="bistable-element">Bistable Element</h4>
<p>A circuit with two stable states that can store one bit of information indefinitely.</p>
<p>Bistable elements remain in their current state until an input forces a change. Cross-coupled inverters or gates create the feedback necessary for bistability.</p>
<p><strong>Example:</strong> Two inverters connected in a loop form the simplest bistable element, storing either 0 or 1 with no input.</p>
<h4 id="blocking-assignment">Blocking Assignment</h4>
<p>A Verilog procedural assignment (=) that executes immediately and blocks subsequent statements.</p>
<p>Blocking assignments execute in order, with each completing before the next begins. They model combinational logic within always blocks.</p>
<p><strong>Example:</strong> <code>a = b; c = a;</code> results in c getting b's value because a is updated before c is assigned.</p>
<h4 id="boolean-algebra">Boolean Algebra</h4>
<p>A mathematical system for manipulating logical expressions using operations AND, OR, and NOT.</p>
<p>Boolean algebra provides the theoretical foundation for digital circuit design. Its laws enable systematic simplification and optimization of logic functions.</p>
<p><strong>Example:</strong> The Boolean expression A + AB simplifies to A using the absorption law.</p>
<h4 id="boolean-constant">Boolean Constant</h4>
<p>A fixed value in Boolean algebra, either 0 (false) or 1 (true).</p>
<p>Boolean constants appear in expressions and truth tables. They interact with variables according to Boolean algebra laws like the identity and null laws.</p>
<p><strong>Example:</strong> In the expression F = A + 0, the constant 0 has no effect on the output (identity law).</p>
<h4 id="boolean-expression">Boolean Expression</h4>
<p>A combination of Boolean variables, constants, and operators that evaluates to 0 or 1.</p>
<p>Boolean expressions describe logic functions that can be implemented as circuits. They serve as the specification for digital design.</p>
<p><strong>Example:</strong> F = AB' + BC is a Boolean expression with two product terms combined by OR.</p>
<h4 id="boolean-function">Boolean Function</h4>
<p>A mapping from Boolean input combinations to Boolean outputs.</p>
<p>A Boolean function defines the input-output behavior of a logic circuit. It can be represented as an expression, truth table, or circuit diagram.</p>
<p><strong>Example:</strong> The XOR function outputs 1 when exactly one of two inputs is 1: F(A,B) = A'B + AB'.</p>
<h4 id="boolean-proof-technique">Boolean Proof Technique</h4>
<p>A method for verifying Boolean identities by algebraic manipulation or truth table evaluation.</p>
<p>Proofs demonstrate that two expressions are equivalent by transforming one into the other or by showing they have identical truth tables.</p>
<p><strong>Example:</strong> Proving A + AB = A: Factor to get A(1 + B) = A(1) = A.</p>
<h4 id="boolean-to-gates-mapping">Boolean to Gates Mapping</h4>
<p>The process of converting a Boolean expression to a logic gate circuit.</p>
<p>Each Boolean operator corresponds to a gate: AND for multiplication, OR for addition, NOT for complement. Multi-level expressions create cascaded gates.</p>
<p><strong>Example:</strong> F = AB + C maps to an AND gate feeding one input of an OR gate, with C feeding the other OR input.</p>
<h4 id="boolean-variable">Boolean Variable</h4>
<p>A symbol representing a logical quantity that can be either 0 or 1.</p>
<p>Boolean variables are named with single letters or descriptive identifiers. They represent inputs, intermediate signals, or outputs in digital systems.</p>
<p><strong>Example:</strong> In F = A AND B, both A and B are Boolean variables that can each be 0 or 1.</p>
<h4 id="breadboard-prototyping">Breadboard Prototyping</h4>
<p>Building temporary circuits on a solderless breadboard for testing and experimentation.</p>
<p>Breadboards allow rapid circuit construction without soldering. Their internal connection pattern (5-hole rows, power rails) must be understood for correct wiring.</p>
<p><strong>Example:</strong> A student builds a 4-bit adder on a breadboard using 74LS83 ICs, LEDs, and switches.</p>
<h4 id="buffer-gate">Buffer Gate</h4>
<p>A logic gate that produces an output equal to its input, providing signal conditioning.</p>
<p>Buffers add drive strength, restore signal levels, or introduce intentional delay. Tri-state buffers add an enable input for bus applications.</p>
<p><strong>Example:</strong> A buffer between a weak sensor output and a long wire ensures proper logic levels at the destination.</p>
<h4 id="bus-architecture">Bus Architecture</h4>
<p>A shared communication pathway allowing multiple components to exchange data.</p>
<p>Bus architectures use tri-state buffers to allow only one driver at a time. They reduce wire count compared to point-to-point connections.</p>
<p><strong>Example:</strong> An 8-bit data bus connects CPU, memory, and I/O devices, with each device enabled only when addressed.</p>
<h4 id="canonical-form">Canonical Form</h4>
<p>A standard representation of a Boolean function using all variables in every term.</p>
<p>Canonical forms include sum-of-minterms and product-of-maxterms. They directly correspond to truth table rows and provide a unique expression.</p>
<p><strong>Example:</strong> F = (1,3,5,7) is the canonical SOP form listing the minterms where F=1.</p>
<h4 id="carry-bit">Carry Bit</h4>
<p>The output bit generated when a binary addition exceeds the capacity of a single bit position.</p>
<p>Carry bits propagate from less significant to more significant bit positions. Managing carry propagation is crucial for adder performance.</p>
<p><strong>Example:</strong> Adding 1+1 in binary produces sum=0 with carry=1 to the next position.</p>
<h4 id="carry-lookahead-concept">Carry Lookahead Concept</h4>
<p>A fast addition technique that calculates all carry bits simultaneously using generate and propagate logic.</p>
<p>Carry lookahead eliminates the ripple delay by computing carries in parallel. It trades increased logic complexity for reduced delay.</p>
<p><strong>Example:</strong> A 4-bit carry lookahead adder computes all carries in constant time using G and P signals from each bit position.</p>
<h4 id="carry-propagation-delay">Carry Propagation Delay</h4>
<p>The time required for a carry to ripple through all stages of an adder.</p>
<p>In ripple-carry adders, the worst-case delay grows linearly with bit width. Carry lookahead and other techniques reduce this bottleneck.</p>
<p><strong>Example:</strong> A 32-bit ripple-carry adder has 32 stages of carry propagation, making it much slower than a carry-lookahead design.</p>
<h4 id="case-statement">Case Statement</h4>
<p>A Verilog construct that selects between multiple alternatives based on an expression value.</p>
<p>Case statements efficiently implement multiplexers and decoders in behavioral Verilog. They must cover all possible cases to avoid inferred latches.</p>
<p><strong>Example:</strong> <code>case(sel) 2'b00: y = a; 2'b01: y = b; default: y = 0; endcase</code></p>
<h4 id="clear-input">Clear Input</h4>
<p>A flip-flop control signal that forces the output to 0.</p>
<p>Clear inputs reset flip-flops to a known state. They can be synchronous (effective on clock edge) or asynchronous (immediate effect).</p>
<p><strong>Example:</strong> A counter uses a clear input to initialize all flip-flops to 0 before counting begins.</p>
<h4 id="clear-signal">Clear Signal</h4>
<p>A control signal that resets a register or counter to zero.</p>
<p>Clear signals provide initialization capability essential for known starting conditions. The term is often used interchangeably with reset.</p>
<p><strong>Example:</strong> Asserting CLR on a 4-bit register forces all outputs Q3Q2Q1Q0 to 0000.</p>
<h4 id="clock-edge">Clock Edge</h4>
<p>The moment when a clock signal transitions between logic levels.</p>
<p>Edge-triggered devices respond only at clock transitions, either rising (01) or falling (10). This provides precise timing control.</p>
<p><strong>Example:</strong> A positive-edge-triggered flip-flop samples its D input at each 0-to-1 clock transition.</p>
<h4 id="clock-frequency">Clock Frequency</h4>
<p>The number of clock cycles per second, measured in Hertz.</p>
<p>Clock frequency determines system speed. Higher frequencies allow more operations per second but increase power consumption and timing challenges.</p>
<p><strong>Example:</strong> A 100 MHz clock completes 100 million cycles per second, with each cycle lasting 10 nanoseconds.</p>
<h4 id="clock-generation">Clock Generation</h4>
<p>The creation of periodic timing signals in testbenches or circuits.</p>
<p>Clock generation in testbenches uses always blocks with delays. In hardware, crystals, PLLs, or oscillator circuits produce stable clock signals.</p>
<p><strong>Example:</strong> <code>always #5 clk = ~clk;</code> generates a clock with 10-unit period in a Verilog testbench.</p>
<h4 id="clock-period">Clock Period</h4>
<p>The time duration of one complete clock cycle.</p>
<p>Clock period is the inverse of frequency. All timing constraints (setup, hold, propagation delay) must fit within the clock period.</p>
<p><strong>Example:</strong> A 50 MHz clock has a period of 20 nanoseconds (1/50,000,000 seconds).</p>
<h4 id="clock-signal">Clock Signal</h4>
<p>A periodic waveform that synchronizes operations in a digital system.</p>
<p>The clock provides a timing reference ensuring all flip-flops change state together. It is the heartbeat of synchronous digital systems.</p>
<p><strong>Example:</strong> A clock oscillating between 0V and 3.3V at 100 MHz synchronizes a microprocessor.</p>
<h4 id="clock-to-q-delay">Clock-to-Q Delay</h4>
<p>The time from a clock edge until a flip-flop output becomes valid.</p>
<p>Clock-to-Q delay is part of the timing path calculation. It adds to the combinational delay between flip-flops to determine maximum operating frequency.</p>
<p><strong>Example:</strong> If tCQ = 2ns, the flip-flop output becomes stable 2ns after the active clock edge.</p>
<h4 id="cmos-logic">CMOS Logic</h4>
<p>A logic family using complementary pairs of p-type and n-type MOSFETs.</p>
<p>CMOS offers low static power consumption because one transistor is always off. It dominates modern digital IC fabrication.</p>
<p><strong>Example:</strong> A CMOS inverter uses a PMOS transistor to pull output high and an NMOS transistor to pull output low.</p>
<h4 id="combinational-always">Combinational Always</h4>
<p>A Verilog always block that models combinational logic using sensitivity to all inputs.</p>
<p>Combinational always blocks use @(*) to trigger on any input change. They must assign outputs for all input combinations to avoid latches.</p>
<p><strong>Example:</strong> <code>always @(*) y = a &amp; b;</code> models an AND gate in behavioral Verilog.</p>
<h4 id="combinational-logic">Combinational Logic</h4>
<p>Logic circuits whose outputs depend only on current input values.</p>
<p>Combinational circuits have no memory or feedback. The same input always produces the same output, with changes appearing after propagation delay.</p>
<p><strong>Example:</strong> A full adder is combinational because its sum and carry outputs depend only on the three current inputs.</p>
<h4 id="common-term-extraction">Common Term Extraction</h4>
<p>A simplification technique that factors out shared variables or terms from a Boolean expression.</p>
<p>Common term extraction reduces redundancy by identifying terms appearing in multiple products. It can lead to fewer gates or levels of logic.</p>
<p><strong>Example:</strong> ABC + ABD factors to AB(C + D), reducing the implementation from 6 AND gates to 3 gates plus an OR.</p>
<h4 id="commutative-law">Commutative Law</h4>
<p>A Boolean algebra law stating that the order of operands in AND or OR does not affect the result.</p>
<p>The commutative law allows reordering variables: A + B = B + A and AB = BA. This flexibility aids in expression simplification.</p>
<p><strong>Example:</strong> XY = YX, so inputs to an AND gate can connect in either order.</p>
<h4 id="complement-law">Complement Law</h4>
<p>A Boolean algebra law stating that a variable ORed with its complement equals 1, and ANDed equals 0.</p>
<p>The complement law provides: A + A' = 1 and A  A' = 0. It is fundamental for simplification and implementing logic functions.</p>
<p><strong>Example:</strong> In the expression A + A', the result is always 1 regardless of A's value.</p>
<h4 id="consensus-theorem">Consensus Theorem</h4>
<p>A Boolean simplification rule allowing removal of redundant terms formed by consensus.</p>
<p>The consensus of AB and A'C is BC. The consensus theorem states: AB + A'C + BC = AB + A'C, since BC is redundant.</p>
<p><strong>Example:</strong> XY + X'Z + YZ simplifies to XY + X'Z because YZ is the consensus term.</p>
<h4 id="continuous-assignment">Continuous Assignment</h4>
<p>A Verilog construct that continuously drives a wire based on an expression.</p>
<p>Continuous assignments model combinational logic. The left-hand side updates whenever right-hand side signals change.</p>
<p><strong>Example:</strong> <code>assign mux_out = sel ? a : b;</code> continuously selects between a and b based on sel.</p>
<h4 id="control-unit">Control Unit</h4>
<p>The component of a processor that generates control signals based on instructions and state.</p>
<p>The control unit orchestrates datapath operations by enabling registers, selecting ALU functions, and managing memory access.</p>
<p><strong>Example:</strong> A control unit asserts RegWrite and ALUOp signals based on decoding the current instruction opcode.</p>
<h4 id="counter">Counter</h4>
<p>A sequential circuit that cycles through a predetermined sequence of states.</p>
<p>Counters implement frequency division, event counting, and timing. They are fundamental building blocks in digital systems.</p>
<p><strong>Example:</strong> A 4-bit binary up-counter cycles through values 0 to 15, then wraps back to 0.</p>
<h4 id="counter-overflow">Counter Overflow</h4>
<p>The condition when a counter reaches its maximum value and wraps to zero.</p>
<p>Overflow detection indicates that the counter has completed a full cycle. It often generates a carry or terminal count output.</p>
<p><strong>Example:</strong> An 8-bit counter at 11111111 (255) overflows to 00000000 on the next increment.</p>
<h4 id="counter-state-diagram">Counter State Diagram</h4>
<p>A graphical representation showing all counter states and their transitions.</p>
<p>Counter state diagrams show the counting sequence and any reset or load behavior. They help verify counter design correctness.</p>
<p><strong>Example:</strong> A mod-6 counter state diagram shows six circles (0-5) connected in a ring with arrows showing the count sequence.</p>
<h4 id="current-state">Current State</h4>
<p>The present stored value in a sequential circuit.</p>
<p>Current state represents what the circuit "remembers" from past inputs. It is stored in flip-flops and determines output and next-state behavior.</p>
<p><strong>Example:</strong> If a 2-bit counter currently holds 10, its current state is state 2.</p>
<h4 id="d-flip-flop">D Flip-Flop</h4>
<p>An edge-triggered storage element that captures its D input on the active clock edge.</p>
<p>The D flip-flop is the most common sequential element in digital design. It eliminates the invalid state problem of SR flip-flops.</p>
<p><strong>Example:</strong> On a rising clock edge, Q takes the value present at D. Q' takes the complement.</p>
<h4 id="d-latch">D Latch</h4>
<p>A level-sensitive storage element that follows its D input while enabled and holds when disabled.</p>
<p>The D latch is transparent when enable is high, allowing input changes to pass through. When enable goes low, the last value is held.</p>
<p><strong>Example:</strong> With enable high, Q tracks D. When enable falls while D=1, Q remains 1 until enable goes high again.</p>
<h4 id="datapath-concept">Datapath Concept</h4>
<p>The collection of registers, ALUs, and interconnections that process data in a digital system.</p>
<p>The datapath performs arithmetic, logic, and data transfer operations under control unit direction. It is the "worker" while the control unit is the "manager."</p>
<p><strong>Example:</strong> A simple datapath might include a register file, ALU, and multiplexers connecting them.</p>
<h4 id="de-morgans-theorem">De Morgan's Theorem</h4>
<p>Two fundamental Boolean identities relating AND, OR, and NOT operations.</p>
<p>De Morgan's theorem states: (A + B)' = A'B' and (AB)' = A' + B'. It enables conversion between AND/OR forms and is essential for NAND/NOR implementations.</p>
<p><strong>Example:</strong> The complement of A OR B equals (NOT A) AND (NOT B): (A+B)' = A'B'.</p>
<h4 id="debouncing">Debouncing</h4>
<p>A technique that eliminates the spurious transitions caused by mechanical switch bounce.</p>
<p>Mechanical contacts bounce for several milliseconds when pressed. Debouncing circuits or software filters ignore transitions until the signal stabilizes.</p>
<p><strong>Example:</strong> A digital debouncer waits 20ms after a transition before accepting the new switch state.</p>
<h4 id="decade-counter">Decade Counter</h4>
<p>A counter that cycles through 10 states, typically 0 through 9.</p>
<p>Decade counters are BCD counters used in decimal display applications. They use 4 bits but reset after reaching 1001 (9).</p>
<p><strong>Example:</strong> A cascaded pair of decade counters can count from 00 to 99 for a two-digit display.</p>
<h4 id="decimal-to-binary-conversion">Decimal to Binary Conversion</h4>
<p>The process of converting a base-10 number to base-2 representation.</p>
<p>Repeated division by 2 yields binary digits from least to most significant. The remainders form the binary number read bottom-to-top.</p>
<p><strong>Example:</strong> Converting 13: 132=6 R1, 62=3 R0, 32=1 R1, 12=0 R1. Reading remainders: 1101.</p>
<h4 id="decoder">Decoder</h4>
<p>A combinational circuit that activates one of 2^n outputs based on an n-bit input code.</p>
<p>Decoders convert binary codes to one-hot outputs. They are essential for address decoding and control signal generation.</p>
<p><strong>Example:</strong> A 2-to-4 decoder with input 10 asserts output Y2 and deasserts Y0, Y1, Y3.</p>
<h4 id="decoder-enable">Decoder Enable</h4>
<p>An input that controls whether a decoder is active or outputs are all disabled.</p>
<p>Enable inputs allow cascading decoders for larger address spaces and power-saving when the decoder is not needed.</p>
<p><strong>Example:</strong> A 3-to-8 decoder with enable low produces all outputs at 0 regardless of input.</p>
<h4 id="demux-1-to-4">DEMUX 1-to-4</h4>
<p>A demultiplexer that routes one input to one of four outputs based on a 2-bit select.</p>
<p>Demultiplexers are the inverse of multiplexers. The selected output receives the input; other outputs remain at 0 (or high-Z).</p>
<p><strong>Example:</strong> A 1-to-4 DEMUX with input D, select=10, routes D to output Y2 while Y0, Y1, Y3 are 0.</p>
<h4 id="demultiplexer">Demultiplexer</h4>
<p>A circuit that routes a single input to one of multiple outputs based on select lines.</p>
<p>Demultiplexers distribute data from one source to multiple destinations. They function as the inverse of multiplexers.</p>
<p><strong>Example:</strong> A serial-to-parallel converter uses a demultiplexer to route each bit to the appropriate parallel output.</p>
<h4 id="design-documentation">Design Documentation</h4>
<p>Written descriptions of design intent, architecture, interfaces, and usage.</p>
<p>Documentation enables maintenance, collaboration, and reuse. It should explain "why" not just "what" and include interface specifications.</p>
<p><strong>Example:</strong> A module header comment describes purpose, ports, parameters, timing, and an example instantiation.</p>
<h4 id="design-hierarchy">Design Hierarchy</h4>
<p>The organization of a digital design into nested modules at multiple levels.</p>
<p>Hierarchical design manages complexity by dividing systems into manageable pieces. Each module has a clear interface and single responsibility.</p>
<p><strong>Example:</strong> A processor hierarchy: top  CPU  ALU, register file, control unit  individual gates.</p>
<h4 id="design-reuse">Design Reuse</h4>
<p>The practice of using existing verified modules in new designs.</p>
<p>Reuse saves development time and reduces bugs. Reusable modules should be parameterized, documented, and thoroughly tested.</p>
<p><strong>Example:</strong> A parameterized FIFO module used across multiple SoC designs without modification.</p>
<h4 id="design-verification">Design Verification</h4>
<p>The process of ensuring a design meets its specifications and functions correctly.</p>
<p>Verification uses simulation, formal methods, and hardware testing. It typically consumes more effort than design itself.</p>
<p><strong>Example:</strong> Running thousands of test vectors through a testbench to verify an ALU handles all edge cases.</p>
<h4 id="digital-signal">Digital Signal</h4>
<p>A signal that represents data as discrete voltage levels corresponding to binary values.</p>
<p>Digital signals have defined high and low voltage ranges with an undefined region between. They offer noise immunity and easy processing.</p>
<p><strong>Example:</strong> A 3.3V CMOS signal is high above 2V, low below 0.8V, with values between being indeterminate.</p>
<h4 id="digital-system-design">Digital System Design</h4>
<p>The complete process of creating digital circuits from specification through implementation.</p>
<p>The design flow includes specification, architecture, RTL design, synthesis, verification, and hardware testing. Each stage produces deliverables.</p>
<p><strong>Example:</strong> Designing a traffic light controller from requirements through working FPGA implementation.</p>
<h4 id="distributive-law">Distributive Law</h4>
<p>A Boolean algebra law that relates AND and OR operations through factoring.</p>
<p>The distributive law provides: A(B + C) = AB + AC and A + BC = (A + B)(A + C). The second form differs from regular algebra.</p>
<p><strong>Example:</strong> X(Y + Z) = XY + XZ, allowing a product-of-sums to expand to sum-of-products.</p>
<h4 id="dont-care-condition">Don't Care Condition</h4>
<p>An input combination for which the output value is unspecified and can be chosen for optimization.</p>
<p>Don't cares arise when certain inputs never occur or when outputs are ignored for specific inputs. They are marked as X in truth tables.</p>
<p><strong>Example:</strong> In a BCD-to-7-segment decoder, inputs 1010-1111 are don't cares since they never occur with valid BCD.</p>
<h4 id="double-flop-synchronizer">Double Flop Synchronizer</h4>
<p>A metastability mitigation circuit using two flip-flops in series.</p>
<p>The double-flop synchronizer allows the first flip-flop time to resolve metastability before the output propagates. It introduces 1-2 clock cycles of latency.</p>
<p><strong>Example:</strong> An asynchronous button signal passes through two flip-flops before entering the main state machine logic.</p>
<h4 id="down-counter">Down Counter</h4>
<p>A counter that decrements its value on each clock cycle.</p>
<p>Down counters count from a starting value toward zero. They are used in countdown timers and decrementing applications.</p>
<p><strong>Example:</strong> A 4-bit down counter loaded with 1010 counts: 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, then wraps to 15.</p>
<h4 id="dual-expression">Dual Expression</h4>
<p>A Boolean expression obtained by interchanging AND/OR and 0/1.</p>
<p>The dual of a valid identity is also valid. This principle doubles the number of useful theorems in Boolean algebra.</p>
<p><strong>Example:</strong> The dual of A + 0 = A (identity law) is A  1 = A.</p>
<h4 id="duty-cycle">Duty Cycle</h4>
<p>The percentage of time a periodic signal is in the high state.</p>
<p>Duty cycle affects power and behavior in certain applications. A 50% duty cycle means equal high and low times.</p>
<p><strong>Example:</strong> A clock with 30ns high time and 70ns low time has a 30% duty cycle.</p>
<h4 id="dynamic-hazard">Dynamic Hazard</h4>
<p>A hazard where multiple output transitions occur during a single input change.</p>
<p>Dynamic hazards appear in multi-level logic circuits. They produce oscillations rather than a single glitch.</p>
<p><strong>Example:</strong> An output intended to stay at 1 might transition 10101 due to unequal path delays.</p>
<h4 id="edge-triggered">Edge Triggered</h4>
<p>A flip-flop that samples input only at the moment of a clock transition.</p>
<p>Edge triggering eliminates the transparency problems of latches. Changes at other times have no effect on the output.</p>
<p><strong>Example:</strong> A positive-edge-triggered D flip-flop ignores D changes except at the exact instant of the clock's rising edge.</p>
<h4 id="enable-signal">Enable Signal</h4>
<p>A control input that allows or prevents a circuit operation.</p>
<p>Enable signals gate clock inputs, data loads, or output drives. When disabled, the circuit typically holds its current state.</p>
<p><strong>Example:</strong> A register with EN=0 ignores load commands and retains its stored value.</p>
<h4 id="encoder">Encoder</h4>
<p>A combinational circuit that produces a binary code corresponding to its active input.</p>
<p>Encoders compress one-hot inputs to binary codes. They are the inverse of decoders and require priority handling when multiple inputs are active.</p>
<p><strong>Example:</strong> An 8-to-3 encoder with input 5 active (00100000) outputs binary 101.</p>
<h4 id="equality-comparator">Equality Comparator</h4>
<p>A circuit that determines whether two binary values are equal.</p>
<p>Equality comparators output 1 when A equals B and 0 otherwise. They use XNOR gates to check each bit pair.</p>
<p><strong>Example:</strong> An 8-bit equality comparator outputs 1 when both inputs are 01101110.</p>
<h4 id="error-detection">Error Detection</h4>
<p>A technique for identifying when data has been corrupted during transmission or storage.</p>
<p>Error detection adds redundant bits (like parity) that allow detecting certain error patterns. It does not correct errors.</p>
<p><strong>Example:</strong> A byte with even parity has a parity bit added so the total number of 1s is even.</p>
<h4 id="essential-prime-implicant">Essential Prime Implicant</h4>
<p>A prime implicant that covers at least one minterm not covered by any other prime implicant.</p>
<p>Essential prime implicants must be included in any minimal cover. Finding them is a key step in K-map simplification.</p>
<p><strong>Example:</strong> If minterm m5 is covered only by prime implicant AB', then AB' is essential.</p>
<h4 id="factoring">Factoring</h4>
<p>A Boolean simplification technique that extracts common factors from terms.</p>
<p>Factoring applies the distributive law in reverse to reduce gate count or logic levels.</p>
<p><strong>Example:</strong> WX + WY + WZ factors to W(X + Y + Z), reducing from 3 AND gates to 1 AND and 1 OR.</p>
<h4 id="fall-time">Fall Time</h4>
<p>The time for a signal to transition from high to low logic level.</p>
<p>Fall time affects propagation delay and switching speed. It depends on transistor characteristics and load capacitance.</p>
<p><strong>Example:</strong> A fall time specification of 3ns means the output takes 3ns to fall from 90% to 10% of its swing.</p>
<h4 id="falling-edge">Falling Edge</h4>
<p>The transition of a digital signal from high to low.</p>
<p>Falling edge-triggered circuits change state at the 1-to-0 transition. The falling edge is also called the negative edge.</p>
<p><strong>Example:</strong> A negative-edge-triggered flip-flop samples D at the instant the clock transitions from 1 to 0.</p>
<h4 id="fan-in">Fan-In</h4>
<p>The number of inputs to a logic gate.</p>
<p>Fan-in affects gate delay and drive capability. Higher fan-in gates are slower and consume more power.</p>
<p><strong>Example:</strong> A 4-input NAND gate has a fan-in of 4.</p>
<h4 id="fan-out">Fan-Out</h4>
<p>The number of gate inputs that a gate output can drive.</p>
<p>Fan-out is limited by the output drive current and input loading. Exceeding fan-out degrades signal quality and timing.</p>
<p><strong>Example:</strong> If a gate has fan-out of 10, it can reliably drive up to 10 standard gate inputs.</p>
<h4 id="feedback-loop">Feedback Loop</h4>
<p>A signal path from a circuit's output back to its input.</p>
<p>Feedback creates memory by allowing outputs to influence future states. It is essential for sequential circuits but can cause oscillation if uncontrolled.</p>
<p><strong>Example:</strong> Cross-coupled NAND gates form an SR latch through feedback from each gate's output to the other's input.</p>
<h4 id="finite-state-machine">Finite State Machine</h4>
<p>A sequential circuit model with a finite number of states, transitions, and outputs.</p>
<p>FSMs are the primary design model for sequential logic. They can be Moore machines (output depends on state) or Mealy machines (output depends on state and input).</p>
<p><strong>Example:</strong> A traffic light controller FSM has states like Green, Yellow, Red with timed transitions.</p>
<h4 id="flip-flop-symbol">Flip-Flop Symbol</h4>
<p>The standard graphical representation of a flip-flop in circuit diagrams.</p>
<p>Flip-flop symbols show a rectangle with labeled inputs (D, CLK, RST) and outputs (Q, Q'). Clock inputs have triangular edge indicators.</p>
<p><strong>Example:</strong> A D flip-flop symbol shows D input on left, Q/Q' outputs on right, and clock with triangle on bottom.</p>
<h4 id="fpga-architecture">FPGA Architecture</h4>
<p>The internal structure of an FPGA including logic blocks, routing, and I/O.</p>
<p>FPGA architecture determines capacity, speed, and power characteristics. Understanding it helps optimize designs for the target device.</p>
<p><strong>Example:</strong> Xilinx 7-series FPGAs contain CLBs with LUT6 elements, flip-flops, and carry chains.</p>
<h4 id="fpga-flip-flop">FPGA Flip-Flop</h4>
<p>A configurable storage element within an FPGA logic block.</p>
<p>FPGA flip-flops are typically D-type with optional clock enable, set, and reset. They work with LUTs to implement sequential logic.</p>
<p><strong>Example:</strong> Each Xilinx CLB slice contains 8 flip-flops that can be used for registers and state storage.</p>
<h4 id="fpga-implementation">FPGA Implementation</h4>
<p>The process of mapping, placing, and routing a design onto an FPGA.</p>
<p>Implementation transforms synthesized netlists to bitstreams that configure FPGA resources. It includes optimization and timing closure.</p>
<p><strong>Example:</strong> Running Vivado implementation converts Verilog to a bitfile that programs the FPGA.</p>
<h4 id="fpga-lut">FPGA LUT</h4>
<p>A look-up table that implements combinational logic by storing truth table values.</p>
<p>FPGA LUTs can implement any Boolean function of their inputs. Modern FPGAs typically use 6-input LUTs.</p>
<p><strong>Example:</strong> A LUT6 stores 64 bits representing all outputs for a 6-input function like F = ABC + DEF.</p>
<h4 id="fpga-routing">FPGA Routing</h4>
<p>The programmable interconnection resources that connect logic blocks in an FPGA.</p>
<p>Routing resources consume significant FPGA area and affect timing. Congestion can prevent timing closure.</p>
<p><strong>Example:</strong> Switch boxes and routing channels connect LUT outputs to flip-flop inputs across the FPGA fabric.</p>
<h4 id="fsm-design-process">FSM Design Process</h4>
<p>The systematic procedure for designing finite state machines from specifications.</p>
<p>The process includes: define states, draw state diagram, create state table, choose encoding, derive next-state and output equations, implement with flip-flops.</p>
<p><strong>Example:</strong> Designing a coin-operated lock: identify states, transitions for correct/wrong combinations, output to unlock.</p>
<h4 id="fsm-state">FSM State</h4>
<p>A distinct condition of a finite state machine representing stored information.</p>
<p>Each FSM state corresponds to a unique flip-flop combination. States represent what the machine "remembers" about input history.</p>
<p><strong>Example:</strong> A vending machine FSM has states for 0, 25, 50, 75 representing accumulated payment.</p>
<h4 id="fsm-verification">FSM Verification</h4>
<p>The process of ensuring a finite state machine correctly implements its specification.</p>
<p>Verification checks all state transitions, outputs, and edge cases. It uses simulation, formal verification, and test vectors.</p>
<p><strong>Example:</strong> Testing a sequence detector by applying all possible input patterns and checking outputs.</p>
<h4 id="full-adder">Full Adder</h4>
<p>A combinational circuit that adds three input bits and produces a sum and carry output.</p>
<p>Full adders handle the carry from a previous stage, enabling multi-bit addition. They chain together to form ripple-carry adders.</p>
<p><strong>Example:</strong> A full adder with inputs A=1, B=1, Cin=1 produces Sum=1 and Cout=1.</p>
<h4 id="functional-completeness">Functional Completeness</h4>
<p>The property of a gate set being able to implement any Boolean function.</p>
<p>A functionally complete set can express all possible logic functions. NAND alone and NOR alone are each functionally complete.</p>
<p><strong>Example:</strong> Any circuit can be built using only NAND gates because NAND is functionally complete.</p>
<h4 id="functional-verification">Functional Verification</h4>
<p>Verification that a design produces correct outputs for all valid inputs.</p>
<p>Functional verification ignores timing and focuses on logical correctness. It typically uses simulation with comprehensive test vectors.</p>
<p><strong>Example:</strong> Verifying an ALU produces correct results for all opcodes across a range of operand values.</p>
<h4 id="gate-delay">Gate Delay</h4>
<p>The time for a signal change to propagate through a single logic gate.</p>
<p>Gate delay limits circuit speed and causes timing hazards. It varies with gate type, technology, and loading.</p>
<p><strong>Example:</strong> A NAND gate with 2ns delay produces its output 2ns after inputs change.</p>
<h4 id="gate-symbol">Gate Symbol</h4>
<p>The standardized graphical shape representing a logic gate in schematics.</p>
<p>Gate symbols convey function at a glance. Different standards (ANSI, IEEE, IEC) use different shapes.</p>
<p><strong>Example:</strong> The AND gate uses a flat-backed D shape; OR uses a curved back with pointed output.</p>
<h4 id="gate-level-design">Gate-Level Design</h4>
<p>Creating circuits by interconnecting individual logic gates.</p>
<p>Gate-level design is the lowest abstraction above transistors. It maps directly to physical implementation.</p>
<p><strong>Example:</strong> Drawing an XOR gate as two ANDs, two inverters, and an OR gate connected together.</p>
<h4 id="gate-level-verilog">Gate-Level Verilog</h4>
<p>Verilog code that explicitly instantiates primitive gate components.</p>
<p>Gate-level modeling directly represents the physical circuit structure. It is generated by synthesis tools or used for small designs.</p>
<p><strong>Example:</strong> <code>and g1(y, a, b);</code> instantiates a 2-input AND gate with output y and inputs a, b.</p>
<h4 id="gated-sr-latch">Gated SR Latch</h4>
<p>An SR latch with an enable input that controls when changes can occur.</p>
<p>The gate (enable) input prevents state changes when low, providing a form of clock control. It is a precursor to flip-flops.</p>
<p><strong>Example:</strong> A gated SR latch with E=0 ignores S and R inputs, holding its current Q value.</p>
<h4 id="gray-code">Gray Code</h4>
<p>A binary code where consecutive values differ by exactly one bit.</p>
<p>Gray code eliminates multi-bit transitions, preventing glitches in position encoders and reducing errors in asynchronous domain crossings.</p>
<p><strong>Example:</strong> 3-bit Gray code sequence: 000, 001, 011, 010, 110, 111, 101, 100.</p>
<h4 id="gray-code-encoding">Gray Code Encoding</h4>
<p>Using Gray code values to represent FSM states.</p>
<p>Gray encoding ensures only one flip-flop changes per transition, reducing power and glitches. It is useful for asynchronous interfaces.</p>
<p><strong>Example:</strong> A 4-state FSM using Gray encoding: S0=00, S1=01, S2=11, S3=10.</p>
<h4 id="half-adder">Half Adder</h4>
<p>A combinational circuit that adds two input bits and produces a sum and carry.</p>
<p>Half adders handle single-bit addition without an incoming carry. They serve as the first stage of ripple-carry adders.</p>
<p><strong>Example:</strong> A half adder with A=1 and B=1 produces Sum=0 and Carry=1.</p>
<h4 id="hardware-software-boundary">Hardware-Software Boundary</h4>
<p>The interface between hardware logic and software processing in a digital system.</p>
<p>The boundary determines what functionality is implemented in FPGA/ASIC versus processor code. It affects performance, flexibility, and development time.</p>
<p><strong>Example:</strong> Video decompression in hardware for speed, user interface in software for flexibility.</p>
<h4 id="hazard">Hazard</h4>
<p>A momentary incorrect output caused by unequal propagation delays in a circuit.</p>
<p>Hazards create glitches that can cause problems in asynchronous circuits or when outputs directly drive state machines.</p>
<p><strong>Example:</strong> An output that should remain at 1 glitches to 0 briefly due to different path delays.</p>
<h4 id="hazard-free-design">Hazard-Free Design</h4>
<p>Circuit design techniques that eliminate or mask unwanted glitches.</p>
<p>Hazard elimination adds redundant terms to cover transition boundaries. Hazard-free design is critical for asynchronous circuits.</p>
<p><strong>Example:</strong> Adding term AC to F = AB + B'C eliminates the hazard when B transitions.</p>
<h4 id="hdl-vs-programming">HDL vs Programming</h4>
<p>The distinction between hardware description languages and software programming languages.</p>
<p>HDLs describe hardware structure and behavior; they do not execute sequentially. Understanding this difference is critical for digital designers.</p>
<p><strong>Example:</strong> In Verilog, two always blocks execute concurrently, unlike sequential function calls in C.</p>
<h4 id="hex-to-binary-conversion">Hex to Binary Conversion</h4>
<p>Converting hexadecimal digits to their 4-bit binary equivalents.</p>
<p>Each hex digit directly maps to 4 binary bits, making conversion straightforward. This is faster than decimal conversion.</p>
<p><strong>Example:</strong> Hex A3 converts to binary 1010 0011 (A=1010, 3=0011).</p>
<h4 id="hexadecimal-numbers">Hexadecimal Numbers</h4>
<p>A base-16 number system using digits 0-9 and letters A-F.</p>
<p>Hexadecimal provides a compact representation of binary values. Each hex digit represents exactly 4 bits.</p>
<p><strong>Example:</strong> The 8-bit binary 11101010 is written as hex EA.</p>
<h4 id="hierarchical-design">Hierarchical Design</h4>
<p>Organizing complex systems as nested modules at multiple abstraction levels.</p>
<p>Hierarchical design enables divide-and-conquer approaches, code reuse, and team collaboration. Each module has defined interfaces.</p>
<p><strong>Example:</strong> A CPU module contains submodules for ALU, registers, and control, each defined separately.</p>
<h4 id="hold-time">Hold Time</h4>
<p>The minimum time a flip-flop input must remain stable after the clock edge.</p>
<p>Hold violations cause data to be captured incorrectly. They typically result from fast paths between flip-flops.</p>
<p><strong>Example:</strong> With a hold time of 0.5ns, the D input must remain stable for 0.5ns after the clock edge.</p>
<h4 id="idempotent-law">Idempotent Law</h4>
<p>A Boolean law stating that applying an operation to identical operands yields the same operand.</p>
<p>The idempotent law gives: A + A = A and A  A = A. It eliminates redundant terms in expressions.</p>
<p><strong>Example:</strong> In X + X + X, the idempotent law reduces this to simply X.</p>
<h4 id="identity-law">Identity Law</h4>
<p>A Boolean law stating that a variable combined with the identity element remains unchanged.</p>
<p>For OR, the identity is 0: A + 0 = A. For AND, the identity is 1: A  1 = A.</p>
<p><strong>Example:</strong> X AND 1 = X, so ANDing with 1 has no effect on the value.</p>
<h4 id="ieee-gate-symbols">IEEE Gate Symbols</h4>
<p>Logic gate symbols following IEEE/IEC 60617 standard using rectangular shapes.</p>
<p>IEEE symbols use rectangles with function indicators (&amp; for AND, 1 for OR). They differ from the curved ANSI symbols.</p>
<p><strong>Example:</strong> An IEEE AND gate is a rectangle with "&amp;" inside and inputs on the left.</p>
<h4 id="if-else-in-verilog">If-Else in Verilog</h4>
<p>A conditional construct for selecting between alternatives in procedural blocks.</p>
<p>If-else statements model priority encoders and conditional logic. Incomplete coverage can infer latches.</p>
<p><strong>Example:</strong> <code>if (sel) y = a; else y = b;</code> implements a 2-to-1 multiplexer.</p>
<h4 id="implicant-cover">Implicant Cover</h4>
<p>A set of product terms whose OR equals a Boolean function.</p>
<p>Finding a minimal cover (fewest terms) is the goal of logic minimization. K-maps and Quine-McCluskey find minimum covers.</p>
<p><strong>Example:</strong> For F = (0,1,2,3), the cover {A'B', A'B, AB', AB} reduces to just {1}.</p>
<h4 id="initial-block">Initial Block</h4>
<p>A Verilog procedural block that executes once at time zero.</p>
<p>Initial blocks set up testbench conditions and are not synthesizable. They initialize signals and launch stimulus generation.</p>
<p><strong>Example:</strong> <code>initial begin clk = 0; reset = 1; #10 reset = 0; end</code></p>
<h4 id="inout-port">Inout Port</h4>
<p>A Verilog port declaration for bidirectional signals.</p>
<p>Inout ports connect to tri-state drivers for bus interfaces. They require careful handling to avoid driver conflicts.</p>
<p><strong>Example:</strong> <code>inout wire [7:0] data_bus;</code> declares an 8-bit bidirectional bus.</p>
<h4 id="input-port">Input Port</h4>
<p>A Verilog port that receives signals from outside the module.</p>
<p>Input ports are read-only within the module. They connect to wires or expressions in instantiating modules.</p>
<p><strong>Example:</strong> <code>input wire clk, reset;</code> declares clock and reset as input signals.</p>
<h4 id="invalid-state-problem">Invalid State Problem</h4>
<p>The condition in an SR latch where both set and reset are active simultaneously.</p>
<p>When S=R=1, an SR latch produces Q=Q'=0, violating the complementary relationship. This state is forbidden.</p>
<p><strong>Example:</strong> An SR latch with S=1, R=1 followed by S=0, R=0 produces an unpredictable output.</p>
<h4 id="jk-flip-flop">JK Flip-Flop</h4>
<p>A flip-flop with J and K inputs that provides set, reset, hold, and toggle functions.</p>
<p>The JK flip-flop eliminates the invalid state of SR latches. When J=K=1, it toggles on each clock edge.</p>
<p><strong>Example:</strong> JK flip-flop: J=0,K=0 holds; J=1,K=0 sets; J=0,K=1 resets; J=1,K=1 toggles.</p>
<h4 id="jk-toggle-mode">JK Toggle Mode</h4>
<p>The operating mode of a JK flip-flop when both J and K are high.</p>
<p>Toggle mode inverts the output on each clock edge. It enables frequency division and counter design.</p>
<p><strong>Example:</strong> A JK flip-flop with J=K=1 toggles: 0101 on successive clock edges.</p>
<h4 id="johnson-counter">Johnson Counter</h4>
<p>A shift register counter that produces overlapping decoded outputs.</p>
<p>A Johnson (twisted ring) counter shifts inverted feedback, creating 2n states from n flip-flops. States are easily decoded.</p>
<p><strong>Example:</strong> A 4-bit Johnson counter sequences: 0000, 1000, 1100, 1110, 1111, 0111, 0011, 0001, 0000...</p>
<h4 id="k-map-2-variable">K-Map 2 Variable</h4>
<p>A Karnaugh map with 4 cells for minimizing 2-variable Boolean functions.</p>
<p>The 2x2 grid arranges cells by Gray code ordering. Adjacent cells differ by one variable.</p>
<p><strong>Example:</strong> A 2-variable K-map has cells for A'B', A'B, AB', AB arranged in a 2x2 square.</p>
<h4 id="k-map-3-variable">K-Map 3 Variable</h4>
<p>A Karnaugh map with 8 cells for minimizing 3-variable Boolean functions.</p>
<p>The 2x4 grid maintains adjacency including wraparound. Groups of 1, 2, 4, or 8 cells form simplified terms.</p>
<p><strong>Example:</strong> A 3-variable K-map covers minterms m0-m7 in cells arranged by Gray code for AB (columns) and C (rows).</p>
<h4 id="k-map-4-variable">K-Map 4 Variable</h4>
<p>A Karnaugh map with 16 cells for minimizing 4-variable Boolean functions.</p>
<p>The 4x4 grid provides adjacency in both dimensions with wraparound. It is the largest K-map size commonly used manually.</p>
<p><strong>Example:</strong> A 4-variable K-map arranges 16 minterms by Gray code for AB (rows) and CD (columns).</p>
<h4 id="k-map-grouping-rules">K-Map Grouping Rules</h4>
<p>The rules for forming valid groups of cells in a Karnaugh map.</p>
<p>Groups must be rectangular, contain 2^n cells, and include only 1s (for SOP) or 0s (for POS). Larger groups yield simpler terms.</p>
<p><strong>Example:</strong> Valid groups are 1, 2, 4, 8, or 16 cells. Groups can wrap around edges and corners.</p>
<h4 id="karnaugh-map">Karnaugh Map</h4>
<p>A graphical method for simplifying Boolean expressions using a grid of cells.</p>
<p>K-maps arrange minterms so adjacent cells differ by one variable. Grouping adjacent 1s visually identifies simplified product terms.</p>
<p><strong>Example:</strong> In a K-map, grouping four adjacent cells eliminates two variables from the product term.</p>
<h4 id="latch-timing-problem">Latch Timing Problem</h4>
<p>Difficulties arising from the level-sensitive behavior of latches.</p>
<p>Transparent latches allow input changes to propagate during enable, causing race conditions and timing unpredictability.</p>
<p><strong>Example:</strong> A D latch enabled during logic changes may capture an intermediate value rather than the intended final value.</p>
<h4 id="led-indicator">LED Indicator</h4>
<p>A light-emitting diode used to display digital output states.</p>
<p>LEDs provide visual feedback for debugging and status display. They require current-limiting resistors to prevent damage.</p>
<p><strong>Example:</strong> An FPGA output drives an LED through a 220 resistor to indicate when a signal is high.</p>
<h4 id="level-sensitive">Level Sensitive</h4>
<p>Storage element behavior where output tracks input while enable is active.</p>
<p>Level-sensitive latches are transparent when enabled. Changes at input pass directly to output without waiting for a clock edge.</p>
<p><strong>Example:</strong> A D latch with enable high shows any D changes immediately at Q.</p>
<h4 id="load-signal">Load Signal</h4>
<p>A control input that commands a register to capture new data.</p>
<p>Load signals, when asserted with the clock, cause registers to store the value at their data inputs. Otherwise the register holds its value.</p>
<p><strong>Example:</strong> With LD=1, a register captures input data on the clock edge; with LD=0, it retains its value.</p>
<h4 id="logic-analyzer">Logic Analyzer</h4>
<p>A test instrument that captures and displays multiple digital signals over time.</p>
<p>Logic analyzers show timing relationships between signals and can decode protocols. They are essential for debugging digital systems.</p>
<p><strong>Example:</strong> A 16-channel logic analyzer captures SPI bus transactions showing clock, data, and chip select timing.</p>
<h4 id="logic-family">Logic Family</h4>
<p>A group of integrated circuits with compatible electrical characteristics.</p>
<p>Logic families (TTL, CMOS, etc.) define voltage levels, speed, and power characteristics. Interfacing between families may require level conversion.</p>
<p><strong>Example:</strong> 74HC series is a CMOS logic family compatible with TTL input levels.</p>
<h4 id="logic-gate">Logic Gate</h4>
<p>A fundamental circuit element that implements a Boolean operation.</p>
<p>Logic gates are the building blocks of digital circuits. They combine to form all digital functions from simple AND to complex processors.</p>
<p><strong>Example:</strong> A NAND gate implements the function Y = (AB)', outputting 0 only when both inputs are 1.</p>
<h4 id="logic-levels">Logic Levels</h4>
<p>The defined voltage ranges representing logic 0 and logic 1.</p>
<p>Logic levels specify valid high and low voltage ranges. The gap between them provides noise margin.</p>
<p><strong>Example:</strong> 3.3V CMOS defines logic low as 0-0.8V and logic high as 2.0-3.3V.</p>
<h4 id="logic-minimization">Logic Minimization</h4>
<p>The process of reducing a Boolean expression to fewer terms or literals.</p>
<p>Minimization reduces gate count, improving cost, speed, and power. K-maps and Quine-McCluskey are common methods.</p>
<p><strong>Example:</strong> F = AB + AB' + A'B minimizes to F = A + A'B = A + B.</p>
<h4 id="logic-probe">Logic Probe</h4>
<p>A simple test tool that indicates the logic level at a circuit point.</p>
<p>Logic probes show high, low, or pulsing conditions. They provide quick verification without complex instruments.</p>
<p><strong>Example:</strong> Touching a logic probe to a clock pin shows a blinking LED indicating oscillation.</p>
<h4 id="magnitude-comparator">Magnitude Comparator</h4>
<p>A circuit that determines whether A is greater than, less than, or equal to B.</p>
<p>Magnitude comparators produce three outputs (A&gt;B, A&lt;B, A=B) for complete ordering. They cascade for wider comparisons.</p>
<p><strong>Example:</strong> A 4-bit magnitude comparator outputs A&gt;B=1 when A=1010 and B=0111.</p>
<h4 id="master-slave-flip-flop">Master-Slave Flip-Flop</h4>
<p>A flip-flop constructed from two latches where one captures while the other holds.</p>
<p>The master latch captures input during one clock phase while the slave latch output remains stable. Roles swap on the clock edge.</p>
<p><strong>Example:</strong> In a master-slave D flip-flop, the master captures D when CLK is high; the slave updates Q when CLK falls.</p>
<h4 id="maxterm">Maxterm</h4>
<p>A sum term in which each variable appears exactly once in true or complemented form.</p>
<p>Maxterms are the product-of-sums equivalent of minterms. A maxterm equals 0 for exactly one input combination.</p>
<p><strong>Example:</strong> For 3 variables ABC, maxterm M5 (for 101) is A'+B+C' = 0 only when A=1, B=0, C=1.</p>
<h4 id="mealy-machine">Mealy Machine</h4>
<p>A finite state machine whose outputs depend on both current state and current inputs.</p>
<p>Mealy machines can react faster than Moore machines because outputs can change immediately with inputs, not just at state transitions.</p>
<p><strong>Example:</strong> A Mealy sequence detector outputs 1 as soon as the final pattern bit arrives, not on the next clock.</p>
<h4 id="mealy-output">Mealy Output</h4>
<p>An FSM output that depends on both current state and current inputs.</p>
<p>Mealy outputs can change asynchronously with inputs within a clock cycle. They enable faster response but may have glitches.</p>
<p><strong>Example:</strong> In a Mealy machine, output Z = state  input means Z can change when input changes, even mid-cycle.</p>
<h4 id="memory-element">Memory Element</h4>
<p>A circuit capable of storing one bit of information.</p>
<p>Memory elements form the foundation of sequential logic. They retain their state until explicitly changed by inputs or power loss.</p>
<p><strong>Example:</strong> A D flip-flop is a memory element that stores one bit, captured on each clock edge.</p>
<h4 id="metastability">Metastability</h4>
<p>An unstable intermediate state when a flip-flop samples a transitioning input.</p>
<p>Metastability produces an unpredictable output that takes random time to resolve. It occurs when setup/hold times are violated.</p>
<p><strong>Example:</strong> Sampling an asynchronous signal may cause the flip-flop output to hover between 0 and 1 momentarily.</p>
<h4 id="minimal-form">Minimal Form</h4>
<p>A Boolean expression with the fewest possible terms and literals.</p>
<p>Minimal forms reduce implementation cost. They are found through K-maps, Quine-McCluskey, or synthesis tools.</p>
<p><strong>Example:</strong> F = AB + AB' + A'B has minimal form F = A + B.</p>
<h4 id="minimal-pos">Minimal POS</h4>
<p>The simplified product-of-sums form of a Boolean function.</p>
<p>Minimal POS is derived by grouping 0s in a K-map. It may use fewer gates than minimal SOP for some functions.</p>
<p><strong>Example:</strong> F(A,B,C) with 0s at m0,m2,m4 has minimal POS form (A+B)(A+C).</p>
<h4 id="minimal-sop">Minimal SOP</h4>
<p>The simplified sum-of-products form of a Boolean function.</p>
<p>Minimal SOP has the fewest possible product terms. It is derived by grouping 1s in a K-map.</p>
<p><strong>Example:</strong> F = A'BC + AB'C + ABC' + ABC minimizes to F = AC + BC + AB.</p>
<h4 id="minterm">Minterm</h4>
<p>A product term in which each variable appears exactly once in true or complemented form.</p>
<p>Minterms correspond to single rows in a truth table. A minterm equals 1 for exactly one input combination.</p>
<p><strong>Example:</strong> For 3 variables ABC, minterm m5 (for 101) is AB'C.</p>
<h4 id="mod-n-counter">Mod-N Counter</h4>
<p>A counter that cycles through exactly N states before repeating.</p>
<p>Mod-N counters divide frequency by N. They use N states regardless of the number of flip-flops.</p>
<p><strong>Example:</strong> A mod-6 counter counts 0,1,2,3,4,5,0,1,2,3,4,5... using 3 flip-flops.</p>
<h4 id="module-definition">Module Definition</h4>
<p>The Verilog construct that encapsulates a design unit with ports and internal logic.</p>
<p>Modules define interface (ports) and implementation (statements). They are the basic unit of hierarchy in Verilog.</p>
<p><strong>Example:</strong> <code>module adder(input a, b, output sum, cout);</code> begins a 1-bit adder module definition.</p>
<h4 id="module-instantiation">Module Instantiation</h4>
<p>Creating an instance of a module within another module in Verilog.</p>
<p>Instantiation connects module ports to signals in the parent module. It enables hierarchical design and component reuse.</p>
<p><strong>Example:</strong> <code>adder u1(.a(x), .b(y), .sum(s), .cout(c));</code> instantiates adder module u1.</p>
<h4 id="moore-machine">Moore Machine</h4>
<p>A finite state machine whose outputs depend only on the current state.</p>
<p>Moore machine outputs are associated with states, not transitions. They change only when state changes, providing more predictable timing.</p>
<p><strong>Example:</strong> A Moore traffic light controller output (Green/Yellow/Red) depends only on which state it's in.</p>
<h4 id="moore-output">Moore Output</h4>
<p>An FSM output that depends solely on the current state.</p>
<p>Moore outputs are stable throughout a state and change only with state transitions. This simplifies timing analysis.</p>
<p><strong>Example:</strong> In a Moore FSM, output Z is assigned to states, so Z only changes at clock edges when state changes.</p>
<h4 id="mtbf-concept">MTBF Concept</h4>
<p>Mean Time Between Failures, used to quantify metastability risk.</p>
<p>MTBF for synchronizers depends on clock frequency, data rate, and flip-flop characteristics. Higher MTBF means better reliability.</p>
<p><strong>Example:</strong> A synchronizer with MTBF of 100 years is expected to fail from metastability once per century on average.</p>
<h4 id="multi-level-logic">Multi-Level Logic</h4>
<p>Logic circuits with more than two levels of gates between inputs and outputs.</p>
<p>Multi-level logic trades delay for reduced gate count. It can implement complex functions more efficiently than two-level forms.</p>
<p><strong>Example:</strong> F = (A + B)(C + D) is two-level; F = ((A + B)  C) + D is three-level.</p>
<h4 id="multiplexer">Multiplexer</h4>
<p>A combinational circuit that selects one of multiple inputs to pass to the output.</p>
<p>Multiplexers route data based on select signals. An n-input MUX requires log2(n) select lines.</p>
<p><strong>Example:</strong> A 4-to-1 MUX with select=10 passes input I2 to output Y.</p>
<h4 id="mux-2-to-1">MUX 2-to-1</h4>
<p>A multiplexer that selects between two inputs based on one select line.</p>
<p>The simplest multiplexer, 2-to-1 MUX outputs I0 when S=0 and I1 when S=1.</p>
<p><strong>Example:</strong> <code>assign y = sel ? i1 : i0;</code> implements a 2-to-1 MUX in Verilog.</p>
<h4 id="mux-4-to-1">MUX 4-to-1</h4>
<p>A multiplexer that selects one of four inputs based on a 2-bit select code.</p>
<p>A 4-to-1 MUX uses two select bits to choose among I0-I3.</p>
<p><strong>Example:</strong> MUX 4-to-1 with S1S0=10 outputs I2.</p>
<h4 id="mux-8-to-1">MUX 8-to-1</h4>
<p>A multiplexer that selects one of eight inputs based on a 3-bit select code.</p>
<p>An 8-to-1 MUX uses three select bits to choose among I0-I7.</p>
<p><strong>Example:</strong> MUX 8-to-1 with S2S1S0=101 outputs I5.</p>
<h4 id="mux-as-logic-function">MUX as Logic Function</h4>
<p>Using a multiplexer to implement any Boolean function directly.</p>
<p>A 2^n-to-1 MUX with variables on select lines and constants on data inputs implements an n-variable function without other gates.</p>
<p><strong>Example:</strong> A 4-to-1 MUX implements F(A,B) by connecting truth table outputs to data inputs and AB to select.</p>
<h4 id="mux-tree">MUX Tree</h4>
<p>A cascade of multiplexers used to select from many inputs.</p>
<p>MUX trees build large multiplexers from smaller ones. They enable efficient implementation of wide select functions.</p>
<p><strong>Example:</strong> Two 4-to-1 MUXes feeding a 2-to-1 MUX create an 8-to-1 MUX tree.</p>
<h4 id="nand-gate">NAND Gate</h4>
<p>A logic gate that outputs 0 only when all inputs are 1.</p>
<p>NAND implements the complement of AND. It is functionally complete, meaning any circuit can be built from NAND gates alone.</p>
<p><strong>Example:</strong> A 2-input NAND with A=1, B=1 outputs Y=0; any other input combination outputs Y=1.</p>
<h4 id="nand-only-design">NAND-Only Design</h4>
<p>Implementing a circuit using exclusively NAND gates.</p>
<p>Since NAND is functionally complete, any Boolean function can be realized with NAND gates only. This simplifies manufacturing.</p>
<p><strong>Example:</strong> An inverter using NAND: connect both inputs of a 2-input NAND together.</p>
<h4 id="negedge-keyword">Negedge Keyword</h4>
<p>The Verilog keyword specifying sensitivity to falling clock edges.</p>
<p>Negedge triggers always blocks on the 1-to-0 transition, enabling negative-edge-triggered sequential logic.</p>
<p><strong>Example:</strong> <code>always @(negedge clk) q &lt;= d;</code> creates a falling-edge-triggered flip-flop.</p>
<h4 id="negative-edge-triggered">Negative Edge Triggered</h4>
<p>A flip-flop that samples input at the falling clock transition.</p>
<p>Negative edge triggering uses the 1-to-0 clock transition as the sampling point.</p>
<p><strong>Example:</strong> A negative-edge D flip-flop captures D when clock falls from 1 to 0.</p>
<h4 id="next-state">Next State</h4>
<p>The state a sequential circuit will enter on the next clock edge.</p>
<p>Next state is computed from current state and inputs. Next-state logic is the combinational circuitry that determines it.</p>
<p><strong>Example:</strong> In state S1 with input X=1, the next state might be S3 based on state transition rules.</p>
<h4 id="next-state-equation">Next State Equation</h4>
<p>A Boolean equation defining the next-state value for each flip-flop.</p>
<p>Next-state equations drive flip-flop D inputs. They implement the state transition table in combinational logic.</p>
<p><strong>Example:</strong> For a 2-bit counter, D1 = Q1 XOR Q0 (next state of bit 1 depends on current state).</p>
<h4 id="next-state-logic">Next State Logic</h4>
<p>The combinational circuit that computes the next state from current state and inputs.</p>
<p>Next-state logic implements the state transition function. Its complexity depends on encoding and FSM structure.</p>
<p><strong>Example:</strong> In a Moore FSM, next-state logic takes current state flip-flop outputs and inputs to produce D inputs.</p>
<h4 id="noise-margin">Noise Margin</h4>
<p>The voltage difference between worst-case output and worst-case input thresholds.</p>
<p>Larger noise margins provide better immunity to electrical interference. They define how much noise a signal can tolerate.</p>
<p><strong>Example:</strong> If output-low max is 0.4V and input-low max is 0.8V, the low noise margin is 0.4V.</p>
<h4 id="non-blocking-assignment">Non-Blocking Assignment</h4>
<p>A Verilog procedural assignment (&lt;=) that schedules updates for the end of the time step.</p>
<p>Non-blocking assignments model synchronous register transfers. All right-hand sides are evaluated before any updates occur.</p>
<p><strong>Example:</strong> <code>a &lt;= b; b &lt;= a;</code> swaps a and b because both read old values before updating.</p>
<h4 id="non-overlapping-detection">Non-Overlapping Detection</h4>
<p>A sequence detection mode where a pattern cannot share bits with the next instance.</p>
<p>Non-overlapping detectors reset fully after finding a pattern. The detector must see an entirely new pattern before triggering again.</p>
<p><strong>Example:</strong> Detecting "101" non-overlapping in "10101" triggers only once, not twice.</p>
<h4 id="non-synthesizable-code">Non-Synthesizable Code</h4>
<p>Verilog constructs that cannot be converted to hardware by synthesis tools.</p>
<p>Delays, initial blocks, and $display are simulation-only. Using them in synthesizable code causes errors or is ignored.</p>
<p><strong>Example:</strong> <code>#10 x = 1;</code> is non-synthesizable because hardware cannot implement arbitrary time delays.</p>
<h4 id="nor-gate">NOR Gate</h4>
<p>A logic gate that outputs 1 only when all inputs are 0.</p>
<p>NOR implements the complement of OR. Like NAND, it is functionally complete.</p>
<p><strong>Example:</strong> A 2-input NOR with A=0, B=0 outputs Y=1; any input being 1 outputs Y=0.</p>
<h4 id="nor-only-design">NOR-Only Design</h4>
<p>Implementing a circuit using exclusively NOR gates.</p>
<p>NOR gates alone can implement any Boolean function. This provides manufacturing flexibility similar to NAND-only design.</p>
<p><strong>Example:</strong> An inverter using NOR: connect both inputs of a 2-input NOR together.</p>
<h4 id="not-gate">NOT Gate</h4>
<p>A logic gate that outputs the complement of its input.</p>
<p>NOT implements logical negation. It is also called an inverter.</p>
<p><strong>Example:</strong> A NOT gate with input A=1 outputs Y=0.</p>
<h4 id="not-operation">NOT Operation</h4>
<p>A Boolean operation that inverts its operand.</p>
<p>NOT is a unary operation returning the complement: 0 becomes 1, 1 becomes 0.</p>
<p><strong>Example:</strong> NOT 1 = 0; NOT 0 = 1.</p>
<h4 id="null-law">Null Law</h4>
<p>A Boolean law stating that combining a variable with a null element yields the null element.</p>
<p>For OR with 1 (null for OR): A + 1 = 1. For AND with 0 (null for AND): A  0 = 0.</p>
<p><strong>Example:</strong> X OR 1 always equals 1, regardless of X.</p>
<h4 id="octal-numbers">Octal Numbers</h4>
<p>A base-8 number system using digits 0-7.</p>
<p>Octal groups binary digits in threes, providing more compact notation than binary. It was historically important but less common than hexadecimal today.</p>
<p><strong>Example:</strong> Binary 110100 is octal 64 (110=6, 100=4).</p>
<h4 id="one-hot-encoding">One-Hot Encoding</h4>
<p>A state encoding method using one flip-flop per state, with exactly one flip-flop active.</p>
<p>One-hot simplifies state decoding and next-state logic at the cost of more flip-flops. It is often efficient in FPGAs.</p>
<p><strong>Example:</strong> A 4-state FSM uses 4 flip-flops: S0=0001, S1=0010, S2=0100, S3=1000.</p>
<h4 id="or-gate">OR Gate</h4>
<p>A logic gate that outputs 1 when any input is 1.</p>
<p>The OR gate implements logical disjunction. Its output is 0 only when all inputs are 0.</p>
<p><strong>Example:</strong> A 2-input OR with A=0, B=1 outputs Y=1.</p>
<h4 id="or-operation">OR Operation</h4>
<p>A Boolean operation that yields true when any operand is true.</p>
<p>The OR operation is fundamental to Boolean algebra, corresponding to logical disjunction and addition in Boolean algebra.</p>
<p><strong>Example:</strong> In the expression F = A + B, F equals 1 when A or B (or both) equal 1.</p>
<h4 id="output-equation">Output Equation</h4>
<p>A Boolean equation defining FSM outputs as a function of state (and inputs for Mealy).</p>
<p>Output equations implement the output function. Moore outputs depend only on state; Mealy outputs also use inputs.</p>
<p><strong>Example:</strong> For a Moore machine, output Z = Q1 AND Q0' means Z is high in state 01.</p>
<h4 id="output-logic">Output Logic</h4>
<p>The combinational circuit that generates FSM outputs from state (and inputs).</p>
<p>Output logic produces external signals based on internal state. Its complexity depends on the number and nature of outputs.</p>
<p><strong>Example:</strong> A traffic light controller's output logic decodes state bits to drive red, yellow, and green lights.</p>
<h4 id="output-port">Output Port</h4>
<p>A Verilog port that sends signals outside the module.</p>
<p>Output ports can be wire (continuous) or reg (procedural) type depending on how they are driven.</p>
<p><strong>Example:</strong> <code>output reg [7:0] data_out;</code> declares an 8-bit output driven by procedural statements.</p>
<h4 id="overflow-detection">Overflow Detection</h4>
<p>Identifying when an arithmetic result exceeds the representable range.</p>
<p>Overflow in two's complement occurs when the sign of the result is incorrect. It is detected by comparing carry-in and carry-out of the MSB.</p>
<p><strong>Example:</strong> Adding 0111 (7) + 0001 (1) = 1000 (-8 in two's complement) overflows because positive + positive = negative.</p>
<h4 id="overflow-in-addition">Overflow in Addition</h4>
<p>The condition when the sum of two numbers exceeds the bit width's representable range.</p>
<p>Unsigned overflow is detected by carry-out; signed overflow requires comparing carries into and out of the sign bit.</p>
<p><strong>Example:</strong> 8-bit unsigned addition of 255 + 1 = 0 with overflow.</p>
<h4 id="parallel-in-parallel-out">Parallel In Parallel Out</h4>
<p>A register configuration where all bits are loaded and read simultaneously.</p>
<p>PIPO registers provide simple storage with parallel access. They form the basis for CPU registers and data latches.</p>
<p><strong>Example:</strong> A PIPO register loads 8 bits on one clock edge and makes all 8 available simultaneously.</p>
<h4 id="parallel-in-serial-out">Parallel In Serial Out</h4>
<p>A shift register configuration that loads parallel data and shifts it out serially.</p>
<p>PISO registers convert parallel data to serial format for transmission. They are essential for serial communication transmitters.</p>
<p><strong>Example:</strong> A PISO register loads a byte, then shifts out one bit per clock for serial transmission.</p>
<h4 id="parallel-load-register">Parallel Load Register</h4>
<p>A register that captures all input bits simultaneously on the active clock edge.</p>
<p>Parallel load registers store data words for processing. An enable or load signal controls when updates occur.</p>
<p><strong>Example:</strong> An 8-bit parallel load register captures D[7:0] when LOAD is asserted at the clock edge.</p>
<h4 id="parameter">Parameter</h4>
<p>A Verilog constant that makes modules configurable at instantiation.</p>
<p>Parameters allow reusable modules with different bit widths, delay values, or other configurable aspects.</p>
<p><strong>Example:</strong> <code>module counter #(parameter WIDTH = 8)</code> creates a counter with configurable bit width.</p>
<h4 id="parity-bit">Parity Bit</h4>
<p>An extra bit added to data to make the total number of 1s even or odd.</p>
<p>Parity provides single-bit error detection. Even parity makes the total count of 1s even; odd parity makes it odd.</p>
<p><strong>Example:</strong> Data 1011 with even parity adds 1, giving 10111 (four 1s, which is even).</p>
<h4 id="parity-checker">Parity Checker</h4>
<p>A circuit that verifies whether received data maintains correct parity.</p>
<p>Parity checkers XOR all bits including the parity bit. For even parity, the result should be 0 if no errors occurred.</p>
<p><strong>Example:</strong> Checking 10111 with even parity: XOR all bits = 0, indicating no detectable error.</p>
<h4 id="parity-generator">Parity Generator</h4>
<p>A circuit that computes the parity bit for a data word.</p>
<p>Parity generators XOR all data bits to produce a parity bit that achieves the desired even or odd parity.</p>
<p><strong>Example:</strong> For data 1011 with even parity, the generator produces 1 (since 1 XOR 0 XOR 1 XOR 1 = 1).</p>
<h4 id="pattern-recognition-fsm">Pattern Recognition FSM</h4>
<p>A finite state machine designed to detect specific input sequences.</p>
<p>Pattern recognition FSMs track progress through a target sequence, triggering an output when the pattern completes.</p>
<p><strong>Example:</strong> An FSM detecting "1101" has states tracking how much of the pattern has been seen.</p>
<h4 id="pin-assignment">Pin Assignment</h4>
<p>Mapping design signals to specific physical FPGA pins.</p>
<p>Pin assignment considers I/O standards, voltage banks, timing, and PCB layout. Constraints specify these mappings.</p>
<p><strong>Example:</strong> <code>set_property PACKAGE_PIN W5 [get_ports clk]</code> assigns the clock to pin W5.</p>
<h4 id="port-declaration">Port Declaration</h4>
<p>Specifying the direction and type of module interface signals in Verilog.</p>
<p>Port declarations define how modules communicate. They specify input, output, or inout direction and optionally width.</p>
<p><strong>Example:</strong> <code>input wire [7:0] data, output reg valid</code> declares ports with different types and widths.</p>
<h4 id="posedge-keyword">Posedge Keyword</h4>
<p>The Verilog keyword specifying sensitivity to rising clock edges.</p>
<p>Posedge triggers always blocks on the 0-to-1 transition, enabling positive-edge-triggered sequential logic.</p>
<p><strong>Example:</strong> <code>always @(posedge clk)</code> executes the block contents on each rising clock edge.</p>
<h4 id="positive-edge-triggered">Positive Edge Triggered</h4>
<p>A flip-flop that samples input at the rising clock transition.</p>
<p>Positive edge triggering is the most common clocking scheme. Inputs are captured when clock rises from 0 to 1.</p>
<p><strong>Example:</strong> A positive-edge D flip-flop captures D when clock rises from 0 to 1.</p>
<h4 id="preset-input">Preset Input</h4>
<p>A flip-flop control signal that forces the output to 1.</p>
<p>Preset inputs initialize flip-flops to the set state. They can be synchronous or asynchronous.</p>
<p><strong>Example:</strong> A flip-flop with asynchronous preset goes to Q=1 immediately when PRE is asserted.</p>
<h4 id="prime-implicant">Prime Implicant</h4>
<p>A product term that covers one or more minterms and cannot be further combined.</p>
<p>Prime implicants are the largest possible groups in a K-map. They form the candidate terms for minimal covers.</p>
<p><strong>Example:</strong> In a 3-variable K-map, covering m3 and m7 produces prime implicant BC.</p>
<h4 id="priority-encoder">Priority Encoder</h4>
<p>An encoder that outputs the code for the highest-priority active input.</p>
<p>When multiple inputs are active, priority encoders select one based on predetermined ranking. They include a valid output.</p>
<p><strong>Example:</strong> A 4-to-2 priority encoder with inputs 0110 outputs 10 (for I2, the highest active input).</p>
<h4 id="product-of-sums">Product of Sums</h4>
<p>A Boolean expression format as an AND of OR terms.</p>
<p>POS form consists of maxterms or simplified sum terms ANDed together. It is the dual of sum-of-products.</p>
<p><strong>Example:</strong> F = (A+B)(A+C)(B'+C) is in product-of-sums form.</p>
<h4 id="propagation-delay">Propagation Delay</h4>
<p>The time from an input change until the corresponding output change.</p>
<p>Propagation delay limits circuit speed. It includes both gate delays and routing delays.</p>
<p><strong>Example:</strong> A gate with 5ns propagation delay shows output changes 5ns after input changes.</p>
<h4 id="quine-mccluskey-method">Quine-McCluskey Method</h4>
<p>An algorithmic approach to finding minimal Boolean expressions.</p>
<p>Quine-McCluskey systematically finds all prime implicants and selects a minimal cover. It works for any number of variables.</p>
<p><strong>Example:</strong> For a 5-variable function too large for K-maps, Quine-McCluskey finds the minimal expression.</p>
<h4 id="race-condition">Race Condition</h4>
<p>A situation where circuit behavior depends on which signal changes first.</p>
<p>Race conditions cause unpredictable results in asynchronous circuits. Proper synchronous design eliminates races.</p>
<p><strong>Example:</strong> In an SR latch, releasing S and R simultaneously can produce different results depending on slight timing differences.</p>
<h4 id="reg-data-type">Reg Data Type</h4>
<p>A Verilog data type for signals assigned in procedural blocks.</p>
<p>Reg variables hold values between assignments. Despite the name, they don't always imply registersthey can model combinational logic.</p>
<p><strong>Example:</strong> <code>reg [7:0] count;</code> declares an 8-bit variable for procedural assignment.</p>
<h4 id="register">Register</h4>
<p>A group of flip-flops that store a multi-bit value.</p>
<p>Registers hold data words for processing. They include control inputs like load, clear, and clock enable.</p>
<p><strong>Example:</strong> An 8-bit register stores one byte of data, updated on clock edges when load is enabled.</p>
<h4 id="register-file">Register File</h4>
<p>An array of registers with address-based read and write access.</p>
<p>Register files provide fast, multi-port storage for CPU architectures. They typically support multiple simultaneous reads.</p>
<p><strong>Example:</strong> A 32x32 register file stores 32 registers of 32 bits each, with two read ports and one write port.</p>
<h4 id="register-transfer-level">Register Transfer Level</h4>
<p>A design abstraction describing data movement between registers through combinational logic.</p>
<p>RTL is the primary design level for synthesizable digital circuits. It describes what happens each clock cycle.</p>
<p><strong>Example:</strong> RTL statement "R1  R2 + R3" means register 1 receives the sum of registers 2 and 3.</p>
<h4 id="ring-counter">Ring Counter</h4>
<p>A shift register where the output feeds back to the input in a ring.</p>
<p>Ring counters have n states for n flip-flops. They require initialization and produce decoded outputs directly.</p>
<p><strong>Example:</strong> A 4-bit ring counter sequences: 1000, 0100, 0010, 0001, 1000...</p>
<h4 id="ripple-carry-adder">Ripple Carry Adder</h4>
<p>A multi-bit adder built by cascading full adders.</p>
<p>The carry output of each stage feeds the carry input of the next. Delay increases linearly with bit width.</p>
<p><strong>Example:</strong> A 4-bit ripple carry adder chains four full adders, with total delay of 4  (carry propagation delay).</p>
<h4 id="rise-time">Rise Time</h4>
<p>The time for a signal to transition from low to high logic level.</p>
<p>Rise time affects propagation delay and signal integrity. Fast rise times reduce delay but may increase noise.</p>
<p><strong>Example:</strong> A rise time of 2ns means output takes 2ns to rise from 10% to 90% of its swing.</p>
<h4 id="rising-edge">Rising Edge</h4>
<p>The transition of a digital signal from low to high.</p>
<p>Rising edge-triggered circuits change state at the 0-to-1 transition. The rising edge is also called the positive edge.</p>
<p><strong>Example:</strong> A positive-edge-triggered flip-flop samples D at the instant the clock transitions from 0 to 1.</p>
<h4 id="rtl-notation">RTL Notation</h4>
<p>A symbolic notation for describing register transfers and operations.</p>
<p>RTL notation specifies data movement concisely. Common forms use arrows () or assignment operators.</p>
<p><strong>Example:</strong> "PC  PC + 1" means the program counter is incremented.</p>
<h4 id="rtl-verilog">RTL Verilog</h4>
<p>Verilog code at the register transfer level, suitable for synthesis.</p>
<p>RTL Verilog describes behavior in terms of registers and combinational logic. It avoids non-synthesizable constructs.</p>
<p><strong>Example:</strong> <code>always @(posedge clk) if (load) reg_out &lt;= data_in;</code> is RTL Verilog describing a loadable register.</p>
<h4 id="self-checking-testbench">Self-Checking Testbench</h4>
<p>A testbench that automatically verifies design outputs against expected values.</p>
<p>Self-checking testbenches compare actual outputs to golden references, reporting errors without manual waveform inspection.</p>
<p><strong>Example:</strong> <code>if (actual !== expected) $error("Mismatch at time %t", $time);</code></p>
<h4 id="sensitivity-list">Sensitivity List</h4>
<p>The list of signals that trigger execution of a Verilog always block.</p>
<p>Sensitivity lists specify when procedural blocks execute. Using @(*) automatically includes all read signals.</p>
<p><strong>Example:</strong> <code>always @(a or b or sel)</code> triggers when a, b, or sel change.</p>
<h4 id="sequence-detector">Sequence Detector</h4>
<p>A finite state machine that identifies specific patterns in an input stream.</p>
<p>Sequence detectors output a signal when a target bit pattern is received. They can use overlapping or non-overlapping detection.</p>
<p><strong>Example:</strong> A sequence detector for "1011" outputs 1 after receiving that four-bit pattern.</p>
<h4 id="sequential-always">Sequential Always</h4>
<p>A Verilog always block triggered by clock edges for sequential logic.</p>
<p>Sequential always blocks model flip-flops and registers. They use non-blocking assignments for proper hardware semantics.</p>
<p><strong>Example:</strong> <code>always @(posedge clk) q &lt;= d;</code> describes a D flip-flop.</p>
<h4 id="sequential-logic">Sequential Logic</h4>
<p>Logic circuits whose outputs depend on current inputs and stored state.</p>
<p>Sequential circuits have memory and feedback. Their behavior depends on input history, not just current inputs.</p>
<p><strong>Example:</strong> A counter is sequential because its output depends on how many clock pulses have occurred.</p>
<h4 id="serial-in-parallel-out">Serial In Parallel Out</h4>
<p>A shift register configuration that receives bits serially and outputs them in parallel.</p>
<p>SIPO registers convert serial data streams to parallel format. They are essential for serial communication receivers.</p>
<p><strong>Example:</strong> A SIPO register receives 8 bits one at a time, then presents all 8 simultaneously.</p>
<h4 id="serial-in-serial-out">Serial In Serial Out</h4>
<p>A shift register configuration that shifts data through sequentially.</p>
<p>SISO registers introduce delay and can form delay lines. Data enters serially and exits serially after n clock cycles.</p>
<p><strong>Example:</strong> A 4-bit SISO register delays input by 4 clock cycles.</p>
<h4 id="setup-time">Setup Time</h4>
<p>The minimum time a flip-flop input must be stable before the clock edge.</p>
<p>Setup time violations cause unreliable data capture. Meeting setup time is critical for correct operation.</p>
<p><strong>Example:</strong> With a setup time of 2ns, D must be stable at least 2ns before the clock edge.</p>
<h4 id="shift-register">Shift Register</h4>
<p>A register that shifts stored bits by one position on each clock.</p>
<p>Shift registers support serial-to-parallel conversion, delay lines, and rotation operations.</p>
<p><strong>Example:</strong> A 4-bit right-shift register changes 1100 to 0110 on one clock edge.</p>
<h4 id="signal-integrity">Signal Integrity</h4>
<p>The quality of electrical signals in maintaining proper logic levels and timing.</p>
<p>Signal integrity issues include crosstalk, reflections, and power supply noise. They can cause functional failures.</p>
<p><strong>Example:</strong> A long PCB trace without proper termination may ring, causing false clock edges.</p>
<h4 id="signed-binary-numbers">Signed Binary Numbers</h4>
<p>Binary representation of both positive and negative integers.</p>
<p>Signed binary typically uses two's complement where the MSB indicates sign. Operations work correctly for both signs.</p>
<p><strong>Example:</strong> In 8-bit two's complement, 11111111 represents -1 and 00000001 represents +1.</p>
<h4 id="simulation">Simulation</h4>
<p>Running a design model to observe behavior without physical implementation.</p>
<p>Simulation verifies functionality before hardware implementation. It uses testbenches to provide stimulus and check responses.</p>
<p><strong>Example:</strong> Simulating a counter in ModelSim shows waveforms of clock, reset, and count output.</p>
<h4 id="simulation-time">Simulation Time</h4>
<p>The virtual time tracked during simulation, advanced by delay statements.</p>
<p>Simulation time is controlled by #delay constructs and does not correspond to real time.</p>
<p><strong>Example:</strong> <code>#100</code> in Verilog advances simulation time by 100 time units.</p>
<h4 id="sr-latch">SR Latch</h4>
<p>A bistable element with set and reset inputs.</p>
<p>The SR latch stores one bit. S=1 sets Q=1, R=1 sets Q=0. The S=R=1 condition is forbidden.</p>
<p><strong>Example:</strong> An SR latch made from cross-coupled NOR gates has active-high S and R inputs.</p>
<h4 id="sr-latch-truth-table">SR Latch Truth Table</h4>
<p>The input-output table showing SR latch behavior.</p>
<p>The truth table shows: S=0,R=0 (hold); S=1,R=0 (set); S=0,R=1 (reset); S=1,R=1 (invalid).</p>
<p><strong>Example:</strong> SR latch with S=1, R=0: Q becomes 1, Q' becomes 0.</p>
<h4 id="standard-form">Standard Form</h4>
<p>A Boolean expression in sum-of-products or product-of-sums format without necessarily using all variables.</p>
<p>Standard forms simplify implementation but may not be unique. They differ from canonical forms which include all variables.</p>
<p><strong>Example:</strong> F = AB + C is in standard SOP form with the second term having only one variable.</p>
<h4 id="state-assignment">State Assignment</h4>
<p>Choosing binary codes for FSM states.</p>
<p>State assignment affects next-state logic complexity and power consumption. Options include binary, Gray, and one-hot encoding.</p>
<p><strong>Example:</strong> Assigning states S0=00, S1=01, S2=11, S3=10 uses Gray code to minimize transitions.</p>
<h4 id="state-concept">State Concept</h4>
<p>The internal condition of a sequential circuit that influences its future behavior.</p>
<p>State represents what a circuit "remembers" about its input history. It is stored in flip-flops and determines response to inputs.</p>
<p><strong>Example:</strong> A traffic light controller's state indicates which light is currently on.</p>
<h4 id="state-diagram">State Diagram</h4>
<p>A graphical representation of FSM states and transitions.</p>
<p>State diagrams show states as circles and transitions as arrows labeled with conditions. They visualize FSM behavior.</p>
<p><strong>Example:</strong> A state diagram for a counter shows numbered circles connected by arrows in sequence.</p>
<h4 id="state-diagram-notation">State Diagram Notation</h4>
<p>The conventions for drawing and labeling state diagrams.</p>
<p>Notation includes state names in circles, transition labels showing input/output (Mealy) or just input (Moore), and Moore outputs inside states.</p>
<p><strong>Example:</strong> A Mealy transition labeled "X/Z" means on input X, output Z and take this transition.</p>
<h4 id="state-encoding">State Encoding</h4>
<p>The binary representation chosen for FSM states.</p>
<p>Encoding choices include binary (fewest flip-flops), one-hot (simplest logic), and Gray code (minimum transitions).</p>
<p><strong>Example:</strong> 8 states need 3 bits with binary encoding but 8 flip-flops with one-hot encoding.</p>
<h4 id="state-minimization">State Minimization</h4>
<p>Reducing the number of FSM states while preserving input-output behavior.</p>
<p>State minimization combines equivalent states that have identical outputs and transitions. It reduces flip-flops needed.</p>
<p><strong>Example:</strong> Two states producing identical outputs for all input sequences can be merged into one.</p>
<h4 id="state-table">State Table</h4>
<p>A tabular representation of FSM behavior showing next state and output for each state-input combination.</p>
<p>State tables provide a systematic format for implementing FSMs. They contain current state, input, next state, and output columns.</p>
<p><strong>Example:</strong> A state table row might show: State=S1, Input=1, NextState=S3, Output=0.</p>
<h4 id="state-transition">State Transition</h4>
<p>The change from one FSM state to another.</p>
<p>Transitions occur on clock edges when input conditions are met. They are shown as arrows in state diagrams.</p>
<p><strong>Example:</strong> In a sequence detector, receiving the correct bit transitions from "matched 2 bits" to "matched 3 bits" state.</p>
<h4 id="static-hazard">Static Hazard</h4>
<p>A hazard where an output should remain constant but glitches momentarily.</p>
<p>Static hazards occur when two paths to an output have different delays. Adding redundant terms can eliminate them.</p>
<p><strong>Example:</strong> In F = AB + A'C, changing A when B=C=1 causes a glitch as one term turns off before the other turns on.</p>
<h4 id="stimulus-generation">Stimulus Generation</h4>
<p>Creating input patterns to test a design during simulation.</p>
<p>Stimulus generation in testbenches provides inputs that exercise design functionality. It should cover normal and edge cases.</p>
<p><strong>Example:</strong> <code>initial begin a = 0; b = 0; #10 a = 1; #10 b = 1; end</code> generates simple stimulus.</p>
<h4 id="structural-modeling">Structural Modeling</h4>
<p>A Verilog modeling style that explicitly instantiates and connects components.</p>
<p>Structural models describe how modules interconnect. They specify the design hierarchy explicitly.</p>
<p><strong>Example:</strong> Instantiating AND and OR gates and connecting them with wires is structural modeling.</p>
<h4 id="sum-bit">Sum Bit</h4>
<p>The lower bit of a binary addition result.</p>
<p>The sum bit of A+B+Cin equals the XOR of the three inputs. It represents the single-bit result of addition.</p>
<p><strong>Example:</strong> A full adder with A=1, B=1, Cin=0 produces Sum=0.</p>
<h4 id="sum-of-products">Sum of Products</h4>
<p>A Boolean expression format as an OR of AND terms.</p>
<p>SOP form consists of minterms or simplified product terms ORed together. It maps directly to AND-OR circuit implementations.</p>
<p><strong>Example:</strong> F = AB + A'C + BC is in sum-of-products form.</p>
<h4 id="switch-input">Switch Input</h4>
<p>A mechanical switch used to provide digital input signals.</p>
<p>Switch inputs require pull resistors for defined logic levels and debouncing for clean transitions.</p>
<p><strong>Example:</strong> A push button with a pull-up resistor provides logic 1 when released and logic 0 when pressed.</p>
<h4 id="synchronizer-circuit">Synchronizer Circuit</h4>
<p>A circuit that safely transfers signals between asynchronous clock domains.</p>
<p>Synchronizers reduce metastability risk by allowing time for unstable signals to resolve. They add latency.</p>
<p><strong>Example:</strong> A two-flop synchronizer delays an asynchronous signal by two clock cycles while resolving metastability.</p>
<h4 id="synchronous-reset">Synchronous Reset</h4>
<p>A reset that takes effect only on the active clock edge.</p>
<p>Synchronous resets are easier to time than asynchronous resets but require the clock to be running.</p>
<p><strong>Example:</strong> <code>always @(posedge clk) if (reset) q &lt;= 0; else q &lt;= d;</code> implements synchronous reset.</p>
<h4 id="synchronous-system">Synchronous System</h4>
<p>A digital system where all state changes occur on clock edges.</p>
<p>Synchronous design simplifies timing analysis by ensuring all flip-flops change together. It is the dominant design methodology.</p>
<p><strong>Example:</strong> A synchronous processor updates all registers on the same clock edge.</p>
<h4 id="synthesis">Synthesis</h4>
<p>The process of converting HDL code to a gate-level netlist.</p>
<p>Synthesis tools interpret Verilog behaviorally and produce equivalent logic. The result can be mapped to specific technologies.</p>
<p><strong>Example:</strong> Synthesizing <code>assign y = a &amp; b;</code> produces an AND gate.</p>
<h4 id="synthesizable-code">Synthesizable Code</h4>
<p>Verilog constructs that synthesis tools can convert to hardware.</p>
<p>Synthesizable code avoids delays, file I/O, and other simulation-only features. It describes implementable hardware.</p>
<p><strong>Example:</strong> <code>always @(posedge clk) count &lt;= count + 1;</code> is synthesizable as a counter.</p>
<h4 id="t-flip-flop">T Flip-Flop</h4>
<p>A flip-flop that toggles its output when the T input is high.</p>
<p>T flip-flops simplify counter design. With T=1, output inverts each clock; with T=0, output holds.</p>
<p><strong>Example:</strong> A T flip-flop with T=1 changes: Q=0101 on successive clock edges.</p>
<h4 id="testbench">Testbench</h4>
<p>A Verilog module that provides stimulus to and observes responses from a design under test.</p>
<p>Testbenches simulate designs by generating inputs and checking outputs. They are not synthesizable.</p>
<p><strong>Example:</strong> A testbench instantiates a module, generates clock and test vectors, and reports results.</p>
<h4 id="test-vector">Test Vector</h4>
<p>A set of input values applied to a circuit for testing.</p>
<p>Test vectors exercise design functionality. Complete testing requires vectors that achieve high coverage of possible behaviors.</p>
<p><strong>Example:</strong> Test vector A=0,B=1,C=1 applied to an AND gate should produce output 0.</p>
<h4 id="timing-constraint">Timing Constraint</h4>
<p>A specification of required timing relationships in a digital design.</p>
<p>Timing constraints define clock periods, input/output delays, and false paths. They guide synthesis and implementation.</p>
<p><strong>Example:</strong> <code>create_clock -period 10 [get_ports clk]</code> constrains the clock to 100 MHz.</p>
<h4 id="timing-diagram">Timing Diagram</h4>
<p>A graphical display of signal values over time.</p>
<p>Timing diagrams show digital waveforms and their relationships. They verify timing requirements and debug sequential behavior.</p>
<p><strong>Example:</strong> A timing diagram shows clock, input, and output signals aligned vertically with time on the horizontal axis.</p>
<h4 id="timing-verification">Timing Verification</h4>
<p>Verification that a design meets timing constraints at all flip-flops.</p>
<p>Timing analysis checks setup and hold times for all paths. Violations must be fixed for reliable operation.</p>
<p><strong>Example:</strong> Static timing analysis reports slack on every path, flagging negative slack as timing violations.</p>
<h4 id="timing-violation">Timing Violation</h4>
<p>Failure to meet setup or hold time requirements at a flip-flop.</p>
<p>Timing violations cause unpredictable behavior. Setup violations occur when data arrives too late; hold violations when it changes too early.</p>
<p><strong>Example:</strong> A path with 12ns delay to a flip-flop with 10ns clock period and 2ns setup time violates setup time.</p>
<h4 id="traffic-light-controller">Traffic Light Controller</h4>
<p>A common FSM example implementing traffic signal sequencing.</p>
<p>Traffic light controllers demonstrate FSM design with multiple states, timed transitions, and multiple outputs.</p>
<p><strong>Example:</strong> A traffic light FSM has states for green, yellow, red with timer-based transitions.</p>
<h4 id="transparent-latch">Transparent Latch</h4>
<p>A latch whose output follows its input while enabled.</p>
<p>Transparency allows changes to propagate through immediately. This differs from edge-triggered behavior.</p>
<p><strong>Example:</strong> A D latch with enable high is transparent: Q changes whenever D changes.</p>
<h4 id="tri-state-buffer">Tri-State Buffer</h4>
<p>A buffer with an enable input that can disconnect its output.</p>
<p>Tri-state buffers create high-impedance outputs when disabled, allowing multiple drivers on a shared bus.</p>
<p><strong>Example:</strong> <code>assign bus = enable ? data : 8'bz;</code> implements a tri-state buffer in Verilog.</p>
<h4 id="truth-table">Truth Table</h4>
<p>A tabular listing of all input combinations and their corresponding outputs.</p>
<p>Truth tables completely specify combinational functions. They serve as specifications for circuit design.</p>
<p><strong>Example:</strong> A 2-input AND truth table has 4 rows: 000, 010, 100, 111.</p>
<h4 id="ttl-logic">TTL Logic</h4>
<p>A logic family using bipolar junction transistors.</p>
<p>TTL (Transistor-Transistor Logic) defined voltage standards still referenced today. It has been largely replaced by CMOS.</p>
<p><strong>Example:</strong> 74LS series ICs are TTL logic with low-power Schottky technology.</p>
<h4 id="two-level-logic">Two-Level Logic</h4>
<p>Logic circuits with exactly two levels of gates between inputs and outputs.</p>
<p>Two-level logic directly implements SOP (AND-OR) or POS (OR-AND) forms. It minimizes delay but may require many gates.</p>
<p><strong>Example:</strong> F = AB + CD is two-level: AND gates at level 1, OR gate at level 2.</p>
<h4 id="twos-complement">Two's Complement</h4>
<p>A method for representing signed integers where negative values are the complement plus one.</p>
<p>Two's complement allows addition/subtraction using the same hardware. The MSB indicates sign (0=positive, 1=negative).</p>
<p><strong>Example:</strong> In 8-bit two's complement, -5 is represented as 11111011 (invert 00000101 and add 1).</p>
<h4 id="universal-gate">Universal Gate</h4>
<p>A gate from which all other gates can be constructed.</p>
<p>NAND and NOR are universal gates. Any Boolean function can be implemented using only one type of universal gate.</p>
<p><strong>Example:</strong> An AND gate is made from a NAND followed by another NAND used as an inverter.</p>
<h4 id="universal-shift-register">Universal Shift Register</h4>
<p>A shift register with selectable modes: hold, shift left, shift right, and parallel load.</p>
<p>Universal shift registers combine all shift register functions in one device. A 2-bit mode select chooses the operation.</p>
<p><strong>Example:</strong> The 74194 is a 4-bit universal shift register with all four modes.</p>
<h4 id="up-counter">Up Counter</h4>
<p>A counter that increments its value on each clock cycle.</p>
<p>Up counters increase from 0 toward their maximum value, then wrap to 0. They are the most common counter type.</p>
<p><strong>Example:</strong> A 4-bit up counter sequences: 0000, 0001, 0010, 0011, ..., 1111, 0000...</p>
<h4 id="up-down-counter">Up-Down Counter</h4>
<p>A counter that can count in either direction based on a control input.</p>
<p>Up-down counters increment or decrement based on a direction signal. They are useful for bidirectional position tracking.</p>
<p><strong>Example:</strong> With UP=1, counter increments; with UP=0, counter decrements.</p>
<h4 id="vending-machine-fsm">Vending Machine FSM</h4>
<p>A common FSM example implementing a coin-operated dispenser.</p>
<p>Vending machine FSMs track accumulated payment and dispense when sufficient coins are inserted. They demonstrate state-based control.</p>
<p><strong>Example:</strong> A vending machine FSM has states for 0, 25, 50, with transitions for nickel, dime, quarter inputs.</p>
<h4 id="verilog-hdl">Verilog HDL</h4>
<p>A hardware description language for modeling and designing digital systems.</p>
<p>Verilog describes both behavior and structure of digital circuits. It is used for simulation and synthesis.</p>
<p><strong>Example:</strong> <code>assign y = a &amp; b;</code> describes an AND gate in Verilog.</p>
<h4 id="voltage-threshold">Voltage Threshold</h4>
<p>The input voltage level at which a gate transitions between logic states.</p>
<p>Threshold voltages define the boundary between high and low inputs. They affect noise margins and switching behavior.</p>
<p><strong>Example:</strong> A CMOS gate with VDD=3.3V might have a threshold around 1.65V.</p>
<h4 id="waveform-viewer">Waveform Viewer</h4>
<p>A software tool that displays signal values over time from simulation.</p>
<p>Waveform viewers show digital and analog traces. They enable visual debugging of timing and logic.</p>
<p><strong>Example:</strong> GTKWave displays VCD files showing all signals over simulation time.</p>
<h4 id="weighted-codes">Weighted Codes</h4>
<p>Binary codes where each bit position has an assigned weight contributing to the total value.</p>
<p>Weighted codes enable direct arithmetic interpretation. BCD and regular binary are weighted; Gray code is not.</p>
<p><strong>Example:</strong> BCD uses weights 8-4-2-1, so 0110 represents 6 (08 + 14 + 12 + 01).</p>
<h4 id="wire-data-type">Wire Data Type</h4>
<p>A Verilog data type for signals driven by continuous assignments or module outputs.</p>
<p>Wires represent physical connections without storage. They continuously reflect the value of their drivers.</p>
<p><strong>Example:</strong> <code>wire [7:0] sum;</code> declares an 8-bit wire that can be driven by an assign statement.</p>
<h4 id="xnor-gate">XNOR Gate</h4>
<p>A logic gate that outputs 1 when inputs have the same value.</p>
<p>XNOR is the complement of XOR. It functions as an equality detector for two bits.</p>
<p><strong>Example:</strong> A 2-input XNOR with A=1, B=1 outputs Y=1.</p>
<h4 id="xor-gate">XOR Gate</h4>
<p>A logic gate that outputs 1 when an odd number of inputs are 1.</p>
<p>XOR (exclusive OR) outputs 1 when inputs differ. It is essential for arithmetic, parity, and comparison circuits.</p>
<p><strong>Example:</strong> A 2-input XOR with A=1, B=0 outputs Y=1.</p>
<h4 id="2-to-4-decoder">2-to-4 Decoder</h4>
<p>A decoder that activates one of four outputs based on a 2-bit input.</p>
<p>The 2-to-4 decoder converts 2 binary bits to 4 one-hot outputs. With input 10, output Y2 is active.</p>
<p><strong>Example:</strong> A 2-to-4 decoder with A1A0=01 asserts output Y1 and deasserts Y0, Y2, Y3.</p>
<h4 id="3-to-8-decoder">3-to-8 Decoder</h4>
<p>A decoder that activates one of eight outputs based on a 3-bit input.</p>
<p>The 3-to-8 decoder expands 3 binary bits to 8 one-hot outputs. It is commonly used for address decoding.</p>
<p><strong>Example:</strong> A 3-to-8 decoder with A2A1A0=101 asserts output Y5.</p>
<h4 id="7-segment-decoder">7-Segment Decoder</h4>
<p>A circuit that converts a binary code to signals for displaying a digit.</p>
<p>7-segment decoders drive the seven LED segments to show digits 0-9. They take BCD input and output segment enables.</p>
<p><strong>Example:</strong> BCD input 0111 (7) activates segments a, b, c to display the digit 7.</p>
<h4 id="7-segment-display">7-Segment Display</h4>
<p>An electronic display using seven LED segments to show digits.</p>
<p>Each segment is labeled a-g. Different combinations display digits 0-9 and some letters.</p>
<p><strong>Example:</strong> Segments a, b, c, d, e, f lit with g off displays the digit 0.</p>












                
              </article>
            </div>
          
          
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
          <button type="button" class="md-top md-icon" data-md-component="top" hidden>
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8z"/></svg>
  Back to top
</button>
        
      </main>
      
        <footer class="md-footer">
  
    
      
      <nav class="md-footer__inner md-grid" aria-label="Footer" >
        
          
          <a href="../faq/" class="md-footer__link md-footer__link--prev" aria-label="Previous: FAQ">
            <div class="md-footer__button md-icon">
              
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11z"/></svg>
            </div>
            <div class="md-footer__title">
              <span class="md-footer__direction">
                Previous
              </span>
              <div class="md-ellipsis">
                FAQ
              </div>
            </div>
          </a>
        
        
          
          <a href="../license/" class="md-footer__link md-footer__link--next" aria-label="Next: License">
            <div class="md-footer__title">
              <span class="md-footer__direction">
                Next
              </span>
              <div class="md-ellipsis">
                License
              </div>
            </div>
            <div class="md-footer__button md-icon">
              
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M4 11v2h12l-5.5 5.5 1.42 1.42L19.84 12l-7.92-7.92L10.5 5.5 16 11z"/></svg>
            </div>
          </a>
        
      </nav>
    
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    <script id="__config" type="application/json">{"base": "..", "features": ["content.code.copy", "navigation.expand", "navigation.path", "navigation.prune", "navigation.indexes", "toc.follow", "navigation.top", "navigation.footer"], "search": "../assets/javascripts/workers/search.6ce7567c.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}}</script>
    
    
      <script src="../assets/javascripts/bundle.83f73b43.min.js"></script>
      
        <script src="../js/extra.js"></script>
      
        <script src="../js/katex.js"></script>
      
        <script src="https://cdn.jsdelivr.net/npm/katex@0.16.11/dist/katex.min.js"></script>
      
        <script src="https://cdn.jsdelivr.net/npm/katex@0.16.11/dist/contrib/auto-render.min.js"></script>
      
    
  </body>
</html>