// Seed: 3226198756
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_6;
  assign id_4 = id_4;
  id_8(
      .id_0(1), .id_1(id_2), .id_2(!id_5 * 1)
  );
  tri id_9 = 1;
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1,
    input  uwire id_2,
    output tri   id_3,
    output tri0  id_4
    , id_6
);
  genvar id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_9 = 0;
  wire id_8;
endmodule
