\hypertarget{struct_c_a_n___type_def}{}\section{C\+A\+N\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_a_n___type_def}\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}


Controller Area Network.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}



Collaboration diagram for C\+A\+N\+\_\+\+Type\+Def\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{struct_c_a_n___type_def__coll__graph}
\end{center}
\end{figure}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_a27af4e9f888f0b7b1e8da7e002d98798}{M\+CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_acdd4c1b5466be103fb2bb2a225b1d3a9}{M\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_a87e3001757a0cd493785f1f3337dd0e8}{T\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_accf4141cee239380d0ad4634ee21dbf6}{R\+F0R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_a02b589bb589df4f39e549dca4d5abb08}{R\+F1R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{I\+ER}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_a2b39f943954e0e7d177b511d9074a0b7}{E\+SR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_a5c0fcd3e7b4c59ab1dd68f6bd8f74e07}{B\+TR}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_aae28ab86a4ae57ed057ed1ea89a6d34b}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}88\mbox{]}
\item 
\hyperlink{struct_c_a_n___tx_mail_box___type_def}{C\+A\+N\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def} \hyperlink{struct_c_a_n___type_def_ae37503ab1a7bbd29846f94cdadf0a9ef}{s\+Tx\+Mail\+Box} \mbox{[}3\mbox{]}
\item 
\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def} \hyperlink{struct_c_a_n___type_def_a21b030b34e131f7ef6ea273416449fe4}{s\+F\+I\+F\+O\+Mail\+Box} \mbox{[}2\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_a4bb07a7828fbd5fe86f6a5a3545c177d}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}12\mbox{]}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_a1cb734df34f6520a7204c4c70634ebba}{F\+MR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_aaa6f4cf1f16aaa6d17ec6c410db76acf}{F\+M1R}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_a4c9b972a304c0e08ca27cbe57627c496}{R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_aae0256ae42106ee7f87fc7e5bdb779d4}{F\+S1R}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_af2b40c5e36a5e861490988275499e158}{R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_af1405e594e39e5b34f9499f680157a25}{F\+F\+A1R}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_ac0018930ee9f18afda25b695b9a4ec16}{R\+E\+S\+E\+R\+V\+E\+D4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_aaf76271f4ab0b3deb3ceb6e2ac0d62d0}{F\+A1R}
\item 
uint32\+\_\+t \hyperlink{struct_c_a_n___type_def_a269f31b91d0f38a48061b76ecc346f55}{R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}8\mbox{]}
\item 
\hyperlink{struct_c_a_n___filter_register___type_def}{C\+A\+N\+\_\+\+Filter\+Register\+\_\+\+Type\+Def} \hyperlink{struct_c_a_n___type_def_a31bd74513e6e599319702ad34113bf59}{s\+Filter\+Register} \mbox{[}28\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Controller Area Network. 

Definition at line 370 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_c_a_n___type_def_a5c0fcd3e7b4c59ab1dd68f6bd8f74e07}\label{struct_c_a_n___type_def_a5c0fcd3e7b4c59ab1dd68f6bd8f74e07}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!B\+TR@{B\+TR}}
\index{B\+TR@{B\+TR}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+TR}{BTR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t B\+TR}

C\+AN bit timing register, Address offset\+: 0x1C 

Definition at line 379 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___type_def_a2b39f943954e0e7d177b511d9074a0b7}\label{struct_c_a_n___type_def_a2b39f943954e0e7d177b511d9074a0b7}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!E\+SR@{E\+SR}}
\index{E\+SR@{E\+SR}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{E\+SR}{ESR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t E\+SR}

C\+AN error status register, Address offset\+: 0x18 

Definition at line 378 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___type_def_aaf76271f4ab0b3deb3ceb6e2ac0d62d0}\label{struct_c_a_n___type_def_aaf76271f4ab0b3deb3ceb6e2ac0d62d0}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!F\+A1R@{F\+A1R}}
\index{F\+A1R@{F\+A1R}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{F\+A1R}{FA1R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t F\+A1R}

C\+AN filter activation register, Address offset\+: 0x21C 

Definition at line 391 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___type_def_af1405e594e39e5b34f9499f680157a25}\label{struct_c_a_n___type_def_af1405e594e39e5b34f9499f680157a25}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!F\+F\+A1R@{F\+F\+A1R}}
\index{F\+F\+A1R@{F\+F\+A1R}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{F\+F\+A1R}{FFA1R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t F\+F\+A1R}

C\+AN filter F\+I\+FO assignment register, Address offset\+: 0x214 

Definition at line 389 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___type_def_aaa6f4cf1f16aaa6d17ec6c410db76acf}\label{struct_c_a_n___type_def_aaa6f4cf1f16aaa6d17ec6c410db76acf}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!F\+M1R@{F\+M1R}}
\index{F\+M1R@{F\+M1R}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{F\+M1R}{FM1R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t F\+M1R}

C\+AN filter mode register, Address offset\+: 0x204 

Definition at line 385 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___type_def_a1cb734df34f6520a7204c4c70634ebba}\label{struct_c_a_n___type_def_a1cb734df34f6520a7204c4c70634ebba}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!F\+MR@{F\+MR}}
\index{F\+MR@{F\+MR}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{F\+MR}{FMR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t F\+MR}

C\+AN filter master register, Address offset\+: 0x200 

Definition at line 384 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___type_def_aae0256ae42106ee7f87fc7e5bdb779d4}\label{struct_c_a_n___type_def_aae0256ae42106ee7f87fc7e5bdb779d4}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!F\+S1R@{F\+S1R}}
\index{F\+S1R@{F\+S1R}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{F\+S1R}{FS1R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t F\+S1R}

C\+AN filter scale register, Address offset\+: 0x20C 

Definition at line 387 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}\label{struct_c_a_n___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+ER}{IER}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+ER}

C\+AN interrupt enable register, Address offset\+: 0x14 

Definition at line 377 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___type_def_a27af4e9f888f0b7b1e8da7e002d98798}\label{struct_c_a_n___type_def_a27af4e9f888f0b7b1e8da7e002d98798}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!M\+CR@{M\+CR}}
\index{M\+CR@{M\+CR}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{M\+CR}{MCR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t M\+CR}

C\+AN master control register, Address offset\+: 0x00 

Definition at line 372 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___type_def_acdd4c1b5466be103fb2bb2a225b1d3a9}\label{struct_c_a_n___type_def_acdd4c1b5466be103fb2bb2a225b1d3a9}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!M\+SR@{M\+SR}}
\index{M\+SR@{M\+SR}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{M\+SR}{MSR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t M\+SR}

C\+AN master status register, Address offset\+: 0x04 

Definition at line 373 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___type_def_aae28ab86a4ae57ed057ed1ea89a6d34b}\label{struct_c_a_n___type_def_aae28ab86a4ae57ed057ed1ea89a6d34b}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0\mbox{[}88\mbox{]}}

Reserved, 0x020 -\/ 0x17F 

Definition at line 380 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___type_def_a4bb07a7828fbd5fe86f6a5a3545c177d}\label{struct_c_a_n___type_def_a4bb07a7828fbd5fe86f6a5a3545c177d}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1\mbox{[}12\mbox{]}}

Reserved, 0x1\+D0 -\/ 0x1\+FF 

Definition at line 383 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___type_def_a4c9b972a304c0e08ca27cbe57627c496}\label{struct_c_a_n___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

Reserved, 0x208 

Definition at line 386 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___type_def_af2b40c5e36a5e861490988275499e158}\label{struct_c_a_n___type_def_af2b40c5e36a5e861490988275499e158}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}

Reserved, 0x210 

Definition at line 388 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___type_def_ac0018930ee9f18afda25b695b9a4ec16}\label{struct_c_a_n___type_def_ac0018930ee9f18afda25b695b9a4ec16}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}

Reserved, 0x218 

Definition at line 390 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___type_def_a269f31b91d0f38a48061b76ecc346f55}\label{struct_c_a_n___type_def_a269f31b91d0f38a48061b76ecc346f55}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5\mbox{[}8\mbox{]}}

Reserved, 0x220-\/0x23F 

Definition at line 392 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___type_def_accf4141cee239380d0ad4634ee21dbf6}\label{struct_c_a_n___type_def_accf4141cee239380d0ad4634ee21dbf6}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+F0R@{R\+F0R}}
\index{R\+F0R@{R\+F0R}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+F0R}{RF0R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t R\+F0R}

C\+AN receive F\+I\+FO 0 register, Address offset\+: 0x0C 

Definition at line 375 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___type_def_a02b589bb589df4f39e549dca4d5abb08}\label{struct_c_a_n___type_def_a02b589bb589df4f39e549dca4d5abb08}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!R\+F1R@{R\+F1R}}
\index{R\+F1R@{R\+F1R}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+F1R}{RF1R}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t R\+F1R}

C\+AN receive F\+I\+FO 1 register, Address offset\+: 0x10 

Definition at line 376 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___type_def_a21b030b34e131f7ef6ea273416449fe4}\label{struct_c_a_n___type_def_a21b030b34e131f7ef6ea273416449fe4}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!s\+F\+I\+F\+O\+Mail\+Box@{s\+F\+I\+F\+O\+Mail\+Box}}
\index{s\+F\+I\+F\+O\+Mail\+Box@{s\+F\+I\+F\+O\+Mail\+Box}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{s\+F\+I\+F\+O\+Mail\+Box}{sFIFOMailBox}}
{\footnotesize\ttfamily \hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def} s\+F\+I\+F\+O\+Mail\+Box\mbox{[}2\mbox{]}}

C\+AN F\+I\+FO Mail\+Box, Address offset\+: 0x1\+B0 -\/ 0x1\+CC 

Definition at line 382 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___type_def_a31bd74513e6e599319702ad34113bf59}\label{struct_c_a_n___type_def_a31bd74513e6e599319702ad34113bf59}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!s\+Filter\+Register@{s\+Filter\+Register}}
\index{s\+Filter\+Register@{s\+Filter\+Register}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{s\+Filter\+Register}{sFilterRegister}}
{\footnotesize\ttfamily \hyperlink{struct_c_a_n___filter_register___type_def}{C\+A\+N\+\_\+\+Filter\+Register\+\_\+\+Type\+Def} s\+Filter\+Register\mbox{[}28\mbox{]}}

C\+AN Filter Register, Address offset\+: 0x240-\/0x31C 

Definition at line 393 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___type_def_ae37503ab1a7bbd29846f94cdadf0a9ef}\label{struct_c_a_n___type_def_ae37503ab1a7bbd29846f94cdadf0a9ef}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!s\+Tx\+Mail\+Box@{s\+Tx\+Mail\+Box}}
\index{s\+Tx\+Mail\+Box@{s\+Tx\+Mail\+Box}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{s\+Tx\+Mail\+Box}{sTxMailBox}}
{\footnotesize\ttfamily \hyperlink{struct_c_a_n___tx_mail_box___type_def}{C\+A\+N\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def} s\+Tx\+Mail\+Box\mbox{[}3\mbox{]}}

C\+AN Tx Mail\+Box, Address offset\+: 0x180 -\/ 0x1\+AC 

Definition at line 381 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_c_a_n___type_def_a87e3001757a0cd493785f1f3337dd0e8}\label{struct_c_a_n___type_def_a87e3001757a0cd493785f1f3337dd0e8}} 
\index{C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}!T\+SR@{T\+SR}}
\index{T\+SR@{T\+SR}!C\+A\+N\+\_\+\+Type\+Def@{C\+A\+N\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{T\+SR}{TSR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t T\+SR}

C\+AN transmit status register, Address offset\+: 0x08 

Definition at line 374 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
