

================================================================
== Vivado HLS Report for 'PE_10_11_s'
================================================================
* Date:           Wed Apr 14 11:54:31 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.342 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       29|       29| 96.657 ns | 96.657 ns |   29|   29|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       27|       27|        27|          1|          1|     2|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 29 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 2 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%local_prev_V_0_0_0358 = alloca float"   --->   Operation 30 'alloca' 'local_prev_V_0_0_0358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%local_U_tmp_0_1_0359 = alloca float"   --->   Operation 31 'alloca' 'local_U_tmp_0_1_0359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = alloca float"   --->   Operation 32 'alloca' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_784 = alloca float"   --->   Operation 33 'alloca' 'tmp_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_V_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_V_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_U_tmp_1_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fifo_L_drain_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.60ns)   --->   "br label %1" [src/kernel_kernel.cpp:315]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_0403_0 = phi i4 [ -6, %0 ], [ %c2_V, %hls_label_115_end ]"   --->   Operation 39 'phi' 'p_0403_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.65ns)   --->   "%icmp_ln315 = icmp eq i4 %p_0403_0, -4" [src/kernel_kernel.cpp:315]   --->   Operation 40 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln315, label %4, label %hls_label_115_begin" [src/kernel_kernel.cpp:315]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.65ns)   --->   "%icmp_ln323 = icmp eq i4 %p_0403_0, -6" [src/kernel_kernel.cpp:323]   --->   Operation 43 'icmp' 'icmp_ln323' <Predicate = (!icmp_ln315)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.65ns)   --->   "%icmp_ln891 = icmp ugt i4 %p_0403_0, -6" [src/kernel_kernel.cpp:344]   --->   Operation 44 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln315)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln891, label %3, label %hls_label_115_end" [src/kernel_kernel.cpp:344]   --->   Operation 45 'br' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.33ns)   --->   "%c2_V = add i4 %p_0403_0, 1" [src/kernel_kernel.cpp:315]   --->   Operation 46 'add' 'c2_V' <Predicate = (!icmp_ln315)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.44>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%local_prev_V_0_0_0358_load = load float* %local_prev_V_0_0_0358" [src/kernel_kernel.cpp:323]   --->   Operation 47 'load' 'local_prev_V_0_0_0358_load' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%local_U_tmp_0_1_0359_load = load float* %local_U_tmp_0_1_0359" [src/kernel_kernel.cpp:333]   --->   Operation 48 'load' 'local_U_tmp_0_1_0359_load' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.21ns)   --->   "%tmp_785 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_V_in_V)" [src/kernel_kernel.cpp:322]   --->   Operation 49 'read' 'tmp_785' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 50 [1/1] (0.22ns)   --->   "%select_ln323 = select i1 %icmp_ln323, float %tmp_785, float %local_prev_V_0_0_0358_load" [src/kernel_kernel.cpp:323]   --->   Operation 50 'select' 'select_ln323' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.21ns)   --->   "%tmp_787 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %fifo_U_tmp_1_in_V)" [src/kernel_kernel.cpp:332]   --->   Operation 51 'read' 'tmp_787' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 52 [1/1] (0.22ns)   --->   "%select_ln333 = select i1 %icmp_ln323, float %tmp_787, float %local_U_tmp_0_1_0359_load" [src/kernel_kernel.cpp:333]   --->   Operation 52 'select' 'select_ln333' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "store float %select_ln333, float* %local_U_tmp_0_1_0359" [src/kernel_kernel.cpp:336]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "store float %select_ln323, float* %local_prev_V_0_0_0358" [src/kernel_kernel.cpp:336]   --->   Operation 54 'store' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 55 [12/12] (2.32ns)   --->   "%tmp_85 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 55 'fdiv' 'tmp_85' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 56 [11/12] (2.32ns)   --->   "%tmp_85 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 56 'fdiv' 'tmp_85' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 57 [10/12] (2.32ns)   --->   "%tmp_85 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 57 'fdiv' 'tmp_85' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 58 [9/12] (2.32ns)   --->   "%tmp_85 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 58 'fdiv' 'tmp_85' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 59 [8/12] (2.32ns)   --->   "%tmp_85 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 59 'fdiv' 'tmp_85' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 60 [7/12] (2.32ns)   --->   "%tmp_85 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 60 'fdiv' 'tmp_85' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 61 [6/12] (2.32ns)   --->   "%tmp_85 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 61 'fdiv' 'tmp_85' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 62 [5/12] (2.32ns)   --->   "%tmp_85 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 62 'fdiv' 'tmp_85' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 63 [4/12] (2.32ns)   --->   "%tmp_85 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 63 'fdiv' 'tmp_85' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 64 [3/12] (2.32ns)   --->   "%tmp_85 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 64 'fdiv' 'tmp_85' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 65 [2/12] (2.32ns)   --->   "%tmp_85 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 65 'fdiv' 'tmp_85' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.32>
ST_15 : Operation 66 [1/1] (0.00ns)   --->   "%local_L_tmp_0_0_0360_load = load float* %tmp" [src/kernel_kernel.cpp:336]   --->   Operation 66 'load' 'local_L_tmp_0_0_0360_load' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_15 : Operation 67 [1/1] (0.00ns)   --->   "store float %local_L_tmp_0_0_0360_load, float* %tmp_784" [src/kernel_kernel.cpp:336]   --->   Operation 67 'store' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_15 : Operation 68 [1/12] (2.32ns)   --->   "%tmp_85 = fdiv float %select_ln323, %select_ln333" [src/kernel_kernel.cpp:337]   --->   Operation 68 'fdiv' 'tmp_85' <Predicate = (icmp_ln323)> <Delay = 2.32> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 69 [1/1] (0.00ns)   --->   "store float %tmp_85, float* %tmp" [src/kernel_kernel.cpp:340]   --->   Operation 69 'store' <Predicate = (icmp_ln323)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.21>
ST_16 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln323, label %2, label %hls_label_115_begin.branch12_crit_edge" [src/kernel_kernel.cpp:336]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 71 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_L_drain_out_V, float %tmp_85)" [src/kernel_kernel.cpp:339]   --->   Operation 71 'write' <Predicate = (icmp_ln323)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_16 : Operation 72 [1/1] (0.00ns)   --->   "%local_L_tmp_0_0_0360_load1 = load float* %tmp" [src/kernel_kernel.cpp:343]   --->   Operation 72 'load' 'local_L_tmp_0_0_0360_load1' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_784_load = load float* %tmp_784" [src/kernel_kernel.cpp:343]   --->   Operation 73 'load' 'tmp_784_load' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_16 : Operation 74 [1/1] (0.22ns)   --->   "%select_ln343 = select i1 %icmp_ln323, float %local_L_tmp_0_0_0360_load1, float %tmp_784_load" [src/kernel_kernel.cpp:343]   --->   Operation 74 'select' 'select_ln343' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 75 [4/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343, %tmp_787" [src/kernel_kernel.cpp:343]   --->   Operation 75 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.32>
ST_18 : Operation 76 [3/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343, %tmp_787" [src/kernel_kernel.cpp:343]   --->   Operation 76 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.32>
ST_19 : Operation 77 [2/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343, %tmp_787" [src/kernel_kernel.cpp:343]   --->   Operation 77 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 78 [1/4] (2.32ns)   --->   "%tmp_s = fmul float %select_ln343, %tmp_787" [src/kernel_kernel.cpp:343]   --->   Operation 78 'fmul' 'tmp_s' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 79 [7/7] (2.34ns)   --->   "%tmp_36 = fsub float %tmp_785, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 79 'fsub' 'tmp_36' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 80 [6/7] (2.34ns)   --->   "%tmp_36 = fsub float %tmp_785, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 80 'fsub' 'tmp_36' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 81 [5/7] (2.34ns)   --->   "%tmp_36 = fsub float %tmp_785, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 81 'fsub' 'tmp_36' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 82 [4/7] (2.34ns)   --->   "%tmp_36 = fsub float %tmp_785, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 82 'fsub' 'tmp_36' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.34>
ST_25 : Operation 83 [3/7] (2.34ns)   --->   "%tmp_36 = fsub float %tmp_785, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 83 'fsub' 'tmp_36' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.34>
ST_26 : Operation 84 [2/7] (2.34ns)   --->   "%tmp_36 = fsub float %tmp_785, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 84 'fsub' 'tmp_36' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.34>
ST_27 : Operation 85 [1/7] (2.34ns)   --->   "%tmp_36 = fsub float %tmp_785, %tmp_s" [src/kernel_kernel.cpp:343]   --->   Operation 85 'fsub' 'tmp_36' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.21>
ST_28 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str158)" [src/kernel_kernel.cpp:315]   --->   Operation 86 'specregionbegin' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel.cpp:316]   --->   Operation 87 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 88 [1/1] (0.00ns)   --->   "br label %branch12" [src/kernel_kernel.cpp:336]   --->   Operation 88 'br' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_28 : Operation 89 [1/1] (0.00ns)   --->   "br label %branch12" [src/kernel_kernel.cpp:340]   --->   Operation 89 'br' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_28 : Operation 90 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %fifo_V_out_V, float %tmp_36)" [src/kernel_kernel.cpp:345]   --->   Operation 90 'write' <Predicate = (icmp_ln891)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_28 : Operation 91 [1/1] (0.00ns)   --->   "br label %hls_label_115_end" [src/kernel_kernel.cpp:345]   --->   Operation 91 'br' <Predicate = (icmp_ln891)> <Delay = 0.00>
ST_28 : Operation 92 [1/1] (0.00ns)   --->   "%empty_501 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str158, i32 %tmp_84)" [src/kernel_kernel.cpp:348]   --->   Operation 92 'specregionend' 'empty_501' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_28 : Operation 93 [1/1] (0.00ns)   --->   "br label %1" [src/kernel_kernel.cpp:315]   --->   Operation 93 'br' <Predicate = (!icmp_ln315)> <Delay = 0.00>

State 29 <SV = 2> <Delay = 0.00>
ST_29 : Operation 94 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel.cpp:349]   --->   Operation 94 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_V_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_V_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_U_tmp_1_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_L_drain_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
local_prev_V_0_0_0358      (alloca           ) [ 001111111111111111111111111110]
local_U_tmp_0_1_0359       (alloca           ) [ 001111111111111111111111111110]
tmp                        (alloca           ) [ 001111111111111111111111111110]
tmp_784                    (alloca           ) [ 001111111111111111111111111110]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 000000000000000000000000000000]
br_ln315                   (br               ) [ 011111111111111111111111111110]
p_0403_0                   (phi              ) [ 001000000000000000000000000000]
icmp_ln315                 (icmp             ) [ 001111111111111111111111111110]
empty                      (speclooptripcount) [ 000000000000000000000000000000]
br_ln315                   (br               ) [ 000000000000000000000000000000]
icmp_ln323                 (icmp             ) [ 001111111111111111111111111110]
icmp_ln891                 (icmp             ) [ 001111111111111111111111111110]
br_ln344                   (br               ) [ 000000000000000000000000000000]
c2_V                       (add              ) [ 011111111111111111111111111110]
local_prev_V_0_0_0358_load (load             ) [ 000000000000000000000000000000]
local_U_tmp_0_1_0359_load  (load             ) [ 000000000000000000000000000000]
tmp_785                    (read             ) [ 001011111111111111111111111100]
select_ln323               (select           ) [ 001011111111111100000000000000]
tmp_787                    (read             ) [ 001011111111111111111000000000]
select_ln333               (select           ) [ 001011111111111100000000000000]
store_ln336                (store            ) [ 000000000000000000000000000000]
store_ln336                (store            ) [ 000000000000000000000000000000]
local_L_tmp_0_0_0360_load  (load             ) [ 000000000000000000000000000000]
store_ln336                (store            ) [ 000000000000000000000000000000]
tmp_85                     (fdiv             ) [ 001000000000000010000000000000]
store_ln340                (store            ) [ 000000000000000000000000000000]
br_ln336                   (br               ) [ 000000000000000000000000000000]
write_ln339                (write            ) [ 000000000000000000000000000000]
local_L_tmp_0_0_0360_load1 (load             ) [ 000000000000000000000000000000]
tmp_784_load               (load             ) [ 000000000000000000000000000000]
select_ln343               (select           ) [ 001000000000000001111000000000]
tmp_s                      (fmul             ) [ 001000000000000000000111111100]
tmp_36                     (fsub             ) [ 001000000000000000000000000010]
tmp_84                     (specregionbegin  ) [ 000000000000000000000000000000]
specpipeline_ln316         (specpipeline     ) [ 000000000000000000000000000000]
br_ln336                   (br               ) [ 000000000000000000000000000000]
br_ln340                   (br               ) [ 000000000000000000000000000000]
write_ln345                (write            ) [ 000000000000000000000000000000]
br_ln345                   (br               ) [ 000000000000000000000000000000]
empty_501                  (specregionend    ) [ 000000000000000000000000000000]
br_ln315                   (br               ) [ 011111111111111111111111111110]
ret_ln349                  (ret              ) [ 000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_V_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_V_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_V_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_V_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_U_tmp_1_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_U_tmp_1_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_L_drain_out_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_L_drain_out_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str158"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="local_prev_V_0_0_0358_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_prev_V_0_0_0358/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="local_U_tmp_0_1_0359_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_U_tmp_0_1_0359/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tmp_784_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_784/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_785_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_785/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_787_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_787/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln339_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="1"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln339/16 "/>
</bind>
</comp>

<comp id="79" class="1004" name="write_ln345_write_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="0" index="2" bw="32" slack="1"/>
<pin id="83" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln345/28 "/>
</bind>
</comp>

<comp id="86" class="1005" name="p_0403_0_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="4" slack="1"/>
<pin id="88" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0403_0 (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_0403_0_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0403_0/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="18"/>
<pin id="99" dir="0" index="1" bw="32" slack="1"/>
<pin id="100" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_36/21 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="0" index="1" bw="32" slack="14"/>
<pin id="104" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/17 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="0" index="1" bw="32" slack="1"/>
<pin id="108" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_85/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln315_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="3" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln315/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln323_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="4" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln323/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln891_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="4" slack="0"/>
<pin id="123" dir="0" index="1" bw="4" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="c2_V_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c2_V/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="local_prev_V_0_0_0358_load_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="2"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_prev_V_0_0_0358_load/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="local_U_tmp_0_1_0359_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="2"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_U_tmp_0_1_0359_load/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="select_ln323_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="select_ln333_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln333/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln336_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln336/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln336_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln336/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="local_L_tmp_0_0_0360_load_load_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="14"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_L_tmp_0_0_0360_load/15 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln336_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="14"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln336/15 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln340_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="14"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln340/15 "/>
</bind>
</comp>

<comp id="176" class="1004" name="local_L_tmp_0_0_0360_load1_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="15"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_L_tmp_0_0_0360_load1/16 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_784_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="15"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_784_load/16 "/>
</bind>
</comp>

<comp id="182" class="1004" name="select_ln343_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="14"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="0"/>
<pin id="186" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln343/16 "/>
</bind>
</comp>

<comp id="189" class="1005" name="local_prev_V_0_0_0358_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="2"/>
<pin id="191" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="local_prev_V_0_0_0358 "/>
</bind>
</comp>

<comp id="195" class="1005" name="local_U_tmp_0_1_0359_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="2"/>
<pin id="197" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="local_U_tmp_0_1_0359 "/>
</bind>
</comp>

<comp id="201" class="1005" name="tmp_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="14"/>
<pin id="203" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="208" class="1005" name="tmp_784_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="14"/>
<pin id="210" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_784 "/>
</bind>
</comp>

<comp id="214" class="1005" name="icmp_ln315_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="26"/>
<pin id="216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln315 "/>
</bind>
</comp>

<comp id="218" class="1005" name="icmp_ln323_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln323 "/>
</bind>
</comp>

<comp id="225" class="1005" name="icmp_ln891_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="26"/>
<pin id="227" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln891 "/>
</bind>
</comp>

<comp id="229" class="1005" name="c2_V_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c2_V "/>
</bind>
</comp>

<comp id="234" class="1005" name="tmp_785_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="18"/>
<pin id="236" dir="1" index="1" bw="32" slack="18"/>
</pin_list>
<bind>
<opset="tmp_785 "/>
</bind>
</comp>

<comp id="239" class="1005" name="select_ln323_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln323 "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_787_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="14"/>
<pin id="246" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_787 "/>
</bind>
</comp>

<comp id="249" class="1005" name="select_ln333_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln333 "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_85_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_85 "/>
</bind>
</comp>

<comp id="259" class="1005" name="select_ln343_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln343 "/>
</bind>
</comp>

<comp id="264" class="1005" name="tmp_s_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="269" class="1005" name="tmp_36_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="32" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="113"><net_src comp="90" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="90" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="90" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="90" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="144"><net_src comp="60" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="145"><net_src comp="133" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="151"><net_src comp="66" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="152"><net_src comp="136" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="139" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="163" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="105" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="187"><net_src comp="176" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="179" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="192"><net_src comp="44" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="198"><net_src comp="48" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="204"><net_src comp="52" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="211"><net_src comp="56" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="217"><net_src comp="109" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="115" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="228"><net_src comp="121" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="127" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="237"><net_src comp="60" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="242"><net_src comp="139" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="247"><net_src comp="66" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="252"><net_src comp="146" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="257"><net_src comp="105" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="262"><net_src comp="182" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="267"><net_src comp="101" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="272"><net_src comp="97" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="79" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_V_out_V | {28 }
	Port: fifo_L_drain_out_V | {16 }
 - Input state : 
	Port: PE<10, 11> : fifo_V_in_V | {3 }
	Port: PE<10, 11> : fifo_U_tmp_1_in_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln315 : 1
		br_ln315 : 2
		icmp_ln323 : 1
		icmp_ln891 : 1
		br_ln344 : 2
		c2_V : 1
	State 3
		store_ln336 : 1
		store_ln336 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		store_ln336 : 1
		store_ln340 : 1
	State 16
		select_ln343 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		empty_501 : 1
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fdiv   |        grp_fu_105       |    0    |   564   |   769   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_97        |    2    |   318   |   198   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_101       |    3    |   143   |    78   |
|----------|-------------------------|---------|---------|---------|
|          |   select_ln323_fu_139   |    0    |    0    |    32   |
|  select  |   select_ln333_fu_146   |    0    |    0    |    32   |
|          |   select_ln343_fu_182   |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln315_fu_109    |    0    |    0    |    9    |
|   icmp   |    icmp_ln323_fu_115    |    0    |    0    |    9    |
|          |    icmp_ln891_fu_121    |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|    add   |       c2_V_fu_127       |    0    |    0    |    6    |
|----------|-------------------------|---------|---------|---------|
|   read   |    tmp_785_read_fu_60   |    0    |    0    |    0    |
|          |    tmp_787_read_fu_66   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln339_write_fu_72 |    0    |    0    |    0    |
|          | write_ln345_write_fu_79 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    5    |   1025  |   1174  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         c2_V_reg_229        |    4   |
|      icmp_ln315_reg_214     |    1   |
|      icmp_ln323_reg_218     |    1   |
|      icmp_ln891_reg_225     |    1   |
| local_U_tmp_0_1_0359_reg_195|   32   |
|local_prev_V_0_0_0358_reg_189|   32   |
|       p_0403_0_reg_86       |    4   |
|     select_ln323_reg_239    |   32   |
|     select_ln333_reg_249    |   32   |
|     select_ln343_reg_259    |   32   |
|        tmp_36_reg_269       |   32   |
|       tmp_784_reg_208       |   32   |
|       tmp_785_reg_234       |   32   |
|       tmp_787_reg_244       |   32   |
|        tmp_85_reg_254       |   32   |
|         tmp_reg_201         |   32   |
|        tmp_s_reg_264        |   32   |
+-----------------------------+--------+
|            Total            |   395  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    5   |  1025  |  1174  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   395  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |  1420  |  1174  |
+-----------+--------+--------+--------+
