
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004098                       # Number of seconds simulated
sim_ticks                                  4098405000                       # Number of ticks simulated
final_tick                                 4098405000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  83181                       # Simulator instruction rate (inst/s)
host_op_rate                                   128905                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               61118697                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671476                       # Number of bytes of host memory used
host_seconds                                    67.06                       # Real time elapsed on the host
sim_insts                                     5577818                       # Number of instructions simulated
sim_ops                                       8643937                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4098405000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2196672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2248064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35126                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                472                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          12539512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         535982169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             548521681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     12539512                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12539512                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        7370672                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7370672                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        7370672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         12539512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        535982169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            555892353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000537678250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           27                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           27                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               65521                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                420                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35126                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        472                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35126                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2247680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2248064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    4098291000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35126                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   14505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     72.022561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.719255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    55.728762                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29598     93.79%     93.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1690      5.36%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           88      0.28%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           56      0.18%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           28      0.09%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      0.07%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.03%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.02%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           61      0.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31559                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           27                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1291.111111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    374.171046                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4526.410272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           24     88.89%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      7.41%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            27                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           27                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.370370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.352821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.791695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               22     81.48%     81.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5     18.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            27                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2196288                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 12539512.322476670146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 535888473.686714649200                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6902197.318225015886                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34323                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          472                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26550750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1860047750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15484777250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33064.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54192.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32806731.46                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1228098500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1886598500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175600000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34968.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53718.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       548.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    548.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.33                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3639                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     352                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.58                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     115127.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                    11.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                113318940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 60200085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               125835360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2166300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         118010880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            324130500                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2746560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       351268200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         5364960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        623626740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1726668525                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            421.302562                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3380516500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1184000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      49920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2596143000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     13969000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     666720250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    770468750                       # Time in different power states
system.mem_ctrls_1.actEnergy                112098000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59566320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               124921440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 140940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         118010880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            319837260                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4020480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       348629670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         9648000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        623801940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1720674930                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            419.840140                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3386334000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4575000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      49920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2596873000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     25119750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     657283500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    764633750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   4098405000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530707                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530707                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2707                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527595                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1352                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                341                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527595                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508188                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19407                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1769                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4098405000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      826891                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13470                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439179                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            77                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   4098405000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4098405000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17505                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           115                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      4098405000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4098406                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              38262                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5658821                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530707                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509540                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4021938                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5508                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        106                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           282                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17464                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1062                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4063407                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.164424                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.182999                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2518117     61.97%     61.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   156935      3.86%     65.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   117883      2.90%     68.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   116854      2.88%     71.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   118043      2.91%     74.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   116652      2.87%     77.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   117631      2.89%     80.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   119883      2.95%     83.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   681409     16.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4063407                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.129491                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.380737                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   487571                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2471751                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    112117                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                989214                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2754                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8772075                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2754                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   582783                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1070788                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2061                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    990232                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1414789                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8761016                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 81866                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1222457                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    654                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  17407                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16312979                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20165004                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13395264                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             12625                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177259                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   135720                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 88                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             59                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3071025                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               534797                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16389                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               947                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              263                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8740743                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  81                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9004415                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               705                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           96886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       140317                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             54                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4063407                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.215977                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.446950                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              824231     20.28%     20.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              341640      8.41%     28.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              902209     22.20%     50.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1266383     31.17%     82.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              640898     15.77%     97.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               51640      1.27%     99.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               22591      0.56%     99.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                8650      0.21%     99.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                5165      0.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4063407                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3519      8.33%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      8.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.03%      8.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      8.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     13      0.03%      8.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      8.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  38217     90.47%     98.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   439      1.04%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                10      0.02%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               28      0.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2242      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8155423     90.57%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.00%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1153      0.01%     90.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 185      0.00%     90.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     90.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     90.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     90.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     90.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     90.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     90.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     90.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  430      0.00%     90.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     90.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  850      0.01%     90.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     90.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1058      0.01%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 628      0.01%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     90.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                223      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               826667      9.18%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13557      0.15%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1546      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            424      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9004415                       # Type of FU issued
system.cpu.iq.rate                           2.197053                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       42242                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004691                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           22104210                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8826815                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8692985                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10974                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10934                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4940                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9038929                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5486                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2357                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14538                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6635                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        297498                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2754                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   42891                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3603                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8740824                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               123                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                534797                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                16389                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 59                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    605                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2776                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             43                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            691                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2754                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3445                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               8998795                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                826870                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5620                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       840338                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518577                       # Number of branches executed
system.cpu.iew.exec_stores                      13468                       # Number of stores executed
system.cpu.iew.exec_rate                     2.195682                       # Inst execution rate
system.cpu.iew.wb_sent                        8699344                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8697925                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7937769                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14546962                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.122270                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.545665                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           96994                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2724                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4048905                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.134883                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.405901                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2529033     62.46%     62.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       486517     12.02%     74.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7418      0.18%     74.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         7985      0.20%     74.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3450      0.09%     74.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2657      0.07%     75.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1106      0.03%     75.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1004      0.02%     75.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009735     24.94%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4048905                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577818                       # Number of instructions committed
system.cpu.commit.committedOps                8643937                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530013                       # Number of memory references committed
system.cpu.commit.loads                        520259                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515017                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641052                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  587                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1153      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109718     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519597      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9418      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8643937                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009735                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11780101                       # The number of ROB reads
system.cpu.rob.rob_writes                    17496539                       # The number of ROB writes
system.cpu.timesIdled                             478                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           34999                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577818                       # Number of Instructions Simulated
system.cpu.committedOps                       8643937                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.734769                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.734769                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.360973                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.360973                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 13883458                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8163560                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7811                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4115                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5101511                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068557                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1882184                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4098405000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           841.546514                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              532292                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            494818                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.075733                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   841.546514                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.821823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.821823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          868                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          429                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1567600                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1567600                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4098405000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        28167                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           28167                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9307                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9307                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        37474                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            37474                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        37474                       # number of overall hits
system.cpu.dcache.overall_hits::total           37474                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       498470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        498470                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          447                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          447                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       498917                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         498917                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       498917                       # number of overall misses
system.cpu.dcache.overall_misses::total        498917                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16755910000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16755910000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     46661000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     46661000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  16802571000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16802571000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16802571000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16802571000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526637                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526637                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9754                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       536391                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       536391                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       536391                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       536391                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.946515                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.946515                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.045827                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045827                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.930137                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.930137                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.930137                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.930137                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33614.680924                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33614.680924                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 104387.024609                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 104387.024609                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33678.088740                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33678.088740                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33678.088740                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33678.088740                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3621952                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            473587                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.647913                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          563                       # number of writebacks
system.cpu.dcache.writebacks::total               563                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4094                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4094                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4099                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4099                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4099                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4099                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       494376                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       494376                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          442                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          442                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       494818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       494818                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       494818                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       494818                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15432272000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15432272000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     45362000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     45362000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15477634000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15477634000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15477634000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15477634000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.938741                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.938741                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.045315                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.045315                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.922495                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.922495                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.922495                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.922495                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 31215.657718                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31215.657718                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102628.959276                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102628.959276                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 31279.448201                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31279.448201                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 31279.448201                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31279.448201                       # average overall mshr miss latency
system.cpu.dcache.replacements                 329374                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4098405000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4098405000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4098405000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           687.174295                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17180                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               814                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.105651                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   687.174295                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.671069                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.671069                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          728                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          672                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35742                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35742                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4098405000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16366                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16366                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16366                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16366                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16366                       # number of overall hits
system.cpu.icache.overall_hits::total           16366                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1098                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1098                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1098                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1098                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1098                       # number of overall misses
system.cpu.icache.overall_misses::total          1098                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    108929999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    108929999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    108929999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    108929999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    108929999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    108929999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17464                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17464                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17464                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17464                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17464                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17464                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062872                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.062872                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062872                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.062872                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062872                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.062872                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99207.649362                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99207.649362                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99207.649362                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99207.649362                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99207.649362                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99207.649362                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          473                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           86                       # number of writebacks
system.cpu.icache.writebacks::total                86                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          284                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          284                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          284                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          284                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          284                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          284                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          814                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          814                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          814                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          814                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          814                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          814                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86510999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86510999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86510999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86510999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86510999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86510999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.046610                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.046610                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.046610                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.046610                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.046610                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.046610                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 106278.868550                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106278.868550                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 106278.868550                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106278.868550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 106278.868550                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106278.868550                       # average overall mshr miss latency
system.cpu.icache.replacements                     86                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   4098405000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   4098405000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4098405000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 27354.909680                       # Cycle average of tags in use
system.l2.tags.total_refs                      989661                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35151                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.154562                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.017303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       202.928588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     27151.963789                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.828612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.834806                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32608                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7952439                       # Number of tag accesses
system.l2.tags.data_accesses                  7952439                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   4098405000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          563                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              563                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           85                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               85                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    18                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        460477                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            460477                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               460495                       # number of demand (read+write) hits
system.l2.demand_hits::total                   460506                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data              460495                       # number of overall hits
system.l2.overall_hits::total                  460506                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             424                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 424                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          803                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              803                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33899                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33899                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                803                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34323                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35126                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               803                       # number of overall misses
system.l2.overall_misses::.cpu.data             34323                       # number of overall misses
system.l2.overall_misses::total                 35126                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     43615000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      43615000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     83817000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     83817000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   4274797000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4274797000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     83817000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4318412000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4402229000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     83817000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4318412000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4402229000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          563                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          563                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           85                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           85                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       494376                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        494376                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              814                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           494818                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               495632                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             814                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          494818                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              495632                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.959276                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.959276                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.986486                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.986486                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068569                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068569                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.986486                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.069365                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.070871                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.986486                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.069365                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.070871                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102865.566038                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102865.566038                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104379.825654                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104379.825654                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 126103.926370                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 126103.926370                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 104379.825654                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 125816.857501                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125326.794967                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104379.825654                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 125816.857501                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125326.794967                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 472                       # number of writebacks
system.l2.writebacks::total                       472                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          424                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            424                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33899                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33899                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35126                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35126                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     35135000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     35135000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     67757000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     67757000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3596817000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3596817000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     67757000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3631952000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3699709000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     67757000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3631952000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3699709000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.959276                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.959276                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.986486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.986486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068569                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068569                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.986486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.069365                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.070871                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.986486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.069365                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.070871                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82865.566038                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82865.566038                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84379.825654                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84379.825654                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 106103.926370                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106103.926370                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84379.825654                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 105816.857501                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105326.794967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84379.825654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 105816.857501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105326.794967                       # average overall mshr miss latency
system.l2.replacements                           2383                       # number of replacements
system.membus.snoop_filter.tot_requests         36812                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1686                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   4098405000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34702                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          472                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1214                       # Transaction distribution
system.membus.trans_dist::ReadExReq               424                       # Transaction distribution
system.membus.trans_dist::ReadExResp              424                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34702                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        71938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        71938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  71938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2278272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2278272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2278272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35126                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35126    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35126                       # Request fanout histogram
system.membus.reqLayer2.occupancy            38700000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          196889500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       989668                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       494036                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            697                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          697                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4098405000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            495190                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1035                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           86                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          495298                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              442                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             442                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           814                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       494376                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1483586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1485300                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31704384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31761984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2383                       # Total snoops (count)
system.tol2bus.snoopTraffic                     30208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           498015                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001414                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037571                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 497311     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    704      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             498015                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          990966000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             24.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2442999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1484454000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            36.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
