<p align="center">
  <img src="https://github.com/user-attachments/assets/825906c6-9542-4b41-9645-1ce28e980a7e" alt="VIPS Logo" width="180"/>
</p>


# Verilog & Cadence Simulation Course Repository  
### Department of Electronics Engineering(VLSI D&T), VIPS-TC  

---

## About the Repository

This repository contains all **tasks, experiments, and simulations** performed during the **Verilog & Cadence Simulation Course** conducted at the **School of Engineering & Technology, Vivekananda Institute of Professional Studies – Technical Campus (VIPS-TC)**.  

Each task demonstrates **industry-standard design and simulation workflows** using **Cadence tools** such as **Xcelium (xrun)** and **SimVision**, with Verilog HDL for digital circuit design and verification.

---

## Institutional Acknowledgment

This work is conducted under the academic supervision of:

- **Instructor:** *Dr. Paritosh Sir*  
- **Head of Department:** *Dr. Anand Kumar Singh*  
- **Department:** Electronics Engineering(VLSI, Design & Technology)  
- **Institute:** Vivekananda Institute of Professional Studies – Technical Campus (VIPS-TC), New Delhi  

---

## Tools & Environment

- Simulation Tool: Cadence Xcelium (xrun)
- Visualization Tool: SimVision
- Text Editor: gedit / vi / any preferred editor
- Language: Verilog HDL
- Operating System: Linux (recommended)

---

## Learning Outcomes

- By completing this course, students will be able to:
- Design and simulate digital circuits using Verilog HDL.
- Understand the complete Cadence simulation flow.
- Visualize circuit behavior and timing using SimVision.
- Build confidence in working with EDA tools for FPGA and ASIC design.

---
