
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={35,rS,rT,offset}                      Premise(F2)
	S3= GPR[rS]=base                                            Premise(F3)
	S4= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a          Premise(F4)
	S5= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataPremise(F5)

IF	S6= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S7= PC.Out=addr                                             PC-Out(S1)
	S8= DCache.RLineEA=DCacheRLineEA()                          DCache-WriteBack()
	S9= DCache.RLineData=DCacheRLineData()                      DCache-WriteBack()
	S10= DCache.RLineDirty=DCacheRLineDirty()                   DCache-WriteBack()
	S11= A_EX.Out=>ALU.A                                        Premise(F6)
	S12= B_EX.Out=>ALU.B                                        Premise(F7)
	S13= ALUOut_MEM.Out=>ALUOut_DMMU1.In                        Premise(F8)
	S14= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                      Premise(F9)
	S15= ALU.Out=>ALUOut_MEM.In                                 Premise(F10)
	S16= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F11)
	S17= FU.OutID1=>A_EX.In                                     Premise(F12)
	S18= IMMEXT.Out=>B_EX.In                                    Premise(F13)
	S19= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F14)
	S20= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack            Premise(F15)
	S21= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()            Path(S10,S20)
	S22= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F16)
	S23= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F17)
	S24= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F18)
	S25= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F19)
	S26= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F20)
	S27= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F21)
	S28= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F22)
	S29= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F23)
	S30= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F24)
	S31= FU.Bub_ID=>CU_ID.Bub                                   Premise(F25)
	S32= FU.Halt_ID=>CU_ID.Halt                                 Premise(F26)
	S33= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F27)
	S34= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F28)
	S35= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F29)
	S36= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F30)
	S37= FU.Bub_IF=>CU_IF.Bub                                   Premise(F31)
	S38= FU.Halt_IF=>CU_IF.Halt                                 Premise(F32)
	S39= ICache.Hit=>CU_IF.ICacheHit                            Premise(F33)
	S40= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F34)
	S41= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F35)
	S42= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F36)
	S43= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F37)
	S44= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F38)
	S45= DCache.Hit=>CU_MEM.DCacheHit                           Premise(F39)
	S46= DMMU.Hit=>CU_MEM.DMMUHit                               Premise(F40)
	S47= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F41)
	S48= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F42)
	S49= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F43)
	S50= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F44)
	S51= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F45)
	S52= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F46)
	S53= DMMU.Addr=>DAddrReg_DMMU1.In                           Premise(F47)
	S54= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                  Premise(F48)
	S55= ALUOut_DMMU2.Out=>DCache.IEA                           Premise(F49)
	S56= ALUOut_MEM.Out=>DCache.IEA                             Premise(F50)
	S57= DMem.MEM8WordOut=>DCache.WData                         Premise(F51)
	S58= DCache.Out=>DCacheReg.In                               Premise(F52)
	S59= ALUOut_MEM.Out=>DMMU.IEA                               Premise(F53)
	S60= DCache.RLineEA=>DMMU.IEAR                              Premise(F54)
	S61= DMMU.IEAR=DCacheRLineEA()                              Path(S8,S60)
	S62= CP0.ASID=>DMMU.PID                                     Premise(F55)
	S63= DMMU.PID=pid                                           Path(S6,S62)
	S64= DMMU.AddrR={pid,DCacheRLineEA()}                       DMMU-RSearch(S63,S61)
	S65= CP0.ASID=>DMMU.PID                                     Premise(F56)
	S66= DMMU.AddrR=>DMem.MEM8WordWAddr                         Premise(F57)
	S67= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}               Path(S64,S66)
	S68= DCache.RLineData=>DMem.MEM8WordWData                   Premise(F58)
	S69= DMem.MEM8WordWData=DCacheRLineData()                   Path(S9,S68)
	S70= DAddrReg_DMMU2.Out=>DMem.RAddr                         Premise(F59)
	S71= DCache.Out=>DR_DMMU1.In                                Premise(F60)
	S72= DCacheReg.Out=>DR_DMMU2.In                             Premise(F61)
	S73= DMem.Out=>DR_WB.In                                     Premise(F62)
	S74= DCache.Hit=>FU.DCacheHit                               Premise(F63)
	S75= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F64)
	S76= ICache.Hit=>FU.ICacheHit                               Premise(F65)
	S77= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F66)
	S78= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F67)
	S79= IR_EX.Out=>FU.IR_EX                                    Premise(F68)
	S80= IR_ID.Out=>FU.IR_ID                                    Premise(F69)
	S81= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F70)
	S82= IR_MEM.Out=>FU.IR_MEM                                  Premise(F71)
	S83= IR_WB.Out=>FU.IR_WB                                    Premise(F72)
	S84= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F73)
	S85= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F74)
	S86= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F75)
	S87= GPR.Rdata1=>FU.InID1                                   Premise(F76)
	S88= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F77)
	S89= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F78)
	S90= MemDataSelL.Out=>FU.InWB                               Premise(F79)
	S91= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F80)
	S92= IR_ID.Out25_21=>GPR.RReg1                              Premise(F81)
	S93= MemDataSelL.Out=>GPR.WData                             Premise(F82)
	S94= IR_WB.Out20_16=>GPR.WReg                               Premise(F83)
	S95= IMMU.Addr=>IAddrReg.In                                 Premise(F84)
	S96= PC.Out=>ICache.IEA                                     Premise(F85)
	S97= ICache.IEA=addr                                        Path(S7,S96)
	S98= ICache.Hit=ICacheHit(addr)                             ICache-Search(S97)
	S99= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S98,S39)
	S100= FU.ICacheHit=ICacheHit(addr)                          Path(S98,S76)
	S101= PC.Out=>ICache.IEA                                    Premise(F86)
	S102= IMem.MEM8WordOut=>ICache.WData                        Premise(F87)
	S103= ICache.Out=>ICacheReg.In                              Premise(F88)
	S104= IR_ID.Out15_0=>IMMEXT.In                              Premise(F89)
	S105= PC.Out=>IMMU.IEA                                      Premise(F90)
	S106= IMMU.IEA=addr                                         Path(S7,S105)
	S107= CP0.ASID=>IMMU.PID                                    Premise(F91)
	S108= IMMU.PID=pid                                          Path(S6,S107)
	S109= IMMU.Addr={pid,addr}                                  IMMU-Search(S108,S106)
	S110= IAddrReg.In={pid,addr}                                Path(S109,S95)
	S111= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S108,S106)
	S112= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S111,S40)
	S113= IAddrReg.Out=>IMem.RAddr                              Premise(F92)
	S114= ICacheReg.Out=>IRMux.CacheData                        Premise(F93)
	S115= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F94)
	S116= IMem.Out=>IRMux.MemData                               Premise(F95)
	S117= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F96)
	S118= IR_MEM.Out=>IR_DMMU1.In                               Premise(F97)
	S119= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F98)
	S120= IR_ID.Out=>IR_EX.In                                   Premise(F99)
	S121= ICache.Out=>IR_ID.In                                  Premise(F100)
	S122= IRMux.Out=>IR_ID.In                                   Premise(F101)
	S123= ICache.Out=>IR_IMMU.In                                Premise(F102)
	S124= IR_EX.Out=>IR_MEM.In                                  Premise(F103)
	S125= IR_DMMU2.Out=>IR_WB.In                                Premise(F104)
	S126= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F105)
	S127= DR_WB.Out=>MemDataSelL.In                             Premise(F106)
	S128= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F107)
	S129= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F108)
	S130= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F109)
	S131= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F110)
	S132= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F111)
	S133= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F112)
	S134= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F113)
	S135= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F114)
	S136= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F115)
	S137= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F116)
	S138= IR_EX.Out31_26=>CU_EX.Op                              Premise(F117)
	S139= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F118)
	S140= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F119)
	S141= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F120)
	S142= IR_ID.Out31_26=>CU_ID.Op                              Premise(F121)
	S143= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F122)
	S144= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F123)
	S145= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F124)
	S146= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F125)
	S147= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F126)
	S148= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F127)
	S149= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F128)
	S150= IR_WB.Out31_26=>CU_WB.Op                              Premise(F129)
	S151= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F130)
	S152= CtrlA_EX=0                                            Premise(F131)
	S153= CtrlB_EX=0                                            Premise(F132)
	S154= CtrlALUOut_MEM=0                                      Premise(F133)
	S155= CtrlALUOut_DMMU1=0                                    Premise(F134)
	S156= CtrlALUOut_DMMU2=0                                    Premise(F135)
	S157= CtrlALUOut_WB=0                                       Premise(F136)
	S158= CtrlA_MEM=0                                           Premise(F137)
	S159= CtrlA_WB=0                                            Premise(F138)
	S160= CtrlB_MEM=0                                           Premise(F139)
	S161= CtrlB_WB=0                                            Premise(F140)
	S162= CtrlDCache=0                                          Premise(F141)
	S163= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S5,S162)
	S164= CtrlICache=0                                          Premise(F142)
	S165= CtrlIMMU=0                                            Premise(F143)
	S166= CtrlDMMU=0                                            Premise(F144)
	S167= CtrlDAddrReg_DMMU1=0                                  Premise(F145)
	S168= CtrlDAddrReg_DMMU2=0                                  Premise(F146)
	S169= CtrlDAddrReg_MEM=0                                    Premise(F147)
	S170= CtrlDAddrReg_WB=0                                     Premise(F148)
	S171= CtrlDMem=0                                            Premise(F149)
	S172= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S4,S171)
	S173= CtrlDMem8Word=0                                       Premise(F150)
	S174= CtrlDCacheReg=0                                       Premise(F151)
	S175= CtrlASIDIn=0                                          Premise(F152)
	S176= CtrlCP0=0                                             Premise(F153)
	S177= CP0[ASID]=pid                                         CP0-Hold(S0,S176)
	S178= CtrlEPCIn=0                                           Premise(F154)
	S179= CtrlExCodeIn=0                                        Premise(F155)
	S180= CtrlDR_DMMU1=0                                        Premise(F156)
	S181= CtrlDR_DMMU2=0                                        Premise(F157)
	S182= CtrlDR_WB=0                                           Premise(F158)
	S183= CtrlIR_DMMU1=0                                        Premise(F159)
	S184= CtrlIR_DMMU2=0                                        Premise(F160)
	S185= CtrlIR_EX=0                                           Premise(F161)
	S186= CtrlIR_ID=0                                           Premise(F162)
	S187= CtrlIR_IMMU=1                                         Premise(F163)
	S188= CtrlIR_MEM=0                                          Premise(F164)
	S189= CtrlIR_WB=0                                           Premise(F165)
	S190= CtrlGPR=0                                             Premise(F166)
	S191= GPR[rS]=base                                          GPR-Hold(S3,S190)
	S192= CtrlIAddrReg=1                                        Premise(F167)
	S193= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S110,S192)
	S194= CtrlPC=0                                              Premise(F168)
	S195= CtrlPCInc=0                                           Premise(F169)
	S196= PC[Out]=addr                                          PC-Hold(S1,S194,S195)
	S197= CtrlIMem=0                                            Premise(F170)
	S198= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S2,S197)
	S199= CtrlICacheReg=1                                       Premise(F171)
	S200= CtrlIRMux=0                                           Premise(F172)

IMMU	S201= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S202= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S203= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S204= CP0.ASID=pid                                          CP0-Read-ASID(S177)
	S205= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S193)
	S206= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S193)
	S207= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S193)
	S208= PC.Out=addr                                           PC-Out(S196)
	S209= A_EX.Out=>ALU.A                                       Premise(F173)
	S210= B_EX.Out=>ALU.B                                       Premise(F174)
	S211= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F175)
	S212= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F176)
	S213= ALU.Out=>ALUOut_MEM.In                                Premise(F177)
	S214= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F178)
	S215= FU.OutID1=>A_EX.In                                    Premise(F179)
	S216= IMMEXT.Out=>B_EX.In                                   Premise(F180)
	S217= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F181)
	S218= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack           Premise(F182)
	S219= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()           Path(S203,S218)
	S220= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F183)
	S221= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F184)
	S222= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F185)
	S223= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F186)
	S224= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F187)
	S225= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F188)
	S226= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F189)
	S227= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F190)
	S228= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F191)
	S229= FU.Bub_ID=>CU_ID.Bub                                  Premise(F192)
	S230= FU.Halt_ID=>CU_ID.Halt                                Premise(F193)
	S231= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F194)
	S232= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F195)
	S233= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F196)
	S234= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F197)
	S235= FU.Bub_IF=>CU_IF.Bub                                  Premise(F198)
	S236= FU.Halt_IF=>CU_IF.Halt                                Premise(F199)
	S237= ICache.Hit=>CU_IF.ICacheHit                           Premise(F200)
	S238= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F201)
	S239= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F202)
	S240= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F203)
	S241= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F204)
	S242= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F205)
	S243= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F206)
	S244= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F207)
	S245= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F208)
	S246= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F209)
	S247= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F210)
	S248= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F211)
	S249= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F212)
	S250= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F213)
	S251= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F214)
	S252= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F215)
	S253= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F216)
	S254= ALUOut_MEM.Out=>DCache.IEA                            Premise(F217)
	S255= DMem.MEM8WordOut=>DCache.WData                        Premise(F218)
	S256= DCache.Out=>DCacheReg.In                              Premise(F219)
	S257= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F220)
	S258= DCache.RLineEA=>DMMU.IEAR                             Premise(F221)
	S259= DMMU.IEAR=DCacheRLineEA()                             Path(S201,S258)
	S260= CP0.ASID=>DMMU.PID                                    Premise(F222)
	S261= DMMU.PID=pid                                          Path(S204,S260)
	S262= DMMU.AddrR={pid,DCacheRLineEA()}                      DMMU-RSearch(S261,S259)
	S263= CP0.ASID=>DMMU.PID                                    Premise(F223)
	S264= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F224)
	S265= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}              Path(S262,S264)
	S266= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F225)
	S267= DMem.MEM8WordWData=DCacheRLineData()                  Path(S202,S266)
	S268= DAddrReg_DMMU2.Out=>DMem.RAddr                        Premise(F226)
	S269= DCache.Out=>DR_DMMU1.In                               Premise(F227)
	S270= DCacheReg.Out=>DR_DMMU2.In                            Premise(F228)
	S271= DMem.Out=>DR_WB.In                                    Premise(F229)
	S272= DCache.Hit=>FU.DCacheHit                              Premise(F230)
	S273= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F231)
	S274= ICache.Hit=>FU.ICacheHit                              Premise(F232)
	S275= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F233)
	S276= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F234)
	S277= IR_EX.Out=>FU.IR_EX                                   Premise(F235)
	S278= IR_ID.Out=>FU.IR_ID                                   Premise(F236)
	S279= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F237)
	S280= IR_MEM.Out=>FU.IR_MEM                                 Premise(F238)
	S281= IR_WB.Out=>FU.IR_WB                                   Premise(F239)
	S282= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F240)
	S283= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F241)
	S284= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F242)
	S285= GPR.Rdata1=>FU.InID1                                  Premise(F243)
	S286= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F244)
	S287= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F245)
	S288= MemDataSelL.Out=>FU.InWB                              Premise(F246)
	S289= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F247)
	S290= IR_ID.Out25_21=>GPR.RReg1                             Premise(F248)
	S291= MemDataSelL.Out=>GPR.WData                            Premise(F249)
	S292= IR_WB.Out20_16=>GPR.WReg                              Premise(F250)
	S293= IMMU.Addr=>IAddrReg.In                                Premise(F251)
	S294= PC.Out=>ICache.IEA                                    Premise(F252)
	S295= ICache.IEA=addr                                       Path(S208,S294)
	S296= ICache.Hit=ICacheHit(addr)                            ICache-Search(S295)
	S297= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S296,S237)
	S298= FU.ICacheHit=ICacheHit(addr)                          Path(S296,S274)
	S299= PC.Out=>ICache.IEA                                    Premise(F253)
	S300= IMem.MEM8WordOut=>ICache.WData                        Premise(F254)
	S301= ICache.Out=>ICacheReg.In                              Premise(F255)
	S302= IR_ID.Out15_0=>IMMEXT.In                              Premise(F256)
	S303= PC.Out=>IMMU.IEA                                      Premise(F257)
	S304= IMMU.IEA=addr                                         Path(S208,S303)
	S305= CP0.ASID=>IMMU.PID                                    Premise(F258)
	S306= IMMU.PID=pid                                          Path(S204,S305)
	S307= IMMU.Addr={pid,addr}                                  IMMU-Search(S306,S304)
	S308= IAddrReg.In={pid,addr}                                Path(S307,S293)
	S309= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S306,S304)
	S310= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S309,S238)
	S311= IAddrReg.Out=>IMem.RAddr                              Premise(F259)
	S312= IMem.RAddr={pid,addr}                                 Path(S205,S311)
	S313= IMem.Out={35,rS,rT,offset}                            IMem-Read(S312,S198)
	S314= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S312,S198)
	S315= ICache.WData=IMemGet8Word({pid,addr})                 Path(S314,S300)
	S316= ICacheReg.Out=>IRMux.CacheData                        Premise(F260)
	S317= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F261)
	S318= IMem.Out=>IRMux.MemData                               Premise(F262)
	S319= IRMux.MemData={35,rS,rT,offset}                       Path(S313,S318)
	S320= IRMux.Out={35,rS,rT,offset}                           IRMux-Select2(S319)
	S321= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F263)
	S322= IR_MEM.Out=>IR_DMMU1.In                               Premise(F264)
	S323= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F265)
	S324= IR_ID.Out=>IR_EX.In                                   Premise(F266)
	S325= ICache.Out=>IR_ID.In                                  Premise(F267)
	S326= IRMux.Out=>IR_ID.In                                   Premise(F268)
	S327= IR_ID.In={35,rS,rT,offset}                            Path(S320,S326)
	S328= ICache.Out=>IR_IMMU.In                                Premise(F269)
	S329= IR_EX.Out=>IR_MEM.In                                  Premise(F270)
	S330= IR_DMMU2.Out=>IR_WB.In                                Premise(F271)
	S331= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F272)
	S332= DR_WB.Out=>MemDataSelL.In                             Premise(F273)
	S333= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F274)
	S334= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F275)
	S335= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F276)
	S336= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F277)
	S337= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F278)
	S338= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F279)
	S339= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F280)
	S340= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F281)
	S341= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F282)
	S342= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F283)
	S343= IR_EX.Out31_26=>CU_EX.Op                              Premise(F284)
	S344= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F285)
	S345= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F286)
	S346= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F287)
	S347= IR_ID.Out31_26=>CU_ID.Op                              Premise(F288)
	S348= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F289)
	S349= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F290)
	S350= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F291)
	S351= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F292)
	S352= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F293)
	S353= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F294)
	S354= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F295)
	S355= IR_WB.Out31_26=>CU_WB.Op                              Premise(F296)
	S356= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F297)
	S357= CtrlA_EX=0                                            Premise(F298)
	S358= CtrlB_EX=0                                            Premise(F299)
	S359= CtrlALUOut_MEM=0                                      Premise(F300)
	S360= CtrlALUOut_DMMU1=0                                    Premise(F301)
	S361= CtrlALUOut_DMMU2=0                                    Premise(F302)
	S362= CtrlALUOut_WB=0                                       Premise(F303)
	S363= CtrlA_MEM=0                                           Premise(F304)
	S364= CtrlA_WB=0                                            Premise(F305)
	S365= CtrlB_MEM=0                                           Premise(F306)
	S366= CtrlB_WB=0                                            Premise(F307)
	S367= CtrlDCache=0                                          Premise(F308)
	S368= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S163,S367)
	S369= CtrlICache=1                                          Premise(F309)
	S370= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S295,S315,S369)
	S371= CtrlIMMU=0                                            Premise(F310)
	S372= CtrlDMMU=0                                            Premise(F311)
	S373= CtrlDAddrReg_DMMU1=0                                  Premise(F312)
	S374= CtrlDAddrReg_DMMU2=0                                  Premise(F313)
	S375= CtrlDAddrReg_MEM=0                                    Premise(F314)
	S376= CtrlDAddrReg_WB=0                                     Premise(F315)
	S377= CtrlDMem=0                                            Premise(F316)
	S378= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S172,S377)
	S379= CtrlDMem8Word=0                                       Premise(F317)
	S380= CtrlDCacheReg=0                                       Premise(F318)
	S381= CtrlASIDIn=0                                          Premise(F319)
	S382= CtrlCP0=0                                             Premise(F320)
	S383= CP0[ASID]=pid                                         CP0-Hold(S177,S382)
	S384= CtrlEPCIn=0                                           Premise(F321)
	S385= CtrlExCodeIn=0                                        Premise(F322)
	S386= CtrlDR_DMMU1=0                                        Premise(F323)
	S387= CtrlDR_DMMU2=0                                        Premise(F324)
	S388= CtrlDR_WB=0                                           Premise(F325)
	S389= CtrlIR_DMMU1=0                                        Premise(F326)
	S390= CtrlIR_DMMU2=0                                        Premise(F327)
	S391= CtrlIR_EX=0                                           Premise(F328)
	S392= CtrlIR_ID=1                                           Premise(F329)
	S393= [IR_ID]={35,rS,rT,offset}                             IR_ID-Write(S327,S392)
	S394= CtrlIR_IMMU=0                                         Premise(F330)
	S395= CtrlIR_MEM=0                                          Premise(F331)
	S396= CtrlIR_WB=0                                           Premise(F332)
	S397= CtrlGPR=0                                             Premise(F333)
	S398= GPR[rS]=base                                          GPR-Hold(S191,S397)
	S399= CtrlIAddrReg=0                                        Premise(F334)
	S400= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S193,S399)
	S401= CtrlPC=0                                              Premise(F335)
	S402= CtrlPCInc=1                                           Premise(F336)
	S403= PC[Out]=addr+4                                        PC-Inc(S196,S401,S402)
	S404= PC[CIA]=addr                                          PC-Inc(S196,S401,S402)
	S405= CtrlIMem=0                                            Premise(F337)
	S406= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S198,S405)
	S407= CtrlICacheReg=0                                       Premise(F338)
	S408= CtrlIRMux=0                                           Premise(F339)

ID	S409= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S410= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S411= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S412= CP0.ASID=pid                                          CP0-Read-ASID(S383)
	S413= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S393)
	S414= IR_ID.Out31_26=35                                     IR-Out(S393)
	S415= IR_ID.Out25_21=rS                                     IR-Out(S393)
	S416= IR_ID.Out20_16=rT                                     IR-Out(S393)
	S417= IR_ID.Out15_0=offset                                  IR-Out(S393)
	S418= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S400)
	S419= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S400)
	S420= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S400)
	S421= PC.Out=addr+4                                         PC-Out(S403)
	S422= PC.CIA=addr                                           PC-Out(S404)
	S423= PC.CIA31_28=addr[31:28]                               PC-Out(S404)
	S424= A_EX.Out=>ALU.A                                       Premise(F340)
	S425= B_EX.Out=>ALU.B                                       Premise(F341)
	S426= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F342)
	S427= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F343)
	S428= ALU.Out=>ALUOut_MEM.In                                Premise(F344)
	S429= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F345)
	S430= FU.OutID1=>A_EX.In                                    Premise(F346)
	S431= IMMEXT.Out=>B_EX.In                                   Premise(F347)
	S432= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F348)
	S433= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack           Premise(F349)
	S434= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()           Path(S411,S433)
	S435= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F350)
	S436= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F351)
	S437= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F352)
	S438= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F353)
	S439= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F354)
	S440= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F355)
	S441= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F356)
	S442= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F357)
	S443= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F358)
	S444= FU.Bub_ID=>CU_ID.Bub                                  Premise(F359)
	S445= FU.Halt_ID=>CU_ID.Halt                                Premise(F360)
	S446= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F361)
	S447= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F362)
	S448= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F363)
	S449= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F364)
	S450= FU.Bub_IF=>CU_IF.Bub                                  Premise(F365)
	S451= FU.Halt_IF=>CU_IF.Halt                                Premise(F366)
	S452= ICache.Hit=>CU_IF.ICacheHit                           Premise(F367)
	S453= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F368)
	S454= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F369)
	S455= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F370)
	S456= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F371)
	S457= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F372)
	S458= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F373)
	S459= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F374)
	S460= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F375)
	S461= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F376)
	S462= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F377)
	S463= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F378)
	S464= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F379)
	S465= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F380)
	S466= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F381)
	S467= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F382)
	S468= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F383)
	S469= ALUOut_MEM.Out=>DCache.IEA                            Premise(F384)
	S470= DMem.MEM8WordOut=>DCache.WData                        Premise(F385)
	S471= DCache.Out=>DCacheReg.In                              Premise(F386)
	S472= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F387)
	S473= DCache.RLineEA=>DMMU.IEAR                             Premise(F388)
	S474= DMMU.IEAR=DCacheRLineEA()                             Path(S409,S473)
	S475= CP0.ASID=>DMMU.PID                                    Premise(F389)
	S476= DMMU.PID=pid                                          Path(S412,S475)
	S477= DMMU.AddrR={pid,DCacheRLineEA()}                      DMMU-RSearch(S476,S474)
	S478= CP0.ASID=>DMMU.PID                                    Premise(F390)
	S479= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F391)
	S480= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}              Path(S477,S479)
	S481= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F392)
	S482= DMem.MEM8WordWData=DCacheRLineData()                  Path(S410,S481)
	S483= DAddrReg_DMMU2.Out=>DMem.RAddr                        Premise(F393)
	S484= DCache.Out=>DR_DMMU1.In                               Premise(F394)
	S485= DCacheReg.Out=>DR_DMMU2.In                            Premise(F395)
	S486= DMem.Out=>DR_WB.In                                    Premise(F396)
	S487= DCache.Hit=>FU.DCacheHit                              Premise(F397)
	S488= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F398)
	S489= ICache.Hit=>FU.ICacheHit                              Premise(F399)
	S490= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F400)
	S491= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F401)
	S492= IR_EX.Out=>FU.IR_EX                                   Premise(F402)
	S493= IR_ID.Out=>FU.IR_ID                                   Premise(F403)
	S494= FU.IR_ID={35,rS,rT,offset}                            Path(S413,S493)
	S495= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F404)
	S496= IR_MEM.Out=>FU.IR_MEM                                 Premise(F405)
	S497= IR_WB.Out=>FU.IR_WB                                   Premise(F406)
	S498= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F407)
	S499= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F408)
	S500= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F409)
	S501= GPR.Rdata1=>FU.InID1                                  Premise(F410)
	S502= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F411)
	S503= FU.InID1_RReg=rS                                      Path(S415,S502)
	S504= FU.InID2_RReg=5'b00000                                Premise(F412)
	S505= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F413)
	S506= MemDataSelL.Out=>FU.InWB                              Premise(F414)
	S507= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F415)
	S508= IR_ID.Out25_21=>GPR.RReg1                             Premise(F416)
	S509= GPR.RReg1=rS                                          Path(S415,S508)
	S510= GPR.Rdata1=base                                       GPR-Read(S509,S398)
	S511= FU.InID1=base                                         Path(S510,S501)
	S512= FU.OutID1=FU(base)                                    FU-Forward(S511)
	S513= A_EX.In=FU(base)                                      Path(S512,S430)
	S514= MemDataSelL.Out=>GPR.WData                            Premise(F417)
	S515= IR_WB.Out20_16=>GPR.WReg                              Premise(F418)
	S516= IMMU.Addr=>IAddrReg.In                                Premise(F419)
	S517= PC.Out=>ICache.IEA                                    Premise(F420)
	S518= ICache.IEA=addr+4                                     Path(S421,S517)
	S519= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S518)
	S520= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S519,S452)
	S521= FU.ICacheHit=ICacheHit(addr+4)                        Path(S519,S489)
	S522= PC.Out=>ICache.IEA                                    Premise(F421)
	S523= IMem.MEM8WordOut=>ICache.WData                        Premise(F422)
	S524= ICache.Out=>ICacheReg.In                              Premise(F423)
	S525= IR_ID.Out15_0=>IMMEXT.In                              Premise(F424)
	S526= IMMEXT.In=offset                                      Path(S417,S525)
	S527= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S526)
	S528= B_EX.In={16{offset[15]},offset}                       Path(S527,S431)
	S529= PC.Out=>IMMU.IEA                                      Premise(F425)
	S530= IMMU.IEA=addr+4                                       Path(S421,S529)
	S531= CP0.ASID=>IMMU.PID                                    Premise(F426)
	S532= IMMU.PID=pid                                          Path(S412,S531)
	S533= IMMU.Addr={pid,addr+4}                                IMMU-Search(S532,S530)
	S534= IAddrReg.In={pid,addr+4}                              Path(S533,S516)
	S535= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S532,S530)
	S536= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S535,S453)
	S537= IAddrReg.Out=>IMem.RAddr                              Premise(F427)
	S538= IMem.RAddr={pid,addr}                                 Path(S418,S537)
	S539= IMem.Out={35,rS,rT,offset}                            IMem-Read(S538,S406)
	S540= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S538,S406)
	S541= ICache.WData=IMemGet8Word({pid,addr})                 Path(S540,S523)
	S542= ICacheReg.Out=>IRMux.CacheData                        Premise(F428)
	S543= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F429)
	S544= IMem.Out=>IRMux.MemData                               Premise(F430)
	S545= IRMux.MemData={35,rS,rT,offset}                       Path(S539,S544)
	S546= IRMux.Out={35,rS,rT,offset}                           IRMux-Select2(S545)
	S547= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F431)
	S548= IR_MEM.Out=>IR_DMMU1.In                               Premise(F432)
	S549= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F433)
	S550= IR_ID.Out=>IR_EX.In                                   Premise(F434)
	S551= IR_EX.In={35,rS,rT,offset}                            Path(S413,S550)
	S552= ICache.Out=>IR_ID.In                                  Premise(F435)
	S553= IRMux.Out=>IR_ID.In                                   Premise(F436)
	S554= IR_ID.In={35,rS,rT,offset}                            Path(S546,S553)
	S555= ICache.Out=>IR_IMMU.In                                Premise(F437)
	S556= IR_EX.Out=>IR_MEM.In                                  Premise(F438)
	S557= IR_DMMU2.Out=>IR_WB.In                                Premise(F439)
	S558= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F440)
	S559= DR_WB.Out=>MemDataSelL.In                             Premise(F441)
	S560= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F442)
	S561= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F443)
	S562= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F444)
	S563= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F445)
	S564= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F446)
	S565= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F447)
	S566= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F448)
	S567= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F449)
	S568= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F450)
	S569= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F451)
	S570= IR_EX.Out31_26=>CU_EX.Op                              Premise(F452)
	S571= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F453)
	S572= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F454)
	S573= CU_ID.IRFunc1=rT                                      Path(S416,S572)
	S574= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F455)
	S575= CU_ID.IRFunc2=rS                                      Path(S415,S574)
	S576= IR_ID.Out31_26=>CU_ID.Op                              Premise(F456)
	S577= CU_ID.Op=35                                           Path(S414,S576)
	S578= CU_ID.Func=alu_add                                    CU_ID(S577)
	S579= CU_ID.MemDataSelFunc=mds_lbz                          CU_ID(S577)
	S580= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F457)
	S581= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F458)
	S582= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F459)
	S583= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F460)
	S584= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F461)
	S585= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F462)
	S586= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F463)
	S587= IR_WB.Out31_26=>CU_WB.Op                              Premise(F464)
	S588= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F465)
	S589= CtrlA_EX=1                                            Premise(F466)
	S590= [A_EX]=FU(base)                                       A_EX-Write(S513,S589)
	S591= CtrlB_EX=1                                            Premise(F467)
	S592= [B_EX]={16{offset[15]},offset}                        B_EX-Write(S528,S591)
	S593= CtrlALUOut_MEM=0                                      Premise(F468)
	S594= CtrlALUOut_DMMU1=0                                    Premise(F469)
	S595= CtrlALUOut_DMMU2=0                                    Premise(F470)
	S596= CtrlALUOut_WB=0                                       Premise(F471)
	S597= CtrlA_MEM=0                                           Premise(F472)
	S598= CtrlA_WB=0                                            Premise(F473)
	S599= CtrlB_MEM=0                                           Premise(F474)
	S600= CtrlB_WB=0                                            Premise(F475)
	S601= CtrlDCache=0                                          Premise(F476)
	S602= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S368,S601)
	S603= CtrlICache=0                                          Premise(F477)
	S604= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S370,S603)
	S605= CtrlIMMU=0                                            Premise(F478)
	S606= CtrlDMMU=0                                            Premise(F479)
	S607= CtrlDAddrReg_DMMU1=0                                  Premise(F480)
	S608= CtrlDAddrReg_DMMU2=0                                  Premise(F481)
	S609= CtrlDAddrReg_MEM=0                                    Premise(F482)
	S610= CtrlDAddrReg_WB=0                                     Premise(F483)
	S611= CtrlDMem=0                                            Premise(F484)
	S612= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S378,S611)
	S613= CtrlDMem8Word=0                                       Premise(F485)
	S614= CtrlDCacheReg=0                                       Premise(F486)
	S615= CtrlASIDIn=0                                          Premise(F487)
	S616= CtrlCP0=0                                             Premise(F488)
	S617= CP0[ASID]=pid                                         CP0-Hold(S383,S616)
	S618= CtrlEPCIn=0                                           Premise(F489)
	S619= CtrlExCodeIn=0                                        Premise(F490)
	S620= CtrlDR_DMMU1=0                                        Premise(F491)
	S621= CtrlDR_DMMU2=0                                        Premise(F492)
	S622= CtrlDR_WB=0                                           Premise(F493)
	S623= CtrlIR_DMMU1=0                                        Premise(F494)
	S624= CtrlIR_DMMU2=0                                        Premise(F495)
	S625= CtrlIR_EX=1                                           Premise(F496)
	S626= [IR_EX]={35,rS,rT,offset}                             IR_EX-Write(S551,S625)
	S627= CtrlIR_ID=0                                           Premise(F497)
	S628= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S393,S627)
	S629= CtrlIR_IMMU=0                                         Premise(F498)
	S630= CtrlIR_MEM=0                                          Premise(F499)
	S631= CtrlIR_WB=0                                           Premise(F500)
	S632= CtrlGPR=0                                             Premise(F501)
	S633= GPR[rS]=base                                          GPR-Hold(S398,S632)
	S634= CtrlIAddrReg=0                                        Premise(F502)
	S635= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S400,S634)
	S636= CtrlPC=0                                              Premise(F503)
	S637= CtrlPCInc=0                                           Premise(F504)
	S638= PC[CIA]=addr                                          PC-Hold(S404,S637)
	S639= PC[Out]=addr+4                                        PC-Hold(S403,S636,S637)
	S640= CtrlIMem=0                                            Premise(F505)
	S641= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S406,S640)
	S642= CtrlICacheReg=0                                       Premise(F506)
	S643= CtrlIRMux=0                                           Premise(F507)

EX	S644= A_EX.Out=FU(base)                                     A_EX-Out(S590)
	S645= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S590)
	S646= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S590)
	S647= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S592)
	S648= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S592)
	S649= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S592)
	S650= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S651= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S652= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S653= CP0.ASID=pid                                          CP0-Read-ASID(S617)
	S654= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S626)
	S655= IR_EX.Out31_26=35                                     IR_EX-Out(S626)
	S656= IR_EX.Out25_21=rS                                     IR_EX-Out(S626)
	S657= IR_EX.Out20_16=rT                                     IR_EX-Out(S626)
	S658= IR_EX.Out15_0=offset                                  IR_EX-Out(S626)
	S659= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S628)
	S660= IR_ID.Out31_26=35                                     IR-Out(S628)
	S661= IR_ID.Out25_21=rS                                     IR-Out(S628)
	S662= IR_ID.Out20_16=rT                                     IR-Out(S628)
	S663= IR_ID.Out15_0=offset                                  IR-Out(S628)
	S664= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S635)
	S665= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S635)
	S666= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S635)
	S667= PC.CIA=addr                                           PC-Out(S638)
	S668= PC.CIA31_28=addr[31:28]                               PC-Out(S638)
	S669= PC.Out=addr+4                                         PC-Out(S639)
	S670= A_EX.Out=>ALU.A                                       Premise(F508)
	S671= ALU.A=FU(base)                                        Path(S644,S670)
	S672= B_EX.Out=>ALU.B                                       Premise(F509)
	S673= ALU.B={16{offset[15]},offset}                         Path(S647,S672)
	S674= ALU.Func=6'b010010                                    Premise(F510)
	S675= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S671,S673)
	S676= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S671,S673)
	S677= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S671,S673)
	S678= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S671,S673)
	S679= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S671,S673)
	S680= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F511)
	S681= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F512)
	S682= ALU.Out=>ALUOut_MEM.In                                Premise(F513)
	S683= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S675,S682)
	S684= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F514)
	S685= FU.OutID1=>A_EX.In                                    Premise(F515)
	S686= IMMEXT.Out=>B_EX.In                                   Premise(F516)
	S687= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F517)
	S688= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack           Premise(F518)
	S689= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()           Path(S652,S688)
	S690= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F519)
	S691= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F520)
	S692= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F521)
	S693= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F522)
	S694= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F523)
	S695= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F524)
	S696= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F525)
	S697= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F526)
	S698= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F527)
	S699= FU.Bub_ID=>CU_ID.Bub                                  Premise(F528)
	S700= FU.Halt_ID=>CU_ID.Halt                                Premise(F529)
	S701= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F530)
	S702= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F531)
	S703= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F532)
	S704= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F533)
	S705= FU.Bub_IF=>CU_IF.Bub                                  Premise(F534)
	S706= FU.Halt_IF=>CU_IF.Halt                                Premise(F535)
	S707= ICache.Hit=>CU_IF.ICacheHit                           Premise(F536)
	S708= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F537)
	S709= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F538)
	S710= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F539)
	S711= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F540)
	S712= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F541)
	S713= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F542)
	S714= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F543)
	S715= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F544)
	S716= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F545)
	S717= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F546)
	S718= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F547)
	S719= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F548)
	S720= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F549)
	S721= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F550)
	S722= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F551)
	S723= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F552)
	S724= ALUOut_MEM.Out=>DCache.IEA                            Premise(F553)
	S725= DMem.MEM8WordOut=>DCache.WData                        Premise(F554)
	S726= DCache.Out=>DCacheReg.In                              Premise(F555)
	S727= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F556)
	S728= DCache.RLineEA=>DMMU.IEAR                             Premise(F557)
	S729= DMMU.IEAR=DCacheRLineEA()                             Path(S650,S728)
	S730= CP0.ASID=>DMMU.PID                                    Premise(F558)
	S731= DMMU.PID=pid                                          Path(S653,S730)
	S732= DMMU.AddrR={pid,DCacheRLineEA()}                      DMMU-RSearch(S731,S729)
	S733= CP0.ASID=>DMMU.PID                                    Premise(F559)
	S734= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F560)
	S735= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}              Path(S732,S734)
	S736= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F561)
	S737= DMem.MEM8WordWData=DCacheRLineData()                  Path(S651,S736)
	S738= DAddrReg_DMMU2.Out=>DMem.RAddr                        Premise(F562)
	S739= DCache.Out=>DR_DMMU1.In                               Premise(F563)
	S740= DCacheReg.Out=>DR_DMMU2.In                            Premise(F564)
	S741= DMem.Out=>DR_WB.In                                    Premise(F565)
	S742= DCache.Hit=>FU.DCacheHit                              Premise(F566)
	S743= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F567)
	S744= ICache.Hit=>FU.ICacheHit                              Premise(F568)
	S745= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F569)
	S746= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F570)
	S747= IR_EX.Out=>FU.IR_EX                                   Premise(F571)
	S748= FU.IR_EX={35,rS,rT,offset}                            Path(S654,S747)
	S749= IR_ID.Out=>FU.IR_ID                                   Premise(F572)
	S750= FU.IR_ID={35,rS,rT,offset}                            Path(S659,S749)
	S751= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F573)
	S752= IR_MEM.Out=>FU.IR_MEM                                 Premise(F574)
	S753= IR_WB.Out=>FU.IR_WB                                   Premise(F575)
	S754= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F576)
	S755= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F577)
	S756= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F578)
	S757= FU.InEX_WReg=rT                                       Path(S657,S756)
	S758= GPR.Rdata1=>FU.InID1                                  Premise(F579)
	S759= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F580)
	S760= FU.InID1_RReg=rS                                      Path(S661,S759)
	S761= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F581)
	S762= MemDataSelL.Out=>FU.InWB                              Premise(F582)
	S763= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F583)
	S764= IR_ID.Out25_21=>GPR.RReg1                             Premise(F584)
	S765= GPR.RReg1=rS                                          Path(S661,S764)
	S766= GPR.Rdata1=base                                       GPR-Read(S765,S633)
	S767= FU.InID1=base                                         Path(S766,S758)
	S768= FU.OutID1=FU(base)                                    FU-Forward(S767)
	S769= A_EX.In=FU(base)                                      Path(S768,S685)
	S770= MemDataSelL.Out=>GPR.WData                            Premise(F585)
	S771= IR_WB.Out20_16=>GPR.WReg                              Premise(F586)
	S772= IMMU.Addr=>IAddrReg.In                                Premise(F587)
	S773= PC.Out=>ICache.IEA                                    Premise(F588)
	S774= ICache.IEA=addr+4                                     Path(S669,S773)
	S775= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S774)
	S776= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S775,S707)
	S777= FU.ICacheHit=ICacheHit(addr+4)                        Path(S775,S744)
	S778= PC.Out=>ICache.IEA                                    Premise(F589)
	S779= IMem.MEM8WordOut=>ICache.WData                        Premise(F590)
	S780= ICache.Out=>ICacheReg.In                              Premise(F591)
	S781= IR_ID.Out15_0=>IMMEXT.In                              Premise(F592)
	S782= IMMEXT.In=offset                                      Path(S663,S781)
	S783= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S782)
	S784= B_EX.In={16{offset[15]},offset}                       Path(S783,S686)
	S785= PC.Out=>IMMU.IEA                                      Premise(F593)
	S786= IMMU.IEA=addr+4                                       Path(S669,S785)
	S787= CP0.ASID=>IMMU.PID                                    Premise(F594)
	S788= IMMU.PID=pid                                          Path(S653,S787)
	S789= IMMU.Addr={pid,addr+4}                                IMMU-Search(S788,S786)
	S790= IAddrReg.In={pid,addr+4}                              Path(S789,S772)
	S791= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S788,S786)
	S792= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S791,S708)
	S793= IAddrReg.Out=>IMem.RAddr                              Premise(F595)
	S794= IMem.RAddr={pid,addr}                                 Path(S664,S793)
	S795= IMem.Out={35,rS,rT,offset}                            IMem-Read(S794,S641)
	S796= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S794,S641)
	S797= ICache.WData=IMemGet8Word({pid,addr})                 Path(S796,S779)
	S798= ICacheReg.Out=>IRMux.CacheData                        Premise(F596)
	S799= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F597)
	S800= IMem.Out=>IRMux.MemData                               Premise(F598)
	S801= IRMux.MemData={35,rS,rT,offset}                       Path(S795,S800)
	S802= IRMux.Out={35,rS,rT,offset}                           IRMux-Select2(S801)
	S803= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F599)
	S804= IR_MEM.Out=>IR_DMMU1.In                               Premise(F600)
	S805= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F601)
	S806= IR_ID.Out=>IR_EX.In                                   Premise(F602)
	S807= IR_EX.In={35,rS,rT,offset}                            Path(S659,S806)
	S808= ICache.Out=>IR_ID.In                                  Premise(F603)
	S809= IRMux.Out=>IR_ID.In                                   Premise(F604)
	S810= IR_ID.In={35,rS,rT,offset}                            Path(S802,S809)
	S811= ICache.Out=>IR_IMMU.In                                Premise(F605)
	S812= IR_EX.Out=>IR_MEM.In                                  Premise(F606)
	S813= IR_MEM.In={35,rS,rT,offset}                           Path(S654,S812)
	S814= IR_DMMU2.Out=>IR_WB.In                                Premise(F607)
	S815= ALUOut_WB.Out1_0=>MemDataSelL.Addr                    Premise(F608)
	S816= DR_WB.Out=>MemDataSelL.In                             Premise(F609)
	S817= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F610)
	S818= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F611)
	S819= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F612)
	S820= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F613)
	S821= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F614)
	S822= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F615)
	S823= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F616)
	S824= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F617)
	S825= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F618)
	S826= CU_EX.IRFunc1=rT                                      Path(S657,S825)
	S827= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F619)
	S828= CU_EX.IRFunc2=rS                                      Path(S656,S827)
	S829= IR_EX.Out31_26=>CU_EX.Op                              Premise(F620)
	S830= CU_EX.Op=35                                           Path(S655,S829)
	S831= CU_EX.Func=alu_add                                    CU_EX(S830)
	S832= CU_EX.MemDataSelFunc=mds_lbz                          CU_EX(S830)
	S833= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F621)
	S834= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F622)
	S835= CU_ID.IRFunc1=rT                                      Path(S662,S834)
	S836= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F623)
	S837= CU_ID.IRFunc2=rS                                      Path(S661,S836)
	S838= IR_ID.Out31_26=>CU_ID.Op                              Premise(F624)
	S839= CU_ID.Op=35                                           Path(S660,S838)
	S840= CU_ID.Func=alu_add                                    CU_ID(S839)
	S841= CU_ID.MemDataSelFunc=mds_lbz                          CU_ID(S839)
	S842= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F625)
	S843= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F626)
	S844= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F627)
	S845= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F628)
	S846= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F629)
	S847= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F630)
	S848= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F631)
	S849= IR_WB.Out31_26=>CU_WB.Op                              Premise(F632)
	S850= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F633)
	S851= CtrlA_EX=0                                            Premise(F634)
	S852= [A_EX]=FU(base)                                       A_EX-Hold(S590,S851)
	S853= CtrlB_EX=0                                            Premise(F635)
	S854= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S592,S853)
	S855= CtrlALUOut_MEM=1                                      Premise(F636)
	S856= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S683,S855)
	S857= CtrlALUOut_DMMU1=0                                    Premise(F637)
	S858= CtrlALUOut_DMMU2=0                                    Premise(F638)
	S859= CtrlALUOut_WB=0                                       Premise(F639)
	S860= CtrlA_MEM=0                                           Premise(F640)
	S861= CtrlA_WB=0                                            Premise(F641)
	S862= CtrlB_MEM=0                                           Premise(F642)
	S863= CtrlB_WB=0                                            Premise(F643)
	S864= CtrlDCache=0                                          Premise(F644)
	S865= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S602,S864)
	S866= CtrlICache=0                                          Premise(F645)
	S867= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S604,S866)
	S868= CtrlIMMU=0                                            Premise(F646)
	S869= CtrlDMMU=0                                            Premise(F647)
	S870= CtrlDAddrReg_DMMU1=0                                  Premise(F648)
	S871= CtrlDAddrReg_DMMU2=0                                  Premise(F649)
	S872= CtrlDAddrReg_MEM=0                                    Premise(F650)
	S873= CtrlDAddrReg_WB=0                                     Premise(F651)
	S874= CtrlDMem=0                                            Premise(F652)
	S875= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a        DMem-Hold(S612,S874)
	S876= CtrlDMem8Word=0                                       Premise(F653)
	S877= CtrlDCacheReg=0                                       Premise(F654)
	S878= CtrlASIDIn=0                                          Premise(F655)
	S879= CtrlCP0=0                                             Premise(F656)
	S880= CP0[ASID]=pid                                         CP0-Hold(S617,S879)
	S881= CtrlEPCIn=0                                           Premise(F657)
	S882= CtrlExCodeIn=0                                        Premise(F658)
	S883= CtrlDR_DMMU1=0                                        Premise(F659)
	S884= CtrlDR_DMMU2=0                                        Premise(F660)
	S885= CtrlDR_WB=0                                           Premise(F661)
	S886= CtrlIR_DMMU1=0                                        Premise(F662)
	S887= CtrlIR_DMMU2=0                                        Premise(F663)
	S888= CtrlIR_EX=0                                           Premise(F664)
	S889= [IR_EX]={35,rS,rT,offset}                             IR_EX-Hold(S626,S888)
	S890= CtrlIR_ID=0                                           Premise(F665)
	S891= [IR_ID]={35,rS,rT,offset}                             IR_ID-Hold(S628,S890)
	S892= CtrlIR_IMMU=0                                         Premise(F666)
	S893= CtrlIR_MEM=1                                          Premise(F667)
	S894= [IR_MEM]={35,rS,rT,offset}                            IR_MEM-Write(S813,S893)
	S895= CtrlIR_WB=0                                           Premise(F668)
	S896= CtrlGPR=0                                             Premise(F669)
	S897= GPR[rS]=base                                          GPR-Hold(S633,S896)
	S898= CtrlIAddrReg=0                                        Premise(F670)
	S899= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S635,S898)
	S900= CtrlPC=0                                              Premise(F671)
	S901= CtrlPCInc=0                                           Premise(F672)
	S902= PC[CIA]=addr                                          PC-Hold(S638,S901)
	S903= PC[Out]=addr+4                                        PC-Hold(S639,S900,S901)
	S904= CtrlIMem=0                                            Premise(F673)
	S905= IMem[{pid,addr}]={35,rS,rT,offset}                    IMem-Hold(S641,S904)
	S906= CtrlICacheReg=0                                       Premise(F674)
	S907= CtrlIRMux=0                                           Premise(F675)

MEM	S908= A_EX.Out=FU(base)                                     A_EX-Out(S852)
	S909= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S852)
	S910= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S852)
	S911= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S854)
	S912= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S854)
	S913= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S854)
	S914= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S856)
	S915= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S856)
	S916= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S856)
	S917= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S918= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S919= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S920= CP0.ASID=pid                                          CP0-Read-ASID(S880)
	S921= IR_EX.Out={35,rS,rT,offset}                           IR_EX-Out(S889)
	S922= IR_EX.Out31_26=35                                     IR_EX-Out(S889)
	S923= IR_EX.Out25_21=rS                                     IR_EX-Out(S889)
	S924= IR_EX.Out20_16=rT                                     IR_EX-Out(S889)
	S925= IR_EX.Out15_0=offset                                  IR_EX-Out(S889)
	S926= IR_ID.Out={35,rS,rT,offset}                           IR-Out(S891)
	S927= IR_ID.Out31_26=35                                     IR-Out(S891)
	S928= IR_ID.Out25_21=rS                                     IR-Out(S891)
	S929= IR_ID.Out20_16=rT                                     IR-Out(S891)
	S930= IR_ID.Out15_0=offset                                  IR-Out(S891)
	S931= IR_MEM.Out={35,rS,rT,offset}                          IR_MEM-Out(S894)
	S932= IR_MEM.Out31_26=35                                    IR_MEM-Out(S894)
	S933= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S894)
	S934= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S894)
	S935= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S894)
	S936= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S899)
	S937= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S899)
	S938= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S899)
	S939= PC.CIA=addr                                           PC-Out(S902)
	S940= PC.CIA31_28=addr[31:28]                               PC-Out(S902)
	S941= PC.Out=addr+4                                         PC-Out(S903)
	S942= A_EX.Out=>ALU.A                                       Premise(F676)
	S943= ALU.A=FU(base)                                        Path(S908,S942)
	S944= B_EX.Out=>ALU.B                                       Premise(F677)
	S945= ALU.B={16{offset[15]},offset}                         Path(S911,S944)
	S946= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F678)
	S947= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S914,S946)
	S948= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F679)
	S949= ALU.Out=>ALUOut_MEM.In                                Premise(F680)
	S950= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F681)
	S951= FU.OutID1=>A_EX.In                                    Premise(F682)
	S952= IMMEXT.Out=>B_EX.In                                   Premise(F683)
	S953= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F684)
	S954= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack           Premise(F685)
	S955= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()           Path(S919,S954)
	S956= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F686)
	S957= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F687)
	S958= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F688)
	S959= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F689)
	S960= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F690)
	S961= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F691)
	S962= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F692)
	S963= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F693)
	S964= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F694)
	S965= FU.Bub_ID=>CU_ID.Bub                                  Premise(F695)
	S966= FU.Halt_ID=>CU_ID.Halt                                Premise(F696)
	S967= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F697)
	S968= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F698)
	S969= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F699)
	S970= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F700)
	S971= FU.Bub_IF=>CU_IF.Bub                                  Premise(F701)
	S972= FU.Halt_IF=>CU_IF.Halt                                Premise(F702)
	S973= ICache.Hit=>CU_IF.ICacheHit                           Premise(F703)
	S974= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F704)
	S975= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F705)
	S976= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F706)
	S977= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F707)
	S978= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F708)
	S979= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F709)
	S980= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F710)
	S981= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F711)
	S982= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F712)
	S983= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F713)
	S984= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F714)
	S985= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F715)
	S986= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F716)
	S987= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F717)
	S988= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F718)
	S989= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F719)
	S990= ALUOut_MEM.Out=>DCache.IEA                            Premise(F720)
	S991= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S914,S990)
	S992= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S991)
	S993= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S992,S979)
	S994= DMem.MEM8WordOut=>DCache.WData                        Premise(F721)
	S995= DCache.Out=>DCacheReg.In                              Premise(F722)
	S996= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F723)
	S997= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S914,S996)
	S998= DCache.RLineEA=>DMMU.IEAR                             Premise(F724)
	S999= DMMU.IEAR=DCacheRLineEA()                             Path(S917,S998)
	S1000= CP0.ASID=>DMMU.PID                                   Premise(F725)
	S1001= DMMU.PID=pid                                         Path(S920,S1000)
	S1002= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1001,S997)
	S1003= DMMU.AddrR={pid,DCacheRLineEA()}                     DMMU-RSearch(S1001,S999)
	S1004= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1002,S987)
	S1005= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1001,S997)
	S1006= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1005,S980)
	S1007= CP0.ASID=>DMMU.PID                                   Premise(F726)
	S1008= DMMU.AddrR=>DMem.MEM8WordWAddr                       Premise(F727)
	S1009= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}             Path(S1003,S1008)
	S1010= DCache.RLineData=>DMem.MEM8WordWData                 Premise(F728)
	S1011= DMem.MEM8WordWData=DCacheRLineData()                 Path(S918,S1010)
	S1012= DAddrReg_DMMU2.Out=>DMem.RAddr                       Premise(F729)
	S1013= DCache.Out=>DR_DMMU1.In                              Premise(F730)
	S1014= DCacheReg.Out=>DR_DMMU2.In                           Premise(F731)
	S1015= DMem.Out=>DR_WB.In                                   Premise(F732)
	S1016= DCache.Hit=>FU.DCacheHit                             Premise(F733)
	S1017= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S992,S1016)
	S1018= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F734)
	S1019= ICache.Hit=>FU.ICacheHit                             Premise(F735)
	S1020= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F736)
	S1021= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F737)
	S1022= IR_EX.Out=>FU.IR_EX                                  Premise(F738)
	S1023= FU.IR_EX={35,rS,rT,offset}                           Path(S921,S1022)
	S1024= IR_ID.Out=>FU.IR_ID                                  Premise(F739)
	S1025= FU.IR_ID={35,rS,rT,offset}                           Path(S926,S1024)
	S1026= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F740)
	S1027= IR_MEM.Out=>FU.IR_MEM                                Premise(F741)
	S1028= FU.IR_MEM={35,rS,rT,offset}                          Path(S931,S1027)
	S1029= IR_WB.Out=>FU.IR_WB                                  Premise(F742)
	S1030= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F743)
	S1031= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F744)
	S1032= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F745)
	S1033= FU.InEX_WReg=rT                                      Path(S924,S1032)
	S1034= GPR.Rdata1=>FU.InID1                                 Premise(F746)
	S1035= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F747)
	S1036= FU.InID1_RReg=rS                                     Path(S928,S1035)
	S1037= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F748)
	S1038= FU.InMEM_WReg=rT                                     Path(S934,S1037)
	S1039= MemDataSelL.Out=>FU.InWB                             Premise(F749)
	S1040= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F750)
	S1041= IR_ID.Out25_21=>GPR.RReg1                            Premise(F751)
	S1042= GPR.RReg1=rS                                         Path(S928,S1041)
	S1043= GPR.Rdata1=base                                      GPR-Read(S1042,S897)
	S1044= FU.InID1=base                                        Path(S1043,S1034)
	S1045= FU.OutID1=FU(base)                                   FU-Forward(S1044)
	S1046= A_EX.In=FU(base)                                     Path(S1045,S951)
	S1047= MemDataSelL.Out=>GPR.WData                           Premise(F752)
	S1048= IR_WB.Out20_16=>GPR.WReg                             Premise(F753)
	S1049= IMMU.Addr=>IAddrReg.In                               Premise(F754)
	S1050= PC.Out=>ICache.IEA                                   Premise(F755)
	S1051= ICache.IEA=addr+4                                    Path(S941,S1050)
	S1052= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1051)
	S1053= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1052,S973)
	S1054= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1052,S1019)
	S1055= PC.Out=>ICache.IEA                                   Premise(F756)
	S1056= IMem.MEM8WordOut=>ICache.WData                       Premise(F757)
	S1057= ICache.Out=>ICacheReg.In                             Premise(F758)
	S1058= IR_ID.Out15_0=>IMMEXT.In                             Premise(F759)
	S1059= IMMEXT.In=offset                                     Path(S930,S1058)
	S1060= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1059)
	S1061= B_EX.In={16{offset[15]},offset}                      Path(S1060,S952)
	S1062= PC.Out=>IMMU.IEA                                     Premise(F760)
	S1063= IMMU.IEA=addr+4                                      Path(S941,S1062)
	S1064= CP0.ASID=>IMMU.PID                                   Premise(F761)
	S1065= IMMU.PID=pid                                         Path(S920,S1064)
	S1066= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1065,S1063)
	S1067= IAddrReg.In={pid,addr+4}                             Path(S1066,S1049)
	S1068= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1065,S1063)
	S1069= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1068,S974)
	S1070= IAddrReg.Out=>IMem.RAddr                             Premise(F762)
	S1071= IMem.RAddr={pid,addr}                                Path(S936,S1070)
	S1072= IMem.Out={35,rS,rT,offset}                           IMem-Read(S1071,S905)
	S1073= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1071,S905)
	S1074= ICache.WData=IMemGet8Word({pid,addr})                Path(S1073,S1056)
	S1075= ICacheReg.Out=>IRMux.CacheData                       Premise(F763)
	S1076= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F764)
	S1077= IMem.Out=>IRMux.MemData                              Premise(F765)
	S1078= IRMux.MemData={35,rS,rT,offset}                      Path(S1072,S1077)
	S1079= IRMux.Out={35,rS,rT,offset}                          IRMux-Select2(S1078)
	S1080= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F766)
	S1081= IR_MEM.Out=>IR_DMMU1.In                              Premise(F767)
	S1082= IR_DMMU1.In={35,rS,rT,offset}                        Path(S931,S1081)
	S1083= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F768)
	S1084= IR_ID.Out=>IR_EX.In                                  Premise(F769)
	S1085= IR_EX.In={35,rS,rT,offset}                           Path(S926,S1084)
	S1086= ICache.Out=>IR_ID.In                                 Premise(F770)
	S1087= IRMux.Out=>IR_ID.In                                  Premise(F771)
	S1088= IR_ID.In={35,rS,rT,offset}                           Path(S1079,S1087)
	S1089= ICache.Out=>IR_IMMU.In                               Premise(F772)
	S1090= IR_EX.Out=>IR_MEM.In                                 Premise(F773)
	S1091= IR_MEM.In={35,rS,rT,offset}                          Path(S921,S1090)
	S1092= IR_DMMU2.Out=>IR_WB.In                               Premise(F774)
	S1093= ALUOut_WB.Out1_0=>MemDataSelL.Addr                   Premise(F775)
	S1094= DR_WB.Out=>MemDataSelL.In                            Premise(F776)
	S1095= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F777)
	S1096= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F778)
	S1097= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F779)
	S1098= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F780)
	S1099= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F781)
	S1100= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F782)
	S1101= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F783)
	S1102= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F784)
	S1103= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F785)
	S1104= CU_EX.IRFunc1=rT                                     Path(S924,S1103)
	S1105= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F786)
	S1106= CU_EX.IRFunc2=rS                                     Path(S923,S1105)
	S1107= IR_EX.Out31_26=>CU_EX.Op                             Premise(F787)
	S1108= CU_EX.Op=35                                          Path(S922,S1107)
	S1109= CU_EX.Func=alu_add                                   CU_EX(S1108)
	S1110= CU_EX.MemDataSelFunc=mds_lbz                         CU_EX(S1108)
	S1111= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F788)
	S1112= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F789)
	S1113= CU_ID.IRFunc1=rT                                     Path(S929,S1112)
	S1114= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F790)
	S1115= CU_ID.IRFunc2=rS                                     Path(S928,S1114)
	S1116= IR_ID.Out31_26=>CU_ID.Op                             Premise(F791)
	S1117= CU_ID.Op=35                                          Path(S927,S1116)
	S1118= CU_ID.Func=alu_add                                   CU_ID(S1117)
	S1119= CU_ID.MemDataSelFunc=mds_lbz                         CU_ID(S1117)
	S1120= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F792)
	S1121= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F793)
	S1122= CU_MEM.IRFunc1=rT                                    Path(S934,S1121)
	S1123= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F794)
	S1124= CU_MEM.IRFunc2=rS                                    Path(S933,S1123)
	S1125= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F795)
	S1126= CU_MEM.Op=35                                         Path(S932,S1125)
	S1127= CU_MEM.Func=alu_add                                  CU_MEM(S1126)
	S1128= CU_MEM.MemDataSelFunc=mds_lbz                        CU_MEM(S1126)
	S1129= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F796)
	S1130= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F797)
	S1131= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F798)
	S1132= IR_WB.Out31_26=>CU_WB.Op                             Premise(F799)
	S1133= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F800)
	S1134= CtrlA_EX=0                                           Premise(F801)
	S1135= [A_EX]=FU(base)                                      A_EX-Hold(S852,S1134)
	S1136= CtrlB_EX=0                                           Premise(F802)
	S1137= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S854,S1136)
	S1138= CtrlALUOut_MEM=0                                     Premise(F803)
	S1139= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S856,S1138)
	S1140= CtrlALUOut_DMMU1=1                                   Premise(F804)
	S1141= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Write(S947,S1140)
	S1142= CtrlALUOut_DMMU2=0                                   Premise(F805)
	S1143= CtrlALUOut_WB=0                                      Premise(F806)
	S1144= CtrlA_MEM=0                                          Premise(F807)
	S1145= CtrlA_WB=0                                           Premise(F808)
	S1146= CtrlB_MEM=0                                          Premise(F809)
	S1147= CtrlB_WB=0                                           Premise(F810)
	S1148= CtrlDCache=0                                         Premise(F811)
	S1149= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S865,S1148)
	S1150= CtrlICache=0                                         Premise(F812)
	S1151= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S867,S1150)
	S1152= CtrlIMMU=0                                           Premise(F813)
	S1153= CtrlDMMU=0                                           Premise(F814)
	S1154= CtrlDAddrReg_DMMU1=1                                 Premise(F815)
	S1155= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Write(S1004,S1154)
	S1156= CtrlDAddrReg_DMMU2=0                                 Premise(F816)
	S1157= CtrlDAddrReg_MEM=0                                   Premise(F817)
	S1158= CtrlDAddrReg_WB=0                                    Premise(F818)
	S1159= CtrlDMem=0                                           Premise(F819)
	S1160= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S875,S1159)
	S1161= CtrlDMem8Word=0                                      Premise(F820)
	S1162= CtrlDCacheReg=1                                      Premise(F821)
	S1163= CtrlASIDIn=0                                         Premise(F822)
	S1164= CtrlCP0=0                                            Premise(F823)
	S1165= CP0[ASID]=pid                                        CP0-Hold(S880,S1164)
	S1166= CtrlEPCIn=0                                          Premise(F824)
	S1167= CtrlExCodeIn=0                                       Premise(F825)
	S1168= CtrlDR_DMMU1=1                                       Premise(F826)
	S1169= CtrlDR_DMMU2=0                                       Premise(F827)
	S1170= CtrlDR_WB=0                                          Premise(F828)
	S1171= CtrlIR_DMMU1=1                                       Premise(F829)
	S1172= [IR_DMMU1]={35,rS,rT,offset}                         IR_DMMU1-Write(S1082,S1171)
	S1173= CtrlIR_DMMU2=0                                       Premise(F830)
	S1174= CtrlIR_EX=0                                          Premise(F831)
	S1175= [IR_EX]={35,rS,rT,offset}                            IR_EX-Hold(S889,S1174)
	S1176= CtrlIR_ID=0                                          Premise(F832)
	S1177= [IR_ID]={35,rS,rT,offset}                            IR_ID-Hold(S891,S1176)
	S1178= CtrlIR_IMMU=0                                        Premise(F833)
	S1179= CtrlIR_MEM=0                                         Premise(F834)
	S1180= [IR_MEM]={35,rS,rT,offset}                           IR_MEM-Hold(S894,S1179)
	S1181= CtrlIR_WB=0                                          Premise(F835)
	S1182= CtrlGPR=0                                            Premise(F836)
	S1183= GPR[rS]=base                                         GPR-Hold(S897,S1182)
	S1184= CtrlIAddrReg=0                                       Premise(F837)
	S1185= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S899,S1184)
	S1186= CtrlPC=0                                             Premise(F838)
	S1187= CtrlPCInc=0                                          Premise(F839)
	S1188= PC[CIA]=addr                                         PC-Hold(S902,S1187)
	S1189= PC[Out]=addr+4                                       PC-Hold(S903,S1186,S1187)
	S1190= CtrlIMem=0                                           Premise(F840)
	S1191= IMem[{pid,addr}]={35,rS,rT,offset}                   IMem-Hold(S905,S1190)
	S1192= CtrlICacheReg=0                                      Premise(F841)
	S1193= CtrlIRMux=0                                          Premise(F842)

DMMU1	S1194= A_EX.Out=FU(base)                                    A_EX-Out(S1135)
	S1195= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S1135)
	S1196= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S1135)
	S1197= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S1137)
	S1198= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S1137)
	S1199= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S1137)
	S1200= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S1139)
	S1201= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S1139)
	S1202= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S1139)
	S1203= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S1141)
	S1204= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S1141)
	S1205= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S1141)
	S1206= DCache.RLineEA=DCacheRLineEA()                       DCache-WriteBack()
	S1207= DCache.RLineData=DCacheRLineData()                   DCache-WriteBack()
	S1208= DCache.RLineDirty=DCacheRLineDirty()                 DCache-WriteBack()
	S1209= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S1155)
	S1210= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S1155)
	S1211= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S1155)
	S1212= CP0.ASID=pid                                         CP0-Read-ASID(S1165)
	S1213= IR_DMMU1.Out={35,rS,rT,offset}                       IR_DMMU1-Out(S1172)
	S1214= IR_DMMU1.Out31_26=35                                 IR_DMMU1-Out(S1172)
	S1215= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1172)
	S1216= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1172)
	S1217= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1172)
	S1218= IR_EX.Out={35,rS,rT,offset}                          IR_EX-Out(S1175)
	S1219= IR_EX.Out31_26=35                                    IR_EX-Out(S1175)
	S1220= IR_EX.Out25_21=rS                                    IR_EX-Out(S1175)
	S1221= IR_EX.Out20_16=rT                                    IR_EX-Out(S1175)
	S1222= IR_EX.Out15_0=offset                                 IR_EX-Out(S1175)
	S1223= IR_ID.Out={35,rS,rT,offset}                          IR-Out(S1177)
	S1224= IR_ID.Out31_26=35                                    IR-Out(S1177)
	S1225= IR_ID.Out25_21=rS                                    IR-Out(S1177)
	S1226= IR_ID.Out20_16=rT                                    IR-Out(S1177)
	S1227= IR_ID.Out15_0=offset                                 IR-Out(S1177)
	S1228= IR_MEM.Out={35,rS,rT,offset}                         IR_MEM-Out(S1180)
	S1229= IR_MEM.Out31_26=35                                   IR_MEM-Out(S1180)
	S1230= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1180)
	S1231= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1180)
	S1232= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1180)
	S1233= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1185)
	S1234= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1185)
	S1235= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1185)
	S1236= PC.CIA=addr                                          PC-Out(S1188)
	S1237= PC.CIA31_28=addr[31:28]                              PC-Out(S1188)
	S1238= PC.Out=addr+4                                        PC-Out(S1189)
	S1239= A_EX.Out=>ALU.A                                      Premise(F843)
	S1240= ALU.A=FU(base)                                       Path(S1194,S1239)
	S1241= B_EX.Out=>ALU.B                                      Premise(F844)
	S1242= ALU.B={16{offset[15]},offset}                        Path(S1197,S1241)
	S1243= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F845)
	S1244= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1200,S1243)
	S1245= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F846)
	S1246= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}     Path(S1203,S1245)
	S1247= ALU.Out=>ALUOut_MEM.In                               Premise(F847)
	S1248= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F848)
	S1249= FU.OutID1=>A_EX.In                                   Premise(F849)
	S1250= IMMEXT.Out=>B_EX.In                                  Premise(F850)
	S1251= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F851)
	S1252= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack          Premise(F852)
	S1253= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()          Path(S1208,S1252)
	S1254= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F853)
	S1255= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F854)
	S1256= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F855)
	S1257= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F856)
	S1258= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F857)
	S1259= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F858)
	S1260= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F859)
	S1261= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F860)
	S1262= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F861)
	S1263= FU.Bub_ID=>CU_ID.Bub                                 Premise(F862)
	S1264= FU.Halt_ID=>CU_ID.Halt                               Premise(F863)
	S1265= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F864)
	S1266= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F865)
	S1267= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F866)
	S1268= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F867)
	S1269= FU.Bub_IF=>CU_IF.Bub                                 Premise(F868)
	S1270= FU.Halt_IF=>CU_IF.Halt                               Premise(F869)
	S1271= ICache.Hit=>CU_IF.ICacheHit                          Premise(F870)
	S1272= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F871)
	S1273= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F872)
	S1274= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F873)
	S1275= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F874)
	S1276= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F875)
	S1277= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F876)
	S1278= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F877)
	S1279= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F878)
	S1280= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F879)
	S1281= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F880)
	S1282= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F881)
	S1283= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F882)
	S1284= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F883)
	S1285= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F884)
	S1286= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                Premise(F885)
	S1287= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1209,S1286)
	S1288= ALUOut_DMMU2.Out=>DCache.IEA                         Premise(F886)
	S1289= ALUOut_MEM.Out=>DCache.IEA                           Premise(F887)
	S1290= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1200,S1289)
	S1291= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1290)
	S1292= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1291,S1277)
	S1293= DMem.MEM8WordOut=>DCache.WData                       Premise(F888)
	S1294= DCache.Out=>DCacheReg.In                             Premise(F889)
	S1295= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F890)
	S1296= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1200,S1295)
	S1297= DCache.RLineEA=>DMMU.IEAR                            Premise(F891)
	S1298= DMMU.IEAR=DCacheRLineEA()                            Path(S1206,S1297)
	S1299= CP0.ASID=>DMMU.PID                                   Premise(F892)
	S1300= DMMU.PID=pid                                         Path(S1212,S1299)
	S1301= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1300,S1296)
	S1302= DMMU.AddrR={pid,DCacheRLineEA()}                     DMMU-RSearch(S1300,S1298)
	S1303= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1301,S1285)
	S1304= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1300,S1296)
	S1305= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1304,S1278)
	S1306= CP0.ASID=>DMMU.PID                                   Premise(F893)
	S1307= DMMU.AddrR=>DMem.MEM8WordWAddr                       Premise(F894)
	S1308= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}             Path(S1302,S1307)
	S1309= DCache.RLineData=>DMem.MEM8WordWData                 Premise(F895)
	S1310= DMem.MEM8WordWData=DCacheRLineData()                 Path(S1207,S1309)
	S1311= DAddrReg_DMMU2.Out=>DMem.RAddr                       Premise(F896)
	S1312= DCache.Out=>DR_DMMU1.In                              Premise(F897)
	S1313= DCacheReg.Out=>DR_DMMU2.In                           Premise(F898)
	S1314= DMem.Out=>DR_WB.In                                   Premise(F899)
	S1315= DCache.Hit=>FU.DCacheHit                             Premise(F900)
	S1316= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1291,S1315)
	S1317= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F901)
	S1318= ICache.Hit=>FU.ICacheHit                             Premise(F902)
	S1319= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F903)
	S1320= FU.IR_DMMU1={35,rS,rT,offset}                        Path(S1213,S1319)
	S1321= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F904)
	S1322= IR_EX.Out=>FU.IR_EX                                  Premise(F905)
	S1323= FU.IR_EX={35,rS,rT,offset}                           Path(S1218,S1322)
	S1324= IR_ID.Out=>FU.IR_ID                                  Premise(F906)
	S1325= FU.IR_ID={35,rS,rT,offset}                           Path(S1223,S1324)
	S1326= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F907)
	S1327= IR_MEM.Out=>FU.IR_MEM                                Premise(F908)
	S1328= FU.IR_MEM={35,rS,rT,offset}                          Path(S1228,S1327)
	S1329= IR_WB.Out=>FU.IR_WB                                  Premise(F909)
	S1330= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F910)
	S1331= FU.InDMMU1_WReg=rT                                   Path(S1216,S1330)
	S1332= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F911)
	S1333= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F912)
	S1334= FU.InEX_WReg=rT                                      Path(S1221,S1333)
	S1335= GPR.Rdata1=>FU.InID1                                 Premise(F913)
	S1336= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F914)
	S1337= FU.InID1_RReg=rS                                     Path(S1225,S1336)
	S1338= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F915)
	S1339= FU.InMEM_WReg=rT                                     Path(S1231,S1338)
	S1340= MemDataSelL.Out=>FU.InWB                             Premise(F916)
	S1341= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F917)
	S1342= IR_ID.Out25_21=>GPR.RReg1                            Premise(F918)
	S1343= GPR.RReg1=rS                                         Path(S1225,S1342)
	S1344= GPR.Rdata1=base                                      GPR-Read(S1343,S1183)
	S1345= FU.InID1=base                                        Path(S1344,S1335)
	S1346= FU.OutID1=FU(base)                                   FU-Forward(S1345)
	S1347= A_EX.In=FU(base)                                     Path(S1346,S1249)
	S1348= MemDataSelL.Out=>GPR.WData                           Premise(F919)
	S1349= IR_WB.Out20_16=>GPR.WReg                             Premise(F920)
	S1350= IMMU.Addr=>IAddrReg.In                               Premise(F921)
	S1351= PC.Out=>ICache.IEA                                   Premise(F922)
	S1352= ICache.IEA=addr+4                                    Path(S1238,S1351)
	S1353= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1352)
	S1354= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1353,S1271)
	S1355= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1353,S1318)
	S1356= PC.Out=>ICache.IEA                                   Premise(F923)
	S1357= IMem.MEM8WordOut=>ICache.WData                       Premise(F924)
	S1358= ICache.Out=>ICacheReg.In                             Premise(F925)
	S1359= IR_ID.Out15_0=>IMMEXT.In                             Premise(F926)
	S1360= IMMEXT.In=offset                                     Path(S1227,S1359)
	S1361= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1360)
	S1362= B_EX.In={16{offset[15]},offset}                      Path(S1361,S1250)
	S1363= PC.Out=>IMMU.IEA                                     Premise(F927)
	S1364= IMMU.IEA=addr+4                                      Path(S1238,S1363)
	S1365= CP0.ASID=>IMMU.PID                                   Premise(F928)
	S1366= IMMU.PID=pid                                         Path(S1212,S1365)
	S1367= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1366,S1364)
	S1368= IAddrReg.In={pid,addr+4}                             Path(S1367,S1350)
	S1369= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1366,S1364)
	S1370= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1369,S1272)
	S1371= IAddrReg.Out=>IMem.RAddr                             Premise(F929)
	S1372= IMem.RAddr={pid,addr}                                Path(S1233,S1371)
	S1373= IMem.Out={35,rS,rT,offset}                           IMem-Read(S1372,S1191)
	S1374= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1372,S1191)
	S1375= ICache.WData=IMemGet8Word({pid,addr})                Path(S1374,S1357)
	S1376= ICacheReg.Out=>IRMux.CacheData                       Premise(F930)
	S1377= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F931)
	S1378= IMem.Out=>IRMux.MemData                              Premise(F932)
	S1379= IRMux.MemData={35,rS,rT,offset}                      Path(S1373,S1378)
	S1380= IRMux.Out={35,rS,rT,offset}                          IRMux-Select2(S1379)
	S1381= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F933)
	S1382= IR_MEM.Out=>IR_DMMU1.In                              Premise(F934)
	S1383= IR_DMMU1.In={35,rS,rT,offset}                        Path(S1228,S1382)
	S1384= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F935)
	S1385= IR_DMMU2.In={35,rS,rT,offset}                        Path(S1213,S1384)
	S1386= IR_ID.Out=>IR_EX.In                                  Premise(F936)
	S1387= IR_EX.In={35,rS,rT,offset}                           Path(S1223,S1386)
	S1388= ICache.Out=>IR_ID.In                                 Premise(F937)
	S1389= IRMux.Out=>IR_ID.In                                  Premise(F938)
	S1390= IR_ID.In={35,rS,rT,offset}                           Path(S1380,S1389)
	S1391= ICache.Out=>IR_IMMU.In                               Premise(F939)
	S1392= IR_EX.Out=>IR_MEM.In                                 Premise(F940)
	S1393= IR_MEM.In={35,rS,rT,offset}                          Path(S1218,S1392)
	S1394= IR_DMMU2.Out=>IR_WB.In                               Premise(F941)
	S1395= ALUOut_WB.Out1_0=>MemDataSelL.Addr                   Premise(F942)
	S1396= DR_WB.Out=>MemDataSelL.In                            Premise(F943)
	S1397= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F944)
	S1398= CU_DMMU1.IRFunc1=rT                                  Path(S1216,S1397)
	S1399= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F945)
	S1400= CU_DMMU1.IRFunc2=rS                                  Path(S1215,S1399)
	S1401= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F946)
	S1402= CU_DMMU1.Op=35                                       Path(S1214,S1401)
	S1403= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1402)
	S1404= CU_DMMU1.MemDataSelFunc=mds_lbz                      CU_DMMU1(S1402)
	S1405= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F947)
	S1406= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F948)
	S1407= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F949)
	S1408= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F950)
	S1409= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F951)
	S1410= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F952)
	S1411= CU_EX.IRFunc1=rT                                     Path(S1221,S1410)
	S1412= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F953)
	S1413= CU_EX.IRFunc2=rS                                     Path(S1220,S1412)
	S1414= IR_EX.Out31_26=>CU_EX.Op                             Premise(F954)
	S1415= CU_EX.Op=35                                          Path(S1219,S1414)
	S1416= CU_EX.Func=alu_add                                   CU_EX(S1415)
	S1417= CU_EX.MemDataSelFunc=mds_lbz                         CU_EX(S1415)
	S1418= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F955)
	S1419= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F956)
	S1420= CU_ID.IRFunc1=rT                                     Path(S1226,S1419)
	S1421= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F957)
	S1422= CU_ID.IRFunc2=rS                                     Path(S1225,S1421)
	S1423= IR_ID.Out31_26=>CU_ID.Op                             Premise(F958)
	S1424= CU_ID.Op=35                                          Path(S1224,S1423)
	S1425= CU_ID.Func=alu_add                                   CU_ID(S1424)
	S1426= CU_ID.MemDataSelFunc=mds_lbz                         CU_ID(S1424)
	S1427= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F959)
	S1428= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F960)
	S1429= CU_MEM.IRFunc1=rT                                    Path(S1231,S1428)
	S1430= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F961)
	S1431= CU_MEM.IRFunc2=rS                                    Path(S1230,S1430)
	S1432= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F962)
	S1433= CU_MEM.Op=35                                         Path(S1229,S1432)
	S1434= CU_MEM.Func=alu_add                                  CU_MEM(S1433)
	S1435= CU_MEM.MemDataSelFunc=mds_lbz                        CU_MEM(S1433)
	S1436= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F963)
	S1437= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F964)
	S1438= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F965)
	S1439= IR_WB.Out31_26=>CU_WB.Op                             Premise(F966)
	S1440= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F967)
	S1441= CtrlA_EX=0                                           Premise(F968)
	S1442= [A_EX]=FU(base)                                      A_EX-Hold(S1135,S1441)
	S1443= CtrlB_EX=0                                           Premise(F969)
	S1444= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1137,S1443)
	S1445= CtrlALUOut_MEM=0                                     Premise(F970)
	S1446= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1139,S1445)
	S1447= CtrlALUOut_DMMU1=0                                   Premise(F971)
	S1448= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1141,S1447)
	S1449= CtrlALUOut_DMMU2=1                                   Premise(F972)
	S1450= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Write(S1246,S1449)
	S1451= CtrlALUOut_WB=0                                      Premise(F973)
	S1452= CtrlA_MEM=0                                          Premise(F974)
	S1453= CtrlA_WB=0                                           Premise(F975)
	S1454= CtrlB_MEM=0                                          Premise(F976)
	S1455= CtrlB_WB=0                                           Premise(F977)
	S1456= CtrlDCache=0                                         Premise(F978)
	S1457= DCache[DCacheRLineEA(FU(base)+{16{offset[15]},offset})]=dataDCache-Hold(S1149,S1456)
	S1458= CtrlICache=0                                         Premise(F979)
	S1459= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1151,S1458)
	S1460= CtrlIMMU=0                                           Premise(F980)
	S1461= CtrlDMMU=0                                           Premise(F981)
	S1462= CtrlDAddrReg_DMMU1=0                                 Premise(F982)
	S1463= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1155,S1462)
	S1464= CtrlDAddrReg_DMMU2=1                                 Premise(F983)
	S1465= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Write(S1287,S1464)
	S1466= CtrlDAddrReg_MEM=0                                   Premise(F984)
	S1467= CtrlDAddrReg_WB=0                                    Premise(F985)
	S1468= CtrlDMem=0                                           Premise(F986)
	S1469= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S1160,S1468)
	S1470= CtrlDMem8Word=0                                      Premise(F987)
	S1471= CtrlDCacheReg=0                                      Premise(F988)
	S1472= CtrlASIDIn=0                                         Premise(F989)
	S1473= CtrlCP0=0                                            Premise(F990)
	S1474= CP0[ASID]=pid                                        CP0-Hold(S1165,S1473)
	S1475= CtrlEPCIn=0                                          Premise(F991)
	S1476= CtrlExCodeIn=0                                       Premise(F992)
	S1477= CtrlDR_DMMU1=0                                       Premise(F993)
	S1478= CtrlDR_DMMU2=1                                       Premise(F994)
	S1479= CtrlDR_WB=0                                          Premise(F995)
	S1480= CtrlIR_DMMU1=0                                       Premise(F996)
	S1481= [IR_DMMU1]={35,rS,rT,offset}                         IR_DMMU1-Hold(S1172,S1480)
	S1482= CtrlIR_DMMU2=1                                       Premise(F997)
	S1483= [IR_DMMU2]={35,rS,rT,offset}                         IR_DMMU2-Write(S1385,S1482)
	S1484= CtrlIR_EX=0                                          Premise(F998)
	S1485= [IR_EX]={35,rS,rT,offset}                            IR_EX-Hold(S1175,S1484)
	S1486= CtrlIR_ID=0                                          Premise(F999)
	S1487= [IR_ID]={35,rS,rT,offset}                            IR_ID-Hold(S1177,S1486)
	S1488= CtrlIR_IMMU=0                                        Premise(F1000)
	S1489= CtrlIR_MEM=0                                         Premise(F1001)
	S1490= [IR_MEM]={35,rS,rT,offset}                           IR_MEM-Hold(S1180,S1489)
	S1491= CtrlIR_WB=0                                          Premise(F1002)
	S1492= CtrlGPR=0                                            Premise(F1003)
	S1493= GPR[rS]=base                                         GPR-Hold(S1183,S1492)
	S1494= CtrlIAddrReg=0                                       Premise(F1004)
	S1495= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1185,S1494)
	S1496= CtrlPC=0                                             Premise(F1005)
	S1497= CtrlPCInc=0                                          Premise(F1006)
	S1498= PC[CIA]=addr                                         PC-Hold(S1188,S1497)
	S1499= PC[Out]=addr+4                                       PC-Hold(S1189,S1496,S1497)
	S1500= CtrlIMem=0                                           Premise(F1007)
	S1501= IMem[{pid,addr}]={35,rS,rT,offset}                   IMem-Hold(S1191,S1500)
	S1502= CtrlICacheReg=0                                      Premise(F1008)
	S1503= CtrlIRMux=0                                          Premise(F1009)

DMMU2	S1504= A_EX.Out=FU(base)                                    A_EX-Out(S1442)
	S1505= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S1442)
	S1506= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S1442)
	S1507= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S1444)
	S1508= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S1444)
	S1509= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S1444)
	S1510= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S1446)
	S1511= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S1446)
	S1512= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S1446)
	S1513= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S1448)
	S1514= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S1448)
	S1515= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S1448)
	S1516= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU2-Out(S1450)
	S1517= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S1450)
	S1518= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S1450)
	S1519= DCache.RLineEA=DCacheRLineEA()                       DCache-WriteBack()
	S1520= DCache.RLineData=DCacheRLineData()                   DCache-WriteBack()
	S1521= DCache.RLineDirty=DCacheRLineDirty()                 DCache-WriteBack()
	S1522= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S1463)
	S1523= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S1463)
	S1524= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S1463)
	S1525= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S1465)
	S1526= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S1465)
	S1527= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S1465)
	S1528= CP0.ASID=pid                                         CP0-Read-ASID(S1474)
	S1529= IR_DMMU1.Out={35,rS,rT,offset}                       IR_DMMU1-Out(S1481)
	S1530= IR_DMMU1.Out31_26=35                                 IR_DMMU1-Out(S1481)
	S1531= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1481)
	S1532= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1481)
	S1533= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1481)
	S1534= IR_DMMU2.Out={35,rS,rT,offset}                       IR_DMMU2-Out(S1483)
	S1535= IR_DMMU2.Out31_26=35                                 IR_DMMU2-Out(S1483)
	S1536= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1483)
	S1537= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1483)
	S1538= IR_DMMU2.Out15_0=offset                              IR_DMMU2-Out(S1483)
	S1539= IR_EX.Out={35,rS,rT,offset}                          IR_EX-Out(S1485)
	S1540= IR_EX.Out31_26=35                                    IR_EX-Out(S1485)
	S1541= IR_EX.Out25_21=rS                                    IR_EX-Out(S1485)
	S1542= IR_EX.Out20_16=rT                                    IR_EX-Out(S1485)
	S1543= IR_EX.Out15_0=offset                                 IR_EX-Out(S1485)
	S1544= IR_ID.Out={35,rS,rT,offset}                          IR-Out(S1487)
	S1545= IR_ID.Out31_26=35                                    IR-Out(S1487)
	S1546= IR_ID.Out25_21=rS                                    IR-Out(S1487)
	S1547= IR_ID.Out20_16=rT                                    IR-Out(S1487)
	S1548= IR_ID.Out15_0=offset                                 IR-Out(S1487)
	S1549= IR_MEM.Out={35,rS,rT,offset}                         IR_MEM-Out(S1490)
	S1550= IR_MEM.Out31_26=35                                   IR_MEM-Out(S1490)
	S1551= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1490)
	S1552= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1490)
	S1553= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1490)
	S1554= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1495)
	S1555= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1495)
	S1556= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1495)
	S1557= PC.CIA=addr                                          PC-Out(S1498)
	S1558= PC.CIA31_28=addr[31:28]                              PC-Out(S1498)
	S1559= PC.Out=addr+4                                        PC-Out(S1499)
	S1560= A_EX.Out=>ALU.A                                      Premise(F1010)
	S1561= ALU.A=FU(base)                                       Path(S1504,S1560)
	S1562= B_EX.Out=>ALU.B                                      Premise(F1011)
	S1563= ALU.B={16{offset[15]},offset}                        Path(S1507,S1562)
	S1564= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F1012)
	S1565= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1510,S1564)
	S1566= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F1013)
	S1567= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}     Path(S1513,S1566)
	S1568= ALU.Out=>ALUOut_MEM.In                               Premise(F1014)
	S1569= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F1015)
	S1570= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}        Path(S1516,S1569)
	S1571= FU.OutID1=>A_EX.In                                   Premise(F1016)
	S1572= IMMEXT.Out=>B_EX.In                                  Premise(F1017)
	S1573= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1018)
	S1574= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack          Premise(F1019)
	S1575= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()          Path(S1521,S1574)
	S1576= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1020)
	S1577= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1021)
	S1578= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1022)
	S1579= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F1023)
	S1580= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F1024)
	S1581= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F1025)
	S1582= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F1026)
	S1583= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1027)
	S1584= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1028)
	S1585= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1029)
	S1586= FU.Halt_ID=>CU_ID.Halt                               Premise(F1030)
	S1587= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1031)
	S1588= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1032)
	S1589= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1033)
	S1590= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1034)
	S1591= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1035)
	S1592= FU.Halt_IF=>CU_IF.Halt                               Premise(F1036)
	S1593= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1037)
	S1594= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1038)
	S1595= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F1039)
	S1596= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F1040)
	S1597= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1041)
	S1598= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1042)
	S1599= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F1043)
	S1600= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F1044)
	S1601= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1045)
	S1602= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1046)
	S1603= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1047)
	S1604= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1048)
	S1605= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1049)
	S1606= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1050)
	S1607= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F1051)
	S1608= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                Premise(F1052)
	S1609= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1522,S1608)
	S1610= ALUOut_DMMU2.Out=>DCache.IEA                         Premise(F1053)
	S1611= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1516,S1610)
	S1612= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1611)
	S1613= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1612,S1599)
	S1614= ALUOut_MEM.Out=>DCache.IEA                           Premise(F1054)
	S1615= DMem.MEM8WordOut=>DCache.WData                       Premise(F1055)
	S1616= DCache.Out=>DCacheReg.In                             Premise(F1056)
	S1617= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F1057)
	S1618= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1510,S1617)
	S1619= DCache.RLineEA=>DMMU.IEAR                            Premise(F1058)
	S1620= DMMU.IEAR=DCacheRLineEA()                            Path(S1519,S1619)
	S1621= CP0.ASID=>DMMU.PID                                   Premise(F1059)
	S1622= DMMU.PID=pid                                         Path(S1528,S1621)
	S1623= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1622,S1618)
	S1624= DMMU.AddrR={pid,DCacheRLineEA()}                     DMMU-RSearch(S1622,S1620)
	S1625= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1623,S1607)
	S1626= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1622,S1618)
	S1627= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1626,S1600)
	S1628= CP0.ASID=>DMMU.PID                                   Premise(F1060)
	S1629= DMMU.AddrR=>DMem.MEM8WordWAddr                       Premise(F1061)
	S1630= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}             Path(S1624,S1629)
	S1631= DCache.RLineData=>DMem.MEM8WordWData                 Premise(F1062)
	S1632= DMem.MEM8WordWData=DCacheRLineData()                 Path(S1520,S1631)
	S1633= DAddrReg_DMMU2.Out=>DMem.RAddr                       Premise(F1063)
	S1634= DMem.RAddr={pid,FU(base)+{16{offset[15]},offset}}    Path(S1525,S1633)
	S1635= DCache.Out=>DR_DMMU1.In                              Premise(F1064)
	S1636= DCacheReg.Out=>DR_DMMU2.In                           Premise(F1065)
	S1637= DMem.Out=>DR_WB.In                                   Premise(F1066)
	S1638= DCache.Hit=>FU.DCacheHit                             Premise(F1067)
	S1639= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1612,S1638)
	S1640= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1068)
	S1641= ICache.Hit=>FU.ICacheHit                             Premise(F1069)
	S1642= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1070)
	S1643= FU.IR_DMMU1={35,rS,rT,offset}                        Path(S1529,S1642)
	S1644= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1071)
	S1645= FU.IR_DMMU2={35,rS,rT,offset}                        Path(S1534,S1644)
	S1646= IR_EX.Out=>FU.IR_EX                                  Premise(F1072)
	S1647= FU.IR_EX={35,rS,rT,offset}                           Path(S1539,S1646)
	S1648= IR_ID.Out=>FU.IR_ID                                  Premise(F1073)
	S1649= FU.IR_ID={35,rS,rT,offset}                           Path(S1544,S1648)
	S1650= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1074)
	S1651= IR_MEM.Out=>FU.IR_MEM                                Premise(F1075)
	S1652= FU.IR_MEM={35,rS,rT,offset}                          Path(S1549,S1651)
	S1653= IR_WB.Out=>FU.IR_WB                                  Premise(F1076)
	S1654= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F1077)
	S1655= FU.InDMMU1_WReg=rT                                   Path(S1532,S1654)
	S1656= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F1078)
	S1657= FU.InDMMU2_WReg=rT                                   Path(S1537,S1656)
	S1658= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F1079)
	S1659= FU.InEX_WReg=rT                                      Path(S1542,S1658)
	S1660= GPR.Rdata1=>FU.InID1                                 Premise(F1080)
	S1661= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1081)
	S1662= FU.InID1_RReg=rS                                     Path(S1546,S1661)
	S1663= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F1082)
	S1664= FU.InMEM_WReg=rT                                     Path(S1552,S1663)
	S1665= MemDataSelL.Out=>FU.InWB                             Premise(F1083)
	S1666= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F1084)
	S1667= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1085)
	S1668= GPR.RReg1=rS                                         Path(S1546,S1667)
	S1669= GPR.Rdata1=base                                      GPR-Read(S1668,S1493)
	S1670= FU.InID1=base                                        Path(S1669,S1660)
	S1671= FU.OutID1=FU(base)                                   FU-Forward(S1670)
	S1672= A_EX.In=FU(base)                                     Path(S1671,S1571)
	S1673= MemDataSelL.Out=>GPR.WData                           Premise(F1086)
	S1674= IR_WB.Out20_16=>GPR.WReg                             Premise(F1087)
	S1675= IMMU.Addr=>IAddrReg.In                               Premise(F1088)
	S1676= PC.Out=>ICache.IEA                                   Premise(F1089)
	S1677= ICache.IEA=addr+4                                    Path(S1559,S1676)
	S1678= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1677)
	S1679= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1678,S1593)
	S1680= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1678,S1641)
	S1681= PC.Out=>ICache.IEA                                   Premise(F1090)
	S1682= IMem.MEM8WordOut=>ICache.WData                       Premise(F1091)
	S1683= ICache.Out=>ICacheReg.In                             Premise(F1092)
	S1684= IR_ID.Out15_0=>IMMEXT.In                             Premise(F1093)
	S1685= IMMEXT.In=offset                                     Path(S1548,S1684)
	S1686= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1685)
	S1687= B_EX.In={16{offset[15]},offset}                      Path(S1686,S1572)
	S1688= PC.Out=>IMMU.IEA                                     Premise(F1094)
	S1689= IMMU.IEA=addr+4                                      Path(S1559,S1688)
	S1690= CP0.ASID=>IMMU.PID                                   Premise(F1095)
	S1691= IMMU.PID=pid                                         Path(S1528,S1690)
	S1692= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1691,S1689)
	S1693= IAddrReg.In={pid,addr+4}                             Path(S1692,S1675)
	S1694= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1691,S1689)
	S1695= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1694,S1594)
	S1696= IAddrReg.Out=>IMem.RAddr                             Premise(F1096)
	S1697= IMem.RAddr={pid,addr}                                Path(S1554,S1696)
	S1698= IMem.Out={35,rS,rT,offset}                           IMem-Read(S1697,S1501)
	S1699= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1697,S1501)
	S1700= ICache.WData=IMemGet8Word({pid,addr})                Path(S1699,S1682)
	S1701= ICacheReg.Out=>IRMux.CacheData                       Premise(F1097)
	S1702= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1098)
	S1703= IMem.Out=>IRMux.MemData                              Premise(F1099)
	S1704= IRMux.MemData={35,rS,rT,offset}                      Path(S1698,S1703)
	S1705= IRMux.Out={35,rS,rT,offset}                          IRMux-Select2(S1704)
	S1706= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1100)
	S1707= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1101)
	S1708= IR_DMMU1.In={35,rS,rT,offset}                        Path(S1549,S1707)
	S1709= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1102)
	S1710= IR_DMMU2.In={35,rS,rT,offset}                        Path(S1529,S1709)
	S1711= IR_ID.Out=>IR_EX.In                                  Premise(F1103)
	S1712= IR_EX.In={35,rS,rT,offset}                           Path(S1544,S1711)
	S1713= ICache.Out=>IR_ID.In                                 Premise(F1104)
	S1714= IRMux.Out=>IR_ID.In                                  Premise(F1105)
	S1715= IR_ID.In={35,rS,rT,offset}                           Path(S1705,S1714)
	S1716= ICache.Out=>IR_IMMU.In                               Premise(F1106)
	S1717= IR_EX.Out=>IR_MEM.In                                 Premise(F1107)
	S1718= IR_MEM.In={35,rS,rT,offset}                          Path(S1539,S1717)
	S1719= IR_DMMU2.Out=>IR_WB.In                               Premise(F1108)
	S1720= IR_WB.In={35,rS,rT,offset}                           Path(S1534,S1719)
	S1721= ALUOut_WB.Out1_0=>MemDataSelL.Addr                   Premise(F1109)
	S1722= DR_WB.Out=>MemDataSelL.In                            Premise(F1110)
	S1723= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1111)
	S1724= CU_DMMU1.IRFunc1=rT                                  Path(S1532,S1723)
	S1725= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1112)
	S1726= CU_DMMU1.IRFunc2=rS                                  Path(S1531,S1725)
	S1727= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1113)
	S1728= CU_DMMU1.Op=35                                       Path(S1530,S1727)
	S1729= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1728)
	S1730= CU_DMMU1.MemDataSelFunc=mds_lbz                      CU_DMMU1(S1728)
	S1731= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1114)
	S1732= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1115)
	S1733= CU_DMMU2.IRFunc1=rT                                  Path(S1537,S1732)
	S1734= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1116)
	S1735= CU_DMMU2.IRFunc2=rS                                  Path(S1536,S1734)
	S1736= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1117)
	S1737= CU_DMMU2.Op=35                                       Path(S1535,S1736)
	S1738= CU_DMMU2.Func=alu_add                                CU_DMMU2(S1737)
	S1739= CU_DMMU2.MemDataSelFunc=mds_lbz                      CU_DMMU2(S1737)
	S1740= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1118)
	S1741= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1119)
	S1742= CU_EX.IRFunc1=rT                                     Path(S1542,S1741)
	S1743= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1120)
	S1744= CU_EX.IRFunc2=rS                                     Path(S1541,S1743)
	S1745= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1121)
	S1746= CU_EX.Op=35                                          Path(S1540,S1745)
	S1747= CU_EX.Func=alu_add                                   CU_EX(S1746)
	S1748= CU_EX.MemDataSelFunc=mds_lbz                         CU_EX(S1746)
	S1749= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1122)
	S1750= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1123)
	S1751= CU_ID.IRFunc1=rT                                     Path(S1547,S1750)
	S1752= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1124)
	S1753= CU_ID.IRFunc2=rS                                     Path(S1546,S1752)
	S1754= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1125)
	S1755= CU_ID.Op=35                                          Path(S1545,S1754)
	S1756= CU_ID.Func=alu_add                                   CU_ID(S1755)
	S1757= CU_ID.MemDataSelFunc=mds_lbz                         CU_ID(S1755)
	S1758= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1126)
	S1759= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1127)
	S1760= CU_MEM.IRFunc1=rT                                    Path(S1552,S1759)
	S1761= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1128)
	S1762= CU_MEM.IRFunc2=rS                                    Path(S1551,S1761)
	S1763= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1129)
	S1764= CU_MEM.Op=35                                         Path(S1550,S1763)
	S1765= CU_MEM.Func=alu_add                                  CU_MEM(S1764)
	S1766= CU_MEM.MemDataSelFunc=mds_lbz                        CU_MEM(S1764)
	S1767= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1130)
	S1768= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1131)
	S1769= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1132)
	S1770= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1133)
	S1771= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1134)
	S1772= CtrlA_EX=0                                           Premise(F1135)
	S1773= [A_EX]=FU(base)                                      A_EX-Hold(S1442,S1772)
	S1774= CtrlB_EX=0                                           Premise(F1136)
	S1775= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1444,S1774)
	S1776= CtrlALUOut_MEM=0                                     Premise(F1137)
	S1777= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1446,S1776)
	S1778= CtrlALUOut_DMMU1=0                                   Premise(F1138)
	S1779= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1448,S1778)
	S1780= CtrlALUOut_DMMU2=0                                   Premise(F1139)
	S1781= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1450,S1780)
	S1782= CtrlALUOut_WB=1                                      Premise(F1140)
	S1783= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Write(S1570,S1782)
	S1784= CtrlA_MEM=0                                          Premise(F1141)
	S1785= CtrlA_WB=0                                           Premise(F1142)
	S1786= CtrlB_MEM=0                                          Premise(F1143)
	S1787= CtrlB_WB=0                                           Premise(F1144)
	S1788= CtrlDCache=1                                         Premise(F1145)
	S1789= CtrlICache=0                                         Premise(F1146)
	S1790= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1459,S1789)
	S1791= CtrlIMMU=0                                           Premise(F1147)
	S1792= CtrlDMMU=0                                           Premise(F1148)
	S1793= CtrlDAddrReg_DMMU1=0                                 Premise(F1149)
	S1794= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1463,S1793)
	S1795= CtrlDAddrReg_DMMU2=0                                 Premise(F1150)
	S1796= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1465,S1795)
	S1797= CtrlDAddrReg_MEM=0                                   Premise(F1151)
	S1798= CtrlDAddrReg_WB=0                                    Premise(F1152)
	S1799= CtrlDMem=0                                           Premise(F1153)
	S1800= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S1469,S1799)
	S1801= CtrlDMem8Word=0                                      Premise(F1154)
	S1802= DMem.Out=a                                           DMem-Read(S1634,S1469,S1799,S1801)
	S1803= DR_WB.In=a                                           Path(S1802,S1637)
	S1804= DMem.MEM8WordOut=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DMem-Read(S1634,S1469,S1799,S1801)
	S1805= DCache.WData=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})Path(S1804,S1615)
	S1806= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Write8Word(S1611,S1805,S1788)
	S1807= CtrlDCacheReg=0                                      Premise(F1155)
	S1808= CtrlASIDIn=0                                         Premise(F1156)
	S1809= CtrlCP0=0                                            Premise(F1157)
	S1810= CP0[ASID]=pid                                        CP0-Hold(S1474,S1809)
	S1811= CtrlEPCIn=0                                          Premise(F1158)
	S1812= CtrlExCodeIn=0                                       Premise(F1159)
	S1813= CtrlDR_DMMU1=0                                       Premise(F1160)
	S1814= CtrlDR_DMMU2=0                                       Premise(F1161)
	S1815= CtrlDR_WB=1                                          Premise(F1162)
	S1816= [DR_WB]=a                                            DR_WB-Write(S1803,S1815)
	S1817= CtrlIR_DMMU1=0                                       Premise(F1163)
	S1818= [IR_DMMU1]={35,rS,rT,offset}                         IR_DMMU1-Hold(S1481,S1817)
	S1819= CtrlIR_DMMU2=0                                       Premise(F1164)
	S1820= [IR_DMMU2]={35,rS,rT,offset}                         IR_DMMU2-Hold(S1483,S1819)
	S1821= CtrlIR_EX=0                                          Premise(F1165)
	S1822= [IR_EX]={35,rS,rT,offset}                            IR_EX-Hold(S1485,S1821)
	S1823= CtrlIR_ID=0                                          Premise(F1166)
	S1824= [IR_ID]={35,rS,rT,offset}                            IR_ID-Hold(S1487,S1823)
	S1825= CtrlIR_IMMU=0                                        Premise(F1167)
	S1826= CtrlIR_MEM=0                                         Premise(F1168)
	S1827= [IR_MEM]={35,rS,rT,offset}                           IR_MEM-Hold(S1490,S1826)
	S1828= CtrlIR_WB=1                                          Premise(F1169)
	S1829= [IR_WB]={35,rS,rT,offset}                            IR_WB-Write(S1720,S1828)
	S1830= CtrlGPR=0                                            Premise(F1170)
	S1831= GPR[rS]=base                                         GPR-Hold(S1493,S1830)
	S1832= CtrlIAddrReg=0                                       Premise(F1171)
	S1833= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1495,S1832)
	S1834= CtrlPC=0                                             Premise(F1172)
	S1835= CtrlPCInc=0                                          Premise(F1173)
	S1836= PC[CIA]=addr                                         PC-Hold(S1498,S1835)
	S1837= PC[Out]=addr+4                                       PC-Hold(S1499,S1834,S1835)
	S1838= CtrlIMem=0                                           Premise(F1174)
	S1839= IMem[{pid,addr}]={35,rS,rT,offset}                   IMem-Hold(S1501,S1838)
	S1840= CtrlICacheReg=0                                      Premise(F1175)
	S1841= CtrlIRMux=0                                          Premise(F1176)

WB	S1842= A_EX.Out=FU(base)                                    A_EX-Out(S1773)
	S1843= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S1773)
	S1844= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S1773)
	S1845= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S1775)
	S1846= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S1775)
	S1847= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S1775)
	S1848= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S1777)
	S1849= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S1777)
	S1850= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S1777)
	S1851= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S1779)
	S1852= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S1779)
	S1853= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S1779)
	S1854= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU2-Out(S1781)
	S1855= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S1781)
	S1856= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S1781)
	S1857= ALUOut_WB.Out=FU(base)+{16{offset[15]},offset}       ALUOut_WB-Out(S1783)
	S1858= ALUOut_WB.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_WB-Out(S1783)
	S1859= ALUOut_WB.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_WB-Out(S1783)
	S1860= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S1794)
	S1861= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S1794)
	S1862= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S1794)
	S1863= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S1796)
	S1864= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S1796)
	S1865= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S1796)
	S1866= DCache.RLineEA=DCacheRLineEA()                       DCache-WriteBack()
	S1867= DCache.RLineData=DCacheRLineData()                   DCache-WriteBack()
	S1868= DCache.RLineDirty=DCacheRLineDirty()                 DCache-WriteBack()
	S1869= CP0.ASID=pid                                         CP0-Read-ASID(S1810)
	S1870= DR_WB.Out=a                                          DR_WB-Out(S1816)
	S1871= DR_WB.Out1_0={a}[1:0]                                DR_WB-Out(S1816)
	S1872= DR_WB.Out4_0={a}[4:0]                                DR_WB-Out(S1816)
	S1873= IR_DMMU1.Out={35,rS,rT,offset}                       IR_DMMU1-Out(S1818)
	S1874= IR_DMMU1.Out31_26=35                                 IR_DMMU1-Out(S1818)
	S1875= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1818)
	S1876= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1818)
	S1877= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1818)
	S1878= IR_DMMU2.Out={35,rS,rT,offset}                       IR_DMMU2-Out(S1820)
	S1879= IR_DMMU2.Out31_26=35                                 IR_DMMU2-Out(S1820)
	S1880= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1820)
	S1881= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1820)
	S1882= IR_DMMU2.Out15_0=offset                              IR_DMMU2-Out(S1820)
	S1883= IR_EX.Out={35,rS,rT,offset}                          IR_EX-Out(S1822)
	S1884= IR_EX.Out31_26=35                                    IR_EX-Out(S1822)
	S1885= IR_EX.Out25_21=rS                                    IR_EX-Out(S1822)
	S1886= IR_EX.Out20_16=rT                                    IR_EX-Out(S1822)
	S1887= IR_EX.Out15_0=offset                                 IR_EX-Out(S1822)
	S1888= IR_ID.Out={35,rS,rT,offset}                          IR-Out(S1824)
	S1889= IR_ID.Out31_26=35                                    IR-Out(S1824)
	S1890= IR_ID.Out25_21=rS                                    IR-Out(S1824)
	S1891= IR_ID.Out20_16=rT                                    IR-Out(S1824)
	S1892= IR_ID.Out15_0=offset                                 IR-Out(S1824)
	S1893= IR_MEM.Out={35,rS,rT,offset}                         IR_MEM-Out(S1827)
	S1894= IR_MEM.Out31_26=35                                   IR_MEM-Out(S1827)
	S1895= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1827)
	S1896= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1827)
	S1897= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1827)
	S1898= IR_WB.Out={35,rS,rT,offset}                          IR-Out(S1829)
	S1899= IR_WB.Out31_26=35                                    IR-Out(S1829)
	S1900= IR_WB.Out25_21=rS                                    IR-Out(S1829)
	S1901= IR_WB.Out20_16=rT                                    IR-Out(S1829)
	S1902= IR_WB.Out15_0=offset                                 IR-Out(S1829)
	S1903= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1833)
	S1904= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1833)
	S1905= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1833)
	S1906= PC.CIA=addr                                          PC-Out(S1836)
	S1907= PC.CIA31_28=addr[31:28]                              PC-Out(S1836)
	S1908= PC.Out=addr+4                                        PC-Out(S1837)
	S1909= A_EX.Out=>ALU.A                                      Premise(F1177)
	S1910= ALU.A=FU(base)                                       Path(S1842,S1909)
	S1911= B_EX.Out=>ALU.B                                      Premise(F1178)
	S1912= ALU.B={16{offset[15]},offset}                        Path(S1845,S1911)
	S1913= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F1179)
	S1914= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1848,S1913)
	S1915= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F1180)
	S1916= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}     Path(S1851,S1915)
	S1917= ALU.Out=>ALUOut_MEM.In                               Premise(F1181)
	S1918= ALUOut_DMMU2.Out=>ALUOut_WB.In                       Premise(F1182)
	S1919= ALUOut_WB.In=FU(base)+{16{offset[15]},offset}        Path(S1854,S1918)
	S1920= FU.OutID1=>A_EX.In                                   Premise(F1183)
	S1921= IMMEXT.Out=>B_EX.In                                  Premise(F1184)
	S1922= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1185)
	S1923= DCache.RLineDirty=>CU_DMMU1.DCacheWriteBack          Premise(F1186)
	S1924= CU_DMMU1.DCacheWriteBack=DCacheRLineDirty()          Path(S1868,S1923)
	S1925= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1187)
	S1926= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1188)
	S1927= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1189)
	S1928= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F1190)
	S1929= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F1191)
	S1930= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F1192)
	S1931= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F1193)
	S1932= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1194)
	S1933= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1195)
	S1934= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1196)
	S1935= FU.Halt_ID=>CU_ID.Halt                               Premise(F1197)
	S1936= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1198)
	S1937= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1199)
	S1938= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1200)
	S1939= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1201)
	S1940= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1202)
	S1941= FU.Halt_IF=>CU_IF.Halt                               Premise(F1203)
	S1942= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1204)
	S1943= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1205)
	S1944= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F1206)
	S1945= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F1207)
	S1946= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1208)
	S1947= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1209)
	S1948= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F1210)
	S1949= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F1211)
	S1950= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1212)
	S1951= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1213)
	S1952= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1214)
	S1953= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1215)
	S1954= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1216)
	S1955= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1217)
	S1956= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F1218)
	S1957= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                Premise(F1219)
	S1958= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1860,S1957)
	S1959= ALUOut_DMMU2.Out=>DCache.IEA                         Premise(F1220)
	S1960= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1854,S1959)
	S1961= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1960)
	S1962= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1961,S1948)
	S1963= ALUOut_MEM.Out=>DCache.IEA                           Premise(F1221)
	S1964= DMem.MEM8WordOut=>DCache.WData                       Premise(F1222)
	S1965= DCache.Out=>DCacheReg.In                             Premise(F1223)
	S1966= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F1224)
	S1967= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1848,S1966)
	S1968= DCache.RLineEA=>DMMU.IEAR                            Premise(F1225)
	S1969= DMMU.IEAR=DCacheRLineEA()                            Path(S1866,S1968)
	S1970= CP0.ASID=>DMMU.PID                                   Premise(F1226)
	S1971= DMMU.PID=pid                                         Path(S1869,S1970)
	S1972= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1971,S1967)
	S1973= DMMU.AddrR={pid,DCacheRLineEA()}                     DMMU-RSearch(S1971,S1969)
	S1974= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1972,S1956)
	S1975= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1971,S1967)
	S1976= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1975,S1949)
	S1977= CP0.ASID=>DMMU.PID                                   Premise(F1227)
	S1978= DMMU.AddrR=>DMem.MEM8WordWAddr                       Premise(F1228)
	S1979= DMem.MEM8WordWAddr={pid,DCacheRLineEA()}             Path(S1973,S1978)
	S1980= DCache.RLineData=>DMem.MEM8WordWData                 Premise(F1229)
	S1981= DMem.MEM8WordWData=DCacheRLineData()                 Path(S1867,S1980)
	S1982= DAddrReg_DMMU2.Out=>DMem.RAddr                       Premise(F1230)
	S1983= DMem.RAddr={pid,FU(base)+{16{offset[15]},offset}}    Path(S1863,S1982)
	S1984= DCache.Out=>DR_DMMU1.In                              Premise(F1231)
	S1985= DCacheReg.Out=>DR_DMMU2.In                           Premise(F1232)
	S1986= DMem.Out=>DR_WB.In                                   Premise(F1233)
	S1987= DCache.Hit=>FU.DCacheHit                             Premise(F1234)
	S1988= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1961,S1987)
	S1989= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1235)
	S1990= ICache.Hit=>FU.ICacheHit                             Premise(F1236)
	S1991= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1237)
	S1992= FU.IR_DMMU1={35,rS,rT,offset}                        Path(S1873,S1991)
	S1993= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1238)
	S1994= FU.IR_DMMU2={35,rS,rT,offset}                        Path(S1878,S1993)
	S1995= IR_EX.Out=>FU.IR_EX                                  Premise(F1239)
	S1996= FU.IR_EX={35,rS,rT,offset}                           Path(S1883,S1995)
	S1997= IR_ID.Out=>FU.IR_ID                                  Premise(F1240)
	S1998= FU.IR_ID={35,rS,rT,offset}                           Path(S1888,S1997)
	S1999= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1241)
	S2000= IR_MEM.Out=>FU.IR_MEM                                Premise(F1242)
	S2001= FU.IR_MEM={35,rS,rT,offset}                          Path(S1893,S2000)
	S2002= IR_WB.Out=>FU.IR_WB                                  Premise(F1243)
	S2003= FU.IR_WB={35,rS,rT,offset}                           Path(S1898,S2002)
	S2004= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                   Premise(F1244)
	S2005= FU.InDMMU1_WReg=rT                                   Path(S1876,S2004)
	S2006= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F1245)
	S2007= FU.InDMMU2_WReg=rT                                   Path(S1881,S2006)
	S2008= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F1246)
	S2009= FU.InEX_WReg=rT                                      Path(S1886,S2008)
	S2010= GPR.Rdata1=>FU.InID1                                 Premise(F1247)
	S2011= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1248)
	S2012= FU.InID1_RReg=rS                                     Path(S1890,S2011)
	S2013= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F1249)
	S2014= FU.InMEM_WReg=rT                                     Path(S1896,S2013)
	S2015= MemDataSelL.Out=>FU.InWB                             Premise(F1250)
	S2016= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F1251)
	S2017= FU.InWB_WReg=rT                                      Path(S1901,S2016)
	S2018= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1252)
	S2019= GPR.RReg1=rS                                         Path(S1890,S2018)
	S2020= GPR.Rdata1=base                                      GPR-Read(S2019,S1831)
	S2021= FU.InID1=base                                        Path(S2020,S2010)
	S2022= FU.OutID1=FU(base)                                   FU-Forward(S2021)
	S2023= A_EX.In=FU(base)                                     Path(S2022,S1920)
	S2024= MemDataSelL.Out=>GPR.WData                           Premise(F1253)
	S2025= IR_WB.Out20_16=>GPR.WReg                             Premise(F1254)
	S2026= GPR.WReg=rT                                          Path(S1901,S2025)
	S2027= IMMU.Addr=>IAddrReg.In                               Premise(F1255)
	S2028= PC.Out=>ICache.IEA                                   Premise(F1256)
	S2029= ICache.IEA=addr+4                                    Path(S1908,S2028)
	S2030= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S2029)
	S2031= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S2030,S1942)
	S2032= FU.ICacheHit=ICacheHit(addr+4)                       Path(S2030,S1990)
	S2033= PC.Out=>ICache.IEA                                   Premise(F1257)
	S2034= IMem.MEM8WordOut=>ICache.WData                       Premise(F1258)
	S2035= ICache.Out=>ICacheReg.In                             Premise(F1259)
	S2036= IR_ID.Out15_0=>IMMEXT.In                             Premise(F1260)
	S2037= IMMEXT.In=offset                                     Path(S1892,S2036)
	S2038= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S2037)
	S2039= B_EX.In={16{offset[15]},offset}                      Path(S2038,S1921)
	S2040= PC.Out=>IMMU.IEA                                     Premise(F1261)
	S2041= IMMU.IEA=addr+4                                      Path(S1908,S2040)
	S2042= CP0.ASID=>IMMU.PID                                   Premise(F1262)
	S2043= IMMU.PID=pid                                         Path(S1869,S2042)
	S2044= IMMU.Addr={pid,addr+4}                               IMMU-Search(S2043,S2041)
	S2045= IAddrReg.In={pid,addr+4}                             Path(S2044,S2027)
	S2046= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S2043,S2041)
	S2047= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S2046,S1943)
	S2048= IAddrReg.Out=>IMem.RAddr                             Premise(F1263)
	S2049= IMem.RAddr={pid,addr}                                Path(S1903,S2048)
	S2050= IMem.Out={35,rS,rT,offset}                           IMem-Read(S2049,S1839)
	S2051= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S2049,S1839)
	S2052= ICache.WData=IMemGet8Word({pid,addr})                Path(S2051,S2034)
	S2053= ICacheReg.Out=>IRMux.CacheData                       Premise(F1264)
	S2054= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1265)
	S2055= IMem.Out=>IRMux.MemData                              Premise(F1266)
	S2056= IRMux.MemData={35,rS,rT,offset}                      Path(S2050,S2055)
	S2057= IRMux.Out={35,rS,rT,offset}                          IRMux-Select2(S2056)
	S2058= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1267)
	S2059= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1268)
	S2060= IR_DMMU1.In={35,rS,rT,offset}                        Path(S1893,S2059)
	S2061= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1269)
	S2062= IR_DMMU2.In={35,rS,rT,offset}                        Path(S1873,S2061)
	S2063= IR_ID.Out=>IR_EX.In                                  Premise(F1270)
	S2064= IR_EX.In={35,rS,rT,offset}                           Path(S1888,S2063)
	S2065= ICache.Out=>IR_ID.In                                 Premise(F1271)
	S2066= IRMux.Out=>IR_ID.In                                  Premise(F1272)
	S2067= IR_ID.In={35,rS,rT,offset}                           Path(S2057,S2066)
	S2068= ICache.Out=>IR_IMMU.In                               Premise(F1273)
	S2069= IR_EX.Out=>IR_MEM.In                                 Premise(F1274)
	S2070= IR_MEM.In={35,rS,rT,offset}                          Path(S1883,S2069)
	S2071= IR_DMMU2.Out=>IR_WB.In                               Premise(F1275)
	S2072= IR_WB.In={35,rS,rT,offset}                           Path(S1878,S2071)
	S2073= ALUOut_WB.Out1_0=>MemDataSelL.Addr                   Premise(F1276)
	S2074= MemDataSelL.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S1858,S2073)
	S2075= MemDataSelL.Func=6'b000101                           Premise(F1277)
	S2076= DR_WB.Out=>MemDataSelL.In                            Premise(F1278)
	S2077= MemDataSelL.In=a                                     Path(S1870,S2076)
	S2078= MemDataSelL.Out=a                                    MemDataSelL(S2077,S2074)
	S2079= FU.InWB=a                                            Path(S2078,S2015)
	S2080= GPR.WData=a                                          Path(S2078,S2024)
	S2081= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1279)
	S2082= CU_DMMU1.IRFunc1=rT                                  Path(S1876,S2081)
	S2083= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1280)
	S2084= CU_DMMU1.IRFunc2=rS                                  Path(S1875,S2083)
	S2085= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1281)
	S2086= CU_DMMU1.Op=35                                       Path(S1874,S2085)
	S2087= CU_DMMU1.Func=alu_add                                CU_DMMU1(S2086)
	S2088= CU_DMMU1.MemDataSelFunc=mds_lbz                      CU_DMMU1(S2086)
	S2089= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1282)
	S2090= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1283)
	S2091= CU_DMMU2.IRFunc1=rT                                  Path(S1881,S2090)
	S2092= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1284)
	S2093= CU_DMMU2.IRFunc2=rS                                  Path(S1880,S2092)
	S2094= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1285)
	S2095= CU_DMMU2.Op=35                                       Path(S1879,S2094)
	S2096= CU_DMMU2.Func=alu_add                                CU_DMMU2(S2095)
	S2097= CU_DMMU2.MemDataSelFunc=mds_lbz                      CU_DMMU2(S2095)
	S2098= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1286)
	S2099= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1287)
	S2100= CU_EX.IRFunc1=rT                                     Path(S1886,S2099)
	S2101= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1288)
	S2102= CU_EX.IRFunc2=rS                                     Path(S1885,S2101)
	S2103= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1289)
	S2104= CU_EX.Op=35                                          Path(S1884,S2103)
	S2105= CU_EX.Func=alu_add                                   CU_EX(S2104)
	S2106= CU_EX.MemDataSelFunc=mds_lbz                         CU_EX(S2104)
	S2107= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1290)
	S2108= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1291)
	S2109= CU_ID.IRFunc1=rT                                     Path(S1891,S2108)
	S2110= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1292)
	S2111= CU_ID.IRFunc2=rS                                     Path(S1890,S2110)
	S2112= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1293)
	S2113= CU_ID.Op=35                                          Path(S1889,S2112)
	S2114= CU_ID.Func=alu_add                                   CU_ID(S2113)
	S2115= CU_ID.MemDataSelFunc=mds_lbz                         CU_ID(S2113)
	S2116= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1294)
	S2117= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1295)
	S2118= CU_MEM.IRFunc1=rT                                    Path(S1896,S2117)
	S2119= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1296)
	S2120= CU_MEM.IRFunc2=rS                                    Path(S1895,S2119)
	S2121= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1297)
	S2122= CU_MEM.Op=35                                         Path(S1894,S2121)
	S2123= CU_MEM.Func=alu_add                                  CU_MEM(S2122)
	S2124= CU_MEM.MemDataSelFunc=mds_lbz                        CU_MEM(S2122)
	S2125= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1298)
	S2126= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1299)
	S2127= CU_WB.IRFunc1=rT                                     Path(S1901,S2126)
	S2128= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1300)
	S2129= CU_WB.IRFunc2=rS                                     Path(S1900,S2128)
	S2130= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1301)
	S2131= CU_WB.Op=35                                          Path(S1899,S2130)
	S2132= CU_WB.Func=alu_add                                   CU_WB(S2131)
	S2133= CU_WB.MemDataSelFunc=mds_lbz                         CU_WB(S2131)
	S2134= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1302)
	S2135= CtrlA_EX=0                                           Premise(F1303)
	S2136= [A_EX]=FU(base)                                      A_EX-Hold(S1773,S2135)
	S2137= CtrlB_EX=0                                           Premise(F1304)
	S2138= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1775,S2137)
	S2139= CtrlALUOut_MEM=0                                     Premise(F1305)
	S2140= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1777,S2139)
	S2141= CtrlALUOut_DMMU1=0                                   Premise(F1306)
	S2142= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1779,S2141)
	S2143= CtrlALUOut_DMMU2=0                                   Premise(F1307)
	S2144= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1781,S2143)
	S2145= CtrlALUOut_WB=0                                      Premise(F1308)
	S2146= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S1783,S2145)
	S2147= CtrlA_MEM=0                                          Premise(F1309)
	S2148= CtrlA_WB=0                                           Premise(F1310)
	S2149= CtrlB_MEM=0                                          Premise(F1311)
	S2150= CtrlB_WB=0                                           Premise(F1312)
	S2151= CtrlDCache=0                                         Premise(F1313)
	S2152= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Hold(S1806,S2151)
	S2153= CtrlICache=0                                         Premise(F1314)
	S2154= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1790,S2153)
	S2155= CtrlIMMU=0                                           Premise(F1315)
	S2156= CtrlDMMU=0                                           Premise(F1316)
	S2157= CtrlDAddrReg_DMMU1=0                                 Premise(F1317)
	S2158= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1794,S2157)
	S2159= CtrlDAddrReg_DMMU2=0                                 Premise(F1318)
	S2160= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1796,S2159)
	S2161= CtrlDAddrReg_MEM=0                                   Premise(F1319)
	S2162= CtrlDAddrReg_WB=0                                    Premise(F1320)
	S2163= CtrlDMem=0                                           Premise(F1321)
	S2164= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S1800,S2163)
	S2165= CtrlDMem8Word=0                                      Premise(F1322)
	S2166= DMem.Out=a                                           DMem-Read(S1983,S1800,S2163,S2165)
	S2167= DR_WB.In=a                                           Path(S2166,S1986)
	S2168= DMem.MEM8WordOut=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DMem-Read(S1983,S1800,S2163,S2165)
	S2169= DCache.WData=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})Path(S2168,S1964)
	S2170= CtrlDCacheReg=0                                      Premise(F1323)
	S2171= CtrlASIDIn=0                                         Premise(F1324)
	S2172= CtrlCP0=0                                            Premise(F1325)
	S2173= CP0[ASID]=pid                                        CP0-Hold(S1810,S2172)
	S2174= CtrlEPCIn=0                                          Premise(F1326)
	S2175= CtrlExCodeIn=0                                       Premise(F1327)
	S2176= CtrlDR_DMMU1=0                                       Premise(F1328)
	S2177= CtrlDR_DMMU2=0                                       Premise(F1329)
	S2178= CtrlDR_WB=0                                          Premise(F1330)
	S2179= [DR_WB]=a                                            DR_WB-Hold(S1816,S2178)
	S2180= CtrlIR_DMMU1=0                                       Premise(F1331)
	S2181= [IR_DMMU1]={35,rS,rT,offset}                         IR_DMMU1-Hold(S1818,S2180)
	S2182= CtrlIR_DMMU2=0                                       Premise(F1332)
	S2183= [IR_DMMU2]={35,rS,rT,offset}                         IR_DMMU2-Hold(S1820,S2182)
	S2184= CtrlIR_EX=0                                          Premise(F1333)
	S2185= [IR_EX]={35,rS,rT,offset}                            IR_EX-Hold(S1822,S2184)
	S2186= CtrlIR_ID=0                                          Premise(F1334)
	S2187= [IR_ID]={35,rS,rT,offset}                            IR_ID-Hold(S1824,S2186)
	S2188= CtrlIR_IMMU=0                                        Premise(F1335)
	S2189= CtrlIR_MEM=0                                         Premise(F1336)
	S2190= [IR_MEM]={35,rS,rT,offset}                           IR_MEM-Hold(S1827,S2189)
	S2191= CtrlIR_WB=0                                          Premise(F1337)
	S2192= [IR_WB]={35,rS,rT,offset}                            IR_WB-Hold(S1829,S2191)
	S2193= CtrlGPR=1                                            Premise(F1338)
	S2194= GPR[rT]=a                                            GPR-Write(S2026,S2080,S2193)
	S2195= CtrlIAddrReg=0                                       Premise(F1339)
	S2196= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1833,S2195)
	S2197= CtrlPC=0                                             Premise(F1340)
	S2198= CtrlPCInc=0                                          Premise(F1341)
	S2199= PC[CIA]=addr                                         PC-Hold(S1836,S2198)
	S2200= PC[Out]=addr+4                                       PC-Hold(S1837,S2197,S2198)
	S2201= CtrlIMem=0                                           Premise(F1342)
	S2202= IMem[{pid,addr}]={35,rS,rT,offset}                   IMem-Hold(S1839,S2201)
	S2203= CtrlICacheReg=0                                      Premise(F1343)
	S2204= CtrlIRMux=0                                          Premise(F1344)

POST	S2136= [A_EX]=FU(base)                                      A_EX-Hold(S1773,S2135)
	S2138= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1775,S2137)
	S2140= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1777,S2139)
	S2142= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1779,S2141)
	S2144= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1781,S2143)
	S2146= [ALUOut_WB]=FU(base)+{16{offset[15]},offset}         ALUOut_WB-Hold(S1783,S2145)
	S2152= DCache[line_FU(base)+{16{offset[15]},offset}]=DMemGet8Word({pid,FU(base)+{16{offset[15]},offset}})DCache-Hold(S1806,S2151)
	S2154= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1790,S2153)
	S2158= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1794,S2157)
	S2160= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1796,S2159)
	S2164= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=a       DMem-Hold(S1800,S2163)
	S2173= CP0[ASID]=pid                                        CP0-Hold(S1810,S2172)
	S2179= [DR_WB]=a                                            DR_WB-Hold(S1816,S2178)
	S2181= [IR_DMMU1]={35,rS,rT,offset}                         IR_DMMU1-Hold(S1818,S2180)
	S2183= [IR_DMMU2]={35,rS,rT,offset}                         IR_DMMU2-Hold(S1820,S2182)
	S2185= [IR_EX]={35,rS,rT,offset}                            IR_EX-Hold(S1822,S2184)
	S2187= [IR_ID]={35,rS,rT,offset}                            IR_ID-Hold(S1824,S2186)
	S2190= [IR_MEM]={35,rS,rT,offset}                           IR_MEM-Hold(S1827,S2189)
	S2192= [IR_WB]={35,rS,rT,offset}                            IR_WB-Hold(S1829,S2191)
	S2194= GPR[rT]=a                                            GPR-Write(S2026,S2080,S2193)
	S2196= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1833,S2195)
	S2199= PC[CIA]=addr                                         PC-Hold(S1836,S2198)
	S2200= PC[Out]=addr+4                                       PC-Hold(S1837,S2197,S2198)
	S2202= IMem[{pid,addr}]={35,rS,rT,offset}                   IMem-Hold(S1839,S2201)

