EN ddsgen NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/ddsGen.vhd sub00/vhpl00 1672853947
AR dcm behavioral C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/DCM.vhd sub00/vhpl11 1672853944
EN sigdiv NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/sigDiv.vhd sub00/vhpl06 1672853953
EN dcm NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/DCM.vhd sub00/vhpl10 1672853943
AR sigklip structural C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/sigKlip.vhd sub00/vhpl05 1672853952
EN frqdiv2 NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/frqDiv2.vhd sub00/vhpl16 1672853941
AR cnt4bit structural C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/cnt4bit.vhd sub00/vhpl13 1672850552
EN clkdiv NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/clkDiv.vhd sub00/vhpl14 1672852029
AR ddsgen structural C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/ddsGen.vhd sub00/vhpl01 1672853948
EN cnt4bit NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/cnt4bit.vhd sub00/vhpl12 1672850551
AR clkdiv structural C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/clkDiv.vhd sub00/vhpl15 1672852030
EN signalmod NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/signalMod.vhd sub00/vhpl02 1672853949
EN sigklip NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/sigKlip.vhd sub00/vhpl04 1672853951
EN frqdivn NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/frqDivN.vhd sub00/vhpl18 1672853945
EN sp NULL C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/SP.vhd sub00/vhpl08 1672853955
AR frqdivn structural C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/frqDivN.vhd sub00/vhpl19 1672853946
AR frqdiv2 structural C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/frqDiv2.vhd sub00/vhpl17 1672853942
AR signalmod structural C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/signalMod.vhd sub00/vhpl03 1672853950
AR sp behavioral C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/SP.vhd sub00/vhpl09 1672853956
AR sigdiv structural C:/Users/Ivan/Documents/git/TSI_FPGA/Exam_task/sigDiv.vhd sub00/vhpl07 1672853954
