{"vcs1":{"timestamp_begin":1747834896.122367844, "rt":9.70, "ut":9.97, "st":0.63}}
{"vcselab":{"timestamp_begin":1747834905.900163119, "rt":0.46, "ut":0.32, "st":0.13}}
{"link":{"timestamp_begin":1747834906.437917565, "rt":0.49, "ut":0.24, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747834895.398243198}
{"VCS_COMP_START_TIME": 1747834895.398243198}
{"VCS_COMP_END_TIME": 1747834907.066918017}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488660}}
{"vcselab": {"peak_mem": 183888}}
