{
	"Standard Logic": {
		"prefix": ["std_logic", "sl"],
		"body": [ "std_logic${1| := ,;|}$0" ],
		"description": "std_logic type"
	},
	"Standard Logic Type": {
		"prefix": ["std_logic", "sl"],
		"body": [ "std_logic${1| := ,;|}$0" ],
		"description": "std_logic type"
	},
	"Standard ULogic": {
		"prefix": ["std_ulogic", "sul"],
		"body": [ "std_ulogic${1| := ,;|}$0" ],
		"description": "std_ulogic type"
	},
	"Standard Logic Vector": {
		"prefix": ["std_logic_vector", "slv"],
		"body": [ "std_logic_vector($1 ${2|downto,to|} $3)${4| := ,;|}$0" ],
		"description": "std_logic_vector type"
	},
	"Standard ULogic Vector": {
		"prefix": ["std_ulogic_vector", "sulv"],
		"body": [ "std_ulogic_vector($1 ${2|downto,to|} $3)${4| := ,;|}$0" ],
		"description": "std_ulogic_vector type"
	},
	"Signed": {
		"prefix": "signed",
		"body": [ "signed($1 ${2|downto,to|} $3)${4| := ,;|}$0" ],
		"description": "signed type"
	},
	"Unsigned": {
		"prefix": "unsigned",
		"body": [ "unsigned(${1} ${2|downto,to|} ${3})${4| := ,;|}$0" ],
		"description": "unsigned type"
	}
}
