Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 18 11:05:35 2021
| Host         : DESKTOP-0NACQ70 running 64-bit major release  (build 9200)
| Command      : report_drc -file Lab_4_wrapper_drc_routed.rpt -pb Lab_4_wrapper_drc_routed.pb -rpx Lab_4_wrapper_drc_routed.rpx
| Design       : Lab_4_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 107
+-----------+----------+----------------------------+------------+
| Rule      | Severity | Description                | Violations |
+-----------+----------+----------------------------+------------+
| CHECK-3   | Warning  | Report rule limit reached  | 1          |
| PDRC-153  | Warning  | Gated clock check          | 86         |
| REQP-1839 | Warning  | RAMB36 async control check | 20         |
+-----------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUA_reg_i_1_n_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUA_reg_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUA_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUB_reg_i_1_n_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUB_reg_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUB_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUOp_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUOp_reg[3]_i_2/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUOp_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUOut_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUOut_reg_i_2/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUOut_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUSrcA_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUSrcA_reg_i_2/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUSrcA_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/HI_en_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/HI_en_reg_i_2/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/HI_en_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/IRWrite_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/IRWrite_reg_i_2/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/IRWrite_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/IorD_reg_i_1_n_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/IorD_reg_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/IorD_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/MemRegEn_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/MemRegEn_reg_i_2/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/MemRegEn_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/MemWrite_reg_i_1_n_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/MemWrite_reg_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/MemWrite_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/MemtoReg_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/MemtoReg_reg[1]_i_2/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/MemtoReg_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Mult_rst_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Mult_rst_reg_i_2/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Mult_rst_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/PCSource_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/PCSource_reg[1]_i_2/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/PCSource_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/PCWriteCond_reg_i_1_n_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/PCWriteCond_reg_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/PCWriteCond_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/PCWrite_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/PCWrite_reg_i_2/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/PCWrite_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[0] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[0]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[0]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[10] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[10]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[10]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[11] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[11]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[11]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[12] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[12]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[12]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[13] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[13]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[13]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[14] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[14]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[14]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[15] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[15]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[15]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[16] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[16]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[16]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[17] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[17]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[17]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[18] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[18]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[18]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[19] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[19]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[19]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[1] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[1]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[1]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[20] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[20]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[20]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[21] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[21]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[21]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[22] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[22]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[22]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[23] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[23]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[23]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[24] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[24]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[24]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[25] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[25]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[25]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[26] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[26]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[26]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[27]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[27]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[27]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[28] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[28]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[28]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[29]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[29]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[29]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[30]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[30]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[30]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[31]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[31]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[31]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[3]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[3]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[3]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[4]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[4]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[4]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[5]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[5]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[5]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[6]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[6]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[6]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[7]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[7]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[7]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[8] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[8]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[8]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_reg[9] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[9]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[9]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/RegDst_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/RegDst_reg_i_2/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/RegDst_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/RegWrite_reg_i_2_n_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/RegWrite_reg_i_2/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/RegWrite_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/leading_sel_reg_i_1_n_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/leading_sel_reg_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/leading_sel_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/next_state_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/next_state_reg[3]_i_2/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/next_state_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/pr_state_reg[0]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/SLLV_reg_i_2/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/SLLV_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[0]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_temp_reg[2]_LDC_i_1__0/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_temp_reg[2]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[0]_2 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Mult_reg_sel_reg_i_2/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Mult_reg_sel_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[1]_0[0] is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/SHAMT_reg[4]_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/SHAMT_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[0]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[0]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[10]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[10]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[11]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[11]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[12]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[12]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[13]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[13]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[14]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[14]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[15]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[15]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[16]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[16]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[17]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[17]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[18]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[18]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#65 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[19]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[19]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#66 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[1]_1 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[1]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#67 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[20]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[20]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#68 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[21]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[21]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#69 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[22]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[22]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#70 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[23]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[23]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#71 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[24]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[24]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#72 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[25]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[25]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#73 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[26]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[26]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#74 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[27]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[27]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#75 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[28]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[28]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#76 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[29]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[29]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#77 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[2]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[2]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#78 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[30]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[30]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#79 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[31]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[31]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#80 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[3]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[3]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#81 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[4]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[4]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#82 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[5]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[5]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#83 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[6]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[6]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#84 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[7]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[7]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#85 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[8]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[8]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#86 Warning
Gated clock check  
Net Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[9]_0 is a gated clock net sourced by a combinational pin Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[9]_LDC_i_1/O, cell Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10] (net: Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]) which is driven by a register (Lab_4_i/LAB_CPU/CPU_0/inst/ALU_Reg/Q_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10] (net: Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]) which is driven by a register (Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11] (net: Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (Lab_4_i/LAB_CPU/CPU_0/inst/ALU_Reg/Q_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11] (net: Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]) which is driven by a register (Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12] (net: Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]) which is driven by a register (Lab_4_i/LAB_CPU/CPU_0/inst/ALU_Reg/Q_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[12] (net: Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]) which is driven by a register (Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13] (net: Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]) which is driven by a register (Lab_4_i/LAB_CPU/CPU_0/inst/ALU_Reg/Q_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13] (net: Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]) which is driven by a register (Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14] (net: Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (Lab_4_i/LAB_CPU/CPU_0/inst/ALU_Reg/Q_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14] (net: Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5] (net: Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]) which is driven by a register (Lab_4_i/LAB_CPU/CPU_0/inst/ALU_Reg/Q_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5] (net: Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]) which is driven by a register (Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6] (net: Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]) which is driven by a register (Lab_4_i/LAB_CPU/CPU_0/inst/ALU_Reg/Q_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6] (net: Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]) which is driven by a register (Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7] (net: Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]) which is driven by a register (Lab_4_i/LAB_CPU/CPU_0/inst/ALU_Reg/Q_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7] (net: Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]) which is driven by a register (Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8] (net: Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]) which is driven by a register (Lab_4_i/LAB_CPU/CPU_0/inst/ALU_Reg/Q_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[8] (net: Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]) which is driven by a register (Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9] (net: Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]) which is driven by a register (Lab_4_i/LAB_CPU/CPU_0/inst/ALU_Reg/Q_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram has an input control pin Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9] (net: Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]) which is driven by a register (Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


