{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731028950057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731028950057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 22:22:29 2024 " "Processing started: Thu Nov 07 22:22:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731028950057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731028950057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB6 -c LAB6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB6 -c LAB6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731028950058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731028950332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ff_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-logica " "Found design unit 1: ffd-logica" {  } { { "ff_d.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB6/ff_d.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731028951270 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ff_d.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB6/ff_d.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731028951270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731028951270 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB6/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1731028951272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-josias " "Found design unit 1: mux-josias" {  } { { "mux.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB6/mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731028951272 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB6/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731028951272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731028951272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador-manicomio " "Found design unit 1: deslocador-manicomio" {  } { { "deslocador.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB6/deslocador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731028951274 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador " "Found entity 1: deslocador" {  } { { "deslocador.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB6/deslocador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731028951274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731028951274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador8bits-logica " "Found design unit 1: registrador8bits-logica" {  } { { "registrador8bits.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB6/registrador8bits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731028951276 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador8bits " "Found entity 1: registrador8bits" {  } { { "registrador8bits.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB6/registrador8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731028951276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731028951276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab6-satanismo " "Found design unit 1: lab6-satanismo" {  } { { "lab6.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB6/lab6.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731028951278 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab6 " "Found entity 1: lab6" {  } { { "lab6.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB6/lab6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731028951278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731028951278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorclock-logica " "Found design unit 1: divisorclock-logica" {  } { { "divisorclock.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB6/divisorclock.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731028951280 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorclock " "Found entity 1: divisorclock" {  } { { "divisorclock.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB6/divisorclock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731028951280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731028951280 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB6 " "Elaborating entity \"LAB6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731028951307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorclock divisorclock:dvc " "Elaborating entity \"divisorclock\" for hierarchy \"divisorclock:dvc\"" {  } { { "lab6.vhd" "dvc" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB6/lab6.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731028951318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:muxclearred " "Elaborating entity \"mux\" for hierarchy \"mux:muxclearred\"" {  } { { "lab6.vhd" "muxclearred" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB6/lab6.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731028951958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador deslocador:deslocadorred " "Elaborating entity \"deslocador\" for hierarchy \"deslocador:deslocadorred\"" {  } { { "lab6.vhd" "deslocadorred" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB6/lab6.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731028951959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador8bits registrador8bits:registradorred " "Elaborating entity \"registrador8bits\" for hierarchy \"registrador8bits:registradorred\"" {  } { { "lab6.vhd" "registradorred" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB6/lab6.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731028951961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd registrador8bits:registradorred\|ffd:clk1 " "Elaborating entity \"ffd\" for hierarchy \"registrador8bits:registradorred\|ffd:clk1\"" {  } { { "registrador8bits.vhd" "clk1" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB6/registrador8bits.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731028951963 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1731028954081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731028954879 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731028954879 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731028955648 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731028955648 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731028955648 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731028955648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731028955763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 22:22:35 2024 " "Processing ended: Thu Nov 07 22:22:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731028955763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731028955763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731028955763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731028955763 ""}
