// Seed: 1861081764
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input uwire id_2,
    input wor id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input uwire id_7,
    output supply1 id_8,
    input tri id_9,
    input tri1 id_10,
    output tri id_11,
    output supply0 id_12,
    input tri1 id_13,
    input supply0 id_14,
    input uwire id_15,
    input supply0 id_16,
    input tri1 id_17,
    input supply1 id_18,
    input wire id_19,
    input supply0 id_20
);
  wire id_22;
endmodule
module module_1 (
    input wand id_0,
    output wand id_1,
    output supply0 id_2,
    output supply1 id_3,
    input tri0 id_4[-1 : 1]
);
  assign id_3 = 1;
  wire  id_6;
  logic id_7;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4,
      id_0,
      id_4,
      id_0,
      id_4,
      id_0,
      id_2,
      id_4,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_4,
      id_0,
      id_4,
      id_4,
      id_0,
      id_0
  );
endmodule
