[Inputs]
clock_in
[Outputs]
clock_out
[BiDir]
[ATTRIBUTES]
VeriModel CLOCK_50Mhz

