# This is a Makefile
# It is used to build and organize projects in the 'make' build automation tool

# Define variables for compiler and compiler flags
CC = gcc
CFLAGS = -Wall -Werror

# Define default rule to build the project
default: hello

# Define target, dependencies, and commands for building the 'hello' executable
hello: main.o hello.o
	$(CC) $(CFLAGS) main.o hello.o -o hello

# Define target, dependencies, and commands for building the 'main' object file
main.o: main.c
	$(CC) $(CFLAGS) -c main.c -o main.o

# Define target, dependencies, and commands for building the 'hello' object file
hello.o: hello.c hello.h
	$(CC) $(CFLAGS) -c hello.c -o hello.o

# Define rule to clean up object files and executable
clean:
	rm -f *.o hello

# Define rule for running the 'hello' executable
run:
	./hello