# ğŸ™ï¸ I2S Microphone Peripheral

**SystemVerilog Peripheral for MSM261S4030H0 Microphone using I2S Interface**

This project implements a digital microphone peripheral using the I2S interface in SystemVerilog. It is designed for use with the **MSM261S4030H0** microphone, whose datasheet is available at `documentation/microphone.pdf`.

## ğŸ“˜ About the Project

The main goal is to capture real-time audio data using an FPGA, process it, and make it available via SPI to an embedded system or computer. The project is compatible with various FPGA platforms and includes a software layer for converting the data into `.wav` files.

### ğŸ“Œ Supported Devices

- **Colorlight i9**
- **Nexys4 DDR**
- **Nexys4 DDR with PMOD**
- **ZedBoard**

## ğŸ“ Repository Structure

```text
â”œâ”€â”€ documentation                # Datasheets and technical documents
â”‚   â””â”€â”€ microphone.pdf
â”œâ”€â”€ format_sv.sh                 # Script for automatic formatting of .sv files
â”œâ”€â”€ fpga                         # Folders and scripts specific to each FPGA
â”‚   â”œâ”€â”€ colorlight_i9
â”‚   â”œâ”€â”€ detect_hw.tcl
â”‚   â”œâ”€â”€ nexys4_ddr
â”‚   â”œâ”€â”€ nexys4_ddr_mic_pmod
â”‚   â””â”€â”€ zedboard
â”œâ”€â”€ LICENSE
â”œâ”€â”€ README.md                    # This file
â”œâ”€â”€ rtl                          # RTL modules in SystemVerilog
â”‚   â”œâ”€â”€ fifo.sv
â”‚   â”œâ”€â”€ leds.sv
â”‚   â”œâ”€â”€ i2s_capture.sv
â”‚   â”œâ”€â”€ i2s_fpga.sv
â”‚   â”œâ”€â”€ sample_reduce.sv
â”‚   â””â”€â”€ spi_slave.sv
â”œâ”€â”€ software                     # Software layer for data extraction and conversion
â”‚   â”œâ”€â”€ c                        # C code for embedded platforms
â”‚   â””â”€â”€ python                   # Python scripts for handling captured data
â””â”€â”€ src                          # Generated files (bitstream, configs, simulations)
    â”œâ”€â”€ out.bit
    â”œâ”€â”€ out.config
    â”œâ”€â”€ out.json
    â””â”€â”€ simulation
```

## âš™ï¸ Formatter Installation

This project uses [`verible-verilog-format`](https://github.com/chipsalliance/verible) to ensure code standardization. The `format_sv.sh` script can be used to apply formatting.

### ğŸ”§ Ubuntu/Debian

```bash
sudo apt update
sudo apt install verible
```

### ğŸ§ Arch Linux

```bash
yay -S verible-bin
```

## ğŸ”¨ How to Synthesize and Load to Your FPGA

```bash
cd fpga
cd <desired_fpga>   # E.g., colorlight_i9, nexys4_ddr, zedboard
make all            # Performs synthesis
make load           # Loads the bitstream to the FPGA
```

### ğŸ§° Tools Used

- [x] **Yosys** - Synthesis of SystemVerilog modules
- [x] **nextpnr** - Place-and-route for supported FPGAs
- [x] **openFPGALoader** - Uploads the bitstream to the FPGA
- [x] **Icarus Verilog (iverilog)** - Simulation of modules
- [x] **Vivado** - Required for synthesis on boards like ZedBoard or Nexys4 DDR

## ğŸ§  Future Improvements (TODO)

- [ ] Add support for new I2S microphones
- [ ] Support for multiple channels (stereo)
- [ ] Improve SPI read interface, add a software reset for the FPGA

## ğŸ“œ License

This project is licensed under the terms of the MIT License. See the [LICENSE](./LICENSE) file for details.